// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VVortex.h for the primary calling header

#include "VVortex__pch.h"
#include "VVortex__Syms.h"
#include "VVortex___024root.h"

extern const VlWide<20>/*639:0*/ VVortex__ConstPool__CONST_h3421a0a7_0;
extern const VlUnpacked<CData/*2:0*/, 16> VVortex__ConstPool__TABLE_h6d2f980d_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_h498cf8e5_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_ha049df52_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_h6a412532_0;
extern const VlWide<16>/*511:0*/ VVortex__ConstPool__CONST_h93e1b771_0;
extern const VlWide<17>/*543:0*/ VVortex__ConstPool__CONST_h00a54031_0;
extern const VlWide<20>/*639:0*/ VVortex__ConstPool__CONST_h3421a0b7_0;
extern const VlWide<9>/*287:0*/ VVortex__ConstPool__CONST_h4d451b67_0;
extern const VlWide<15>/*479:0*/ VVortex__ConstPool__CONST_h96acd8e6_0;
extern const VlWide<17>/*543:0*/ VVortex__ConstPool__CONST_h00a54071_0;
extern const VlWide<18>/*575:0*/ VVortex__ConstPool__CONST_h6a9aa94f_0;
extern const VlWide<18>/*575:0*/ VVortex__ConstPool__CONST_h6e9ea94f_0;
extern const VlWide<18>/*575:0*/ VVortex__ConstPool__CONST_h6f9aa94f_0;
extern const VlWide<17>/*543:0*/ VVortex__ConstPool__CONST_h00a54001_0;
extern const VlWide<15>/*479:0*/ VVortex__ConstPool__CONST_h9eccd8e6_0;
extern const VlWide<20>/*639:0*/ VVortex__ConstPool__CONST_h3421a0d7_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_hfb674c4e_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_h41944614_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_hb20afa90_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_hed14ac91_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_h5bf63bb5_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_h138327cd_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_h138ebd4f_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_h02470faf_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_h73ef09bf_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_hb4235e46_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_h691a3795_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_hc7014668_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_hb79e48bb_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_hbf7522e2_0;
extern const VlUnpacked<CData/*0:0*/, 16> VVortex__ConstPool__TABLE_h13835858_0;
extern const VlUnpacked<CData/*1:0*/, 16> VVortex__ConstPool__TABLE_h6e69d7d0_0;
extern const VlWide<12>/*383:0*/ VVortex__ConstPool__CONST_h997e551f_0;
extern const VlWide<19>/*607:0*/ VVortex__ConstPool__CONST_hbb110ceb_0;

VL_INLINE_OPT void VVortex___024root___nba_sequent__TOP__1(VVortex___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VVortex__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VVortex___024root___nba_sequent__TOP__1\n"); );
    // Init
    VlWide<19>/*607:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in;
    VL_ZERO_W(608, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in);
    QData/*35:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out = 0;
    VlWide<17>/*518:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in;
    VL_ZERO_W(519, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in);
    VlWide<5>/*130:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in;
    VL_ZERO_W(131, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in);
    VlWide<20>/*612:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out;
    VL_ZERO_W(613, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out);
    CData/*3:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_core_rsp_valid;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_core_rsp_valid = 0;
    CData/*3:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_mem_req_valid;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_mem_req_valid = 0;
    CData/*3:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel = 0;
    CData/*3:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel = 0;
    VlWide<33>/*1037:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out;
    VL_ZERO_W(1038, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out);
    VlWide<20>/*613:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out;
    VL_ZERO_W(614, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out);
    VlWide<3>/*69:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata;
    VL_ZERO_W(70, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata);
    VlWide<3>/*69:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata;
    VL_ZERO_W(70, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata);
    VlWide<3>/*69:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata;
    VL_ZERO_W(70, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata);
    VlWide<3>/*69:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata;
    VL_ZERO_W(70, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata);
    CData/*3:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_ready_in;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_ready_in = 0;
    CData/*3:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel = 0;
    CData/*2:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_valid;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_valid = 0;
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_arb__valid_in;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_arb__valid_in = 0;
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid = 0;
    VlWide<6>/*175:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data;
    VL_ZERO_W(176, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data);
    CData/*0:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 = 0;
    VlWide<6>/*175:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0;
    VL_ZERO_W(176, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0);
    VlWide<4>/*127:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br;
    VL_ZERO_W(128, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br);
    QData/*32:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__0__KET____DOT__sub_in1;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__0__KET____DOT__sub_in1 = 0;
    QData/*32:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__1__KET____DOT__sub_in1;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__1__KET____DOT__sub_in1 = 0;
    QData/*32:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__2__KET____DOT__sub_in1;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__2__KET____DOT__sub_in1 = 0;
    QData/*32:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__3__KET____DOT__sub_in1;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__3__KET____DOT__sub_in1 = 0;
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT____Vcellinp__rsp_buf__valid_in;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT____Vcellinp__rsp_buf__valid_in = 0;
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel = 0;
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel = 0;
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid = 0;
    CData/*0:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 = 0;
    VlWide<6>/*175:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0;
    VL_ZERO_W(176, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0);
    CData/*7:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align = 0;
    VlWide<6>/*175:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out;
    VL_ZERO_W(176, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out);
    QData/*40:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out = 0;
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_arb__ready_in;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_arb__ready_in = 0;
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid = 0;
    CData/*1:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid = 0;
    IData/*31:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data = 0;
    VlWide<6>/*175:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out;
    VL_ZERO_W(176, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out);
    CData/*0:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 = 0;
    VlWide<6>/*175:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0;
    VL_ZERO_W(176, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0);
    VlWide<5>/*135:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out;
    VL_ZERO_W(136, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out);
    VlWide<9>/*279:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out;
    VL_ZERO_W(280, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out);
    CData/*7:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_tag_out;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_tag_out = 0;
    CData/*0:0*/ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__batch_completed;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__batch_completed = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__2__Vfuncout;
    __Vfunc_wis_to_wid__2__Vfuncout = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__2__wis;
    __Vfunc_wis_to_wid__2__wis = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__11__Vfuncout;
    __Vfunc_wis_to_wid__11__Vfuncout = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__11__wis;
    __Vfunc_wis_to_wid__11__wis = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__12__Vfuncout;
    __Vfunc_wis_to_wid__12__Vfuncout = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__12__wis;
    __Vfunc_wis_to_wid__12__wis = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__36__Vfuncout;
    __Vfunc_wis_to_wid__36__Vfuncout = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__36__wis;
    __Vfunc_wis_to_wid__36__wis = 0;
    CData/*1:0*/ __Vfunc_wid_to_wis__37__Vfuncout;
    __Vfunc_wid_to_wis__37__Vfuncout = 0;
    CData/*1:0*/ __Vfunc_wid_to_wis__37__wid;
    __Vfunc_wid_to_wis__37__wid = 0;
    CData/*3:0*/ __Vtableidx8;
    __Vtableidx8 = 0;
    CData/*3:0*/ __Vtableidx16;
    __Vtableidx16 = 0;
    VlWide<6>/*175:0*/ TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data;
    VL_ZERO_W(176, TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data);
    CData/*0:0*/ TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid;
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid = 0;
    VlWide<20>/*613:0*/ TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data;
    VL_ZERO_W(614, TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data);
    QData/*34:0*/ TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET____DOT__rsp_data;
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET____DOT__rsp_data = 0;
    VlWide<6>/*178:0*/ TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data;
    VL_ZERO_W(179, TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data);
    VlWide<17>/*518:0*/ TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data;
    VL_ZERO_W(519, TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data);
    VlWide<20>/*612:0*/ TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data;
    VL_ZERO_W(613, TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data);
    VlWide<9>/*282:0*/ TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data;
    VL_ZERO_W(283, TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data);
    CData/*0:0*/ TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_execute_if__DOT__valid;
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_execute_if__DOT__valid = 0;
    VlWide<18>/*575:0*/ __Vtemp_11;
    VlWide<58>/*1855:0*/ __Vtemp_31;
    VlWide<76>/*2431:0*/ __Vtemp_32;
    VlWide<76>/*2431:0*/ __Vtemp_33;
    VlWide<76>/*2431:0*/ __Vtemp_34;
    VlWide<76>/*2431:0*/ __Vtemp_35;
    VlWide<4>/*127:0*/ __Vtemp_72;
    VlWide<4>/*127:0*/ __Vtemp_190;
    VlWide<17>/*543:0*/ __Vtemp_207;
    VlWide<11>/*351:0*/ __Vtemp_253;
    VlWide<6>/*191:0*/ __Vtemp_256;
    VlWide<5>/*159:0*/ __Vtemp_258;
    VlWide<5>/*159:0*/ __Vtemp_259;
    VlWide<5>/*159:0*/ __Vtemp_260;
    VlWide<3>/*95:0*/ __Vtemp_261;
    VlWide<5>/*159:0*/ __Vtemp_262;
    VlWide<4>/*127:0*/ __Vtemp_263;
    VlWide<3>/*95:0*/ __Vtemp_265;
    VlWide<3>/*95:0*/ __Vtemp_267;
    VlWide<4>/*127:0*/ __Vtemp_271;
    VlWide<3>/*95:0*/ __Vtemp_272;
    VlWide<3>/*95:0*/ __Vtemp_274;
    VlWide<4>/*127:0*/ __Vtemp_278;
    VlWide<3>/*95:0*/ __Vtemp_279;
    VlWide<3>/*95:0*/ __Vtemp_281;
    VlWide<4>/*127:0*/ __Vtemp_285;
    VlWide<3>/*95:0*/ __Vtemp_286;
    VlWide<3>/*95:0*/ __Vtemp_288;
    VlWide<4>/*127:0*/ __Vtemp_292;
    VlWide<11>/*351:0*/ __Vtemp_340;
    VlWide<6>/*191:0*/ __Vtemp_343;
    VlWide<4>/*127:0*/ __Vtemp_354;
    // Body
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram__v0][0U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram__v0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram__v0][1U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram__v0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram__v0][2U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram__v0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram__v0][3U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram__v0[3U];
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram__v0][0U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram__v0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram__v0][1U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram__v0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram__v0][2U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram__v0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram__v0][3U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram__v0[3U];
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram__v0][0U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram__v0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram__v0][1U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram__v0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram__v0][2U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram__v0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram__v0][3U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram__v0[3U];
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram__v0][0U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram__v0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram__v0][1U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram__v0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram__v0][2U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram__v0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram__v0][3U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram__v0[3U];
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__full_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__full_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__3__KET____DOT__counter__DOT__full_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__3__KET____DOT__counter__DOT__full_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__3__KET____DOT__counter__DOT__genblk3__DOT__used_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__3__KET____DOT__counter__DOT__genblk3__DOT__used_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__2__KET____DOT__counter__DOT__full_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__2__KET____DOT__counter__DOT__full_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__2__KET____DOT__counter__DOT__genblk3__DOT__used_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__2__KET____DOT__counter__DOT__genblk3__DOT__used_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__1__KET____DOT__counter__DOT__full_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__1__KET____DOT__counter__DOT__full_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__1__KET____DOT__counter__DOT__genblk3__DOT__used_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__1__KET____DOT__counter__DOT__genblk3__DOT__used_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__0__KET____DOT__counter__DOT__full_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__0__KET____DOT__counter__DOT__full_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__0__KET____DOT__counter__DOT__genblk3__DOT__used_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__0__KET____DOT__counter__DOT__genblk3__DOT__used_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__full_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__full_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__full_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__full_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__full_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__full_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__full_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__full_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__full_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__full_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__used_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r;
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__ram__v0] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__ram__v0;
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__ram__v0] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__ram__v0;
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__ram__v0] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__ram__v0;
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__ram__v0] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__ram__v0;
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__ram__v0] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__ram__v0;
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram__v0] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram__v0;
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram__v0] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram__v0;
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram__v0] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram__v0;
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram__v0] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram__v0;
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram__v0] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram__v0;
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0;
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0;
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0;
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0;
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0;
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_ready_st1) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[0U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[1U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[1U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[2U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[2U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[3U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[3U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[4U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[4U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[5U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[5U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[6U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[6U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[7U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[7U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[8U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[8U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[9U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[9U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[0xaU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xaU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[0xbU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xbU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[0xcU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xcU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[0xdU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xdU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[0xeU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xeU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[0xfU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xfU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[0x10U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x10U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[0x11U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x11U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x12U] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[0x12U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x12U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x13U] 
            = (VVortex__ConstPool__CONST_h3421a0a7_0[0x13U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x13U]);
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__commit_size_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d 
        = (7U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__commit_size_reg2__data_in));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__commit_size_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r 
        = ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT_____05Fschedule_reset__DOT__genblk1__DOT__reset_r))) 
           && (1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__commit_size_reg2__data_in) 
                     >> 3U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[7U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[8U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[9U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xaU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xbU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xcU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xdU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xeU] 
        = ((0x1000000U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                          << 0x18U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[7U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[8U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[9U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xaU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xbU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xcU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xdU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xeU] 
        = ((0x1000000U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                          << 0x18U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[7U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[8U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[9U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xaU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xbU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xcU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xdU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xeU] 
        = ((0x1000000U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                          << 0x18U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[7U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[8U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[9U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xaU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xbU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xcU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xdU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xeU] 
        = ((0x1000000U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                          << 0x18U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = ((0x100U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                      << 8U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = ((0x100U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                      << 8U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = ((0x100U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                      << 8U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = ((0x100U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                      << 8U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_q_ptr[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__wr_ptr;
    if ((2U >= (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr))) {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr][0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr][1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__slot_set
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr];
    } else {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0;
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT_____05Fipdom_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT_____05Farb_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_q_ptr[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__wr_ptr;
    if ((2U >= (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr))) {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr][0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr][1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__slot_set
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr];
    } else {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0;
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT_____05Fipdom_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT_____05Farb_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_q_ptr[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__wr_ptr;
    if ((2U >= (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr))) {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr][0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr][1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__slot_set
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr];
    } else {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0;
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT_____05Fipdom_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT_____05Farb_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_q_ptr[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__wr_ptr;
    if ((2U >= (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr))) {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr][0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr][1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__slot_set
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr];
    } else {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__1[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0;
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT_____05Fipdom_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT_____05Farb_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[7U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[8U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[9U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xaU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xbU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xcU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xdU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xeU] 
        = ((0x1000000U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                          << 0x18U)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU]);
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT_____05Fscoreboard_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r = 0U;
    } else {
        if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r 
                = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
                         >> 8U));
        }
        if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r 
                = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
                         >> 8U));
        }
        if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r 
                = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
                         >> 8U));
        }
        if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r 
                = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
                         >> 8U));
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT_____05Fbusy___05F__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value 
        = ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT_____05Fschedule_reset__DOT__genblk1__DOT__reset_r))) 
           && (1U & (~ (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__3__KET____DOT__counter__DOT__empty_r) 
                         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__2__KET____DOT__counter__DOT__empty_r) 
                            & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__1__KET____DOT__counter__DOT__empty_r) 
                               & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__0__KET____DOT__counter__DOT__empty_r)))) 
                        & (0U == (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = ((0x400U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                      << 0xaU)) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U]);
    __Vtableidx8 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r) 
                     << 3U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__pop) 
                                << 2U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push) 
                                           << 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT_____05Fsocket_reset__DOT__genblk1__DOT__reset_r))));
    if ((1U & VVortex__ConstPool__TABLE_h6d2f980d_0
         [__Vtableidx8])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r 
            = VVortex__ConstPool__TABLE_h498cf8e5_0
            [__Vtableidx8];
    }
    if ((2U & VVortex__ConstPool__TABLE_h6d2f980d_0
         [__Vtableidx8])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r 
            = VVortex__ConstPool__TABLE_ha049df52_0
            [__Vtableidx8];
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r 
        = VVortex__ConstPool__TABLE_h6a412532_0[__Vtableidx8];
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r = 0U;
    } else if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__stall_out)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r 
            = ((0U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)) 
               | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer));
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT_____05Fmem_coalescer_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__acquire_addr_r = 0U;
        vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots = 0xfU;
        vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__full_r = 0U;
    } else {
        if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__ibuf_pop) {
            if (vlSymsp->_vm_contextp__->assertOn()) {
                if (VL_LIKELY((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots) 
                                     >> (3U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U]))))) {
                    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                        VL_WRITEF_NX("[%0t] %%Error: VX_allocator.sv:66: Assertion failed in %NVortex.clusters[0].cluster.sockets[0].socket.cores[0].core.genblk1[0].genblk1.mem_coalescer.req_ibuf.allocator: %t: releasing invalid addr %1#\n",0,
                                     64,VL_TIME_UNITED_Q(1),
                                     -12,vlSymsp->name(),
                                     64,VL_TIME_UNITED_Q(1),
                                     -12,2,(3U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U]));
                        VL_STOP_MT("/home/ecegridfs/a/socet137/socet/vortex-f24/hw/rtl/libs/VX_allocator.sv", 66, "");
                    }
                }
            }
        }
        if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__ibuf_push) {
            if (vlSymsp->_vm_contextp__->assertOn()) {
                if (VL_LIKELY(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__full_r)) {
                    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                        VL_WRITEF_NX("[%0t] %%Error: VX_allocator.sv:69: Assertion failed in %NVortex.clusters[0].cluster.sockets[0].socket.cores[0].core.genblk1[0].genblk1.mem_coalescer.req_ibuf.allocator: %t: allocator is full\n",0,
                                     64,VL_TIME_UNITED_Q(1),
                                     -12,vlSymsp->name(),
                                     64,VL_TIME_UNITED_Q(1),
                                     -12);
                        VL_STOP_MT("/home/ecegridfs/a/socet137/socet/vortex-f24/hw/rtl/libs/VX_allocator.sv", 69, "");
                    }
                }
            }
        }
        if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__ibuf_push) 
             | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__ibuf_pop) 
                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__full_r)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__acquire_addr_r 
                = (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__d_n));
        }
        vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_n;
        vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__full_r 
            = (1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n)));
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT_____05Fcache_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r = 0U;
    } else {
        if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r 
                = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0x13U] 
                         >> 2U));
        }
        if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r 
                = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U] 
                         >> 3U));
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__is_single_warp 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT_____05Fschedule_reset__DOT__genblk1__DOT__reset_r) 
           || (1U == (7U & VL_COUNTONES_I((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps)))));
    if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
            = (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__genblk5__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U]);
    }
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT____Vcellinp__rsp_buf__valid_in 
        = ((2U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__genblk1__DOT__entries[5U] 
                  >> 0xfU)) | (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__genblk1__DOT__entries[5U] 
                                     >> 0x10U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT____Vcellinp__div_sqrt_arb__valid_in 
        = ((2U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fsqrt__DOT__shift_reg__DOT__genblk1__DOT__entries[4U] 
                  >> 5U)) | (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fdiv__DOT__shift_reg__DOT__genblk1__DOT__entries[4U] 
                                   >> 6U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r)
            ? 1U : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_n));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__state_r 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r)
            ? 1U : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__state_n));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__state_r 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r)
            ? 1U : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__state_n));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__state_r 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r)
            ? 1U : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__state_n));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r)
            ? 1U : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_n));
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT_____05Farb_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r = 0U;
    } else if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__stall_out)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r 
            = ((0U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_valid_in)) 
               | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer));
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT_____05Fschedule_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__timeout_enable = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps = 0U;
    } else {
        if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__fetch_fire) 
             & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__is_wstall)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__timeout_enable = 1U;
        }
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n;
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT_____05Ffpu_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__acquire_addr_r = 0U;
        vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots = 3U;
        vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__full_r = 0U;
    } else {
        if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_rsp_fire) {
            if (vlSymsp->_vm_contextp__->assertOn()) {
                if (VL_LIKELY((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots) 
                                     >> (1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U]))))) {
                    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                        VL_WRITEF_NX("[%0t] %%Error: VX_allocator.sv:66: Assertion failed in %NVortex.clusters[0].cluster.sockets[0].socket.cores[0].core.execute.fpu_unit.genblk1[0].tag_store.allocator: %t: releasing invalid addr %1#\n",0,
                                     64,VL_TIME_UNITED_Q(1),
                                     -12,vlSymsp->name(),
                                     64,VL_TIME_UNITED_Q(1),
                                     -12,1,(1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U]));
                        VL_STOP_MT("/home/ecegridfs/a/socet137/socet/vortex-f24/hw/rtl/libs/VX_allocator.sv", 66, "");
                    }
                }
            }
        }
        if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__execute_fire) {
            if (vlSymsp->_vm_contextp__->assertOn()) {
                if (VL_LIKELY(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__full_r)) {
                    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                        VL_WRITEF_NX("[%0t] %%Error: VX_allocator.sv:69: Assertion failed in %NVortex.clusters[0].cluster.sockets[0].socket.cores[0].core.execute.fpu_unit.genblk1[0].tag_store.allocator: %t: allocator is full\n",0,
                                     64,VL_TIME_UNITED_Q(1),
                                     -12,vlSymsp->name(),
                                     64,VL_TIME_UNITED_Q(1),
                                     -12);
                        VL_STOP_MT("/home/ecegridfs/a/socet137/socet/vortex-f24/hw/rtl/libs/VX_allocator.sv", 69, "");
                    }
                }
            }
        }
        if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__execute_fire) 
             | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_rsp_fire) 
                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__full_r)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__acquire_addr_r 
                = (1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__d_n));
        }
        vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_n;
        vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__full_r 
            = (1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n)));
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_waddr = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[1U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[2U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[3U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[4U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[5U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[6U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[7U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[8U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[9U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xaU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xbU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xcU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xdU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xeU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xfU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xfU];
    } else {
        if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_stall)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r 
                = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0x11U] 
                         >> 0x1aU));
        }
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_waddr 
            = (0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                        >> 1U));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[6U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[7U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[8U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[9U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xaU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xbU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xcU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xdU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xeU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xfU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xfU];
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_waddr = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[1U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[2U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[3U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[4U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[5U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[6U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[7U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[8U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[9U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xaU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xbU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xcU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xdU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xeU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xfU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xfU];
    } else {
        if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_stall)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r 
                = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0x11U] 
                         >> 0x1aU));
        }
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_waddr 
            = (0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                        >> 1U));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[6U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[7U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[8U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[9U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xaU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xbU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xcU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xdU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xeU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xfU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xfU];
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_waddr = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[1U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[2U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[3U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[4U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[5U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[6U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[7U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[8U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[9U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xaU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xbU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xcU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xdU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xeU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xfU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xfU];
    } else {
        if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_stall)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r 
                = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0x11U] 
                         >> 0x1aU));
        }
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_waddr 
            = (0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                        >> 1U));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[6U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[7U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[8U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[9U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xaU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xbU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xcU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xdU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xeU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xfU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xfU];
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_waddr = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[1U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[2U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[3U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[4U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[5U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[6U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[7U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[8U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[9U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xaU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xbU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xcU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xdU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xeU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xfU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xfU];
    } else {
        if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_stall)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r 
                = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0x11U] 
                         >> 0x1aU));
        }
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_waddr 
            = (0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                        >> 1U));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[6U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[7U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[8U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[9U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xaU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xbU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xcU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xdU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xeU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xfU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       >> 1U))][0xfU];
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_waddr = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[1U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[2U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[3U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[4U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[5U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[6U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[7U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[8U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[9U] 
            = VVortex__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xaU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xbU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xcU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xdU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xeU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xfU] 
            = VVortex__ConstPool__CONST_h93e1b771_0[0xfU];
    } else {
        if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_stall)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r 
                = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0x11U] 
                         >> 0x12U));
        }
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_waddr 
            = (0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                        >> 0x17U));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                       >> 0x17U))][0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                       >> 0x17U))][1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                       >> 0x17U))][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                       >> 0x17U))][3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                       >> 0x17U))][4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                       >> 0x17U))][5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[6U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                       >> 0x17U))][6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[7U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                       >> 0x17U))][7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[8U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                       >> 0x17U))][8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[9U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                       >> 0x17U))][9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xaU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                       >> 0x17U))][0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xbU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                       >> 0x17U))][0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xcU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                       >> 0x17U))][0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xdU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                       >> 0x17U))][0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xeU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                       >> 0x17U))][0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_data[0xfU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                       >> 0x17U))][0xfU];
    }
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0U] 
        = ((0x1eU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U]) 
           | (1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
              [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[1U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[2U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[3U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[4U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[5U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[6U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[7U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[8U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[9U] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xaU] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xbU] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xcU] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xdU] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xeU] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xfU] = 0U;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x10U] 
        = (0x80000000U | (0x7fffffe0U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x11U] = 0xffffffffU;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x12U] = 0x7fffffffU;
    __Vtemp_11[0U] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U] 
                       << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U] 
                                    >> 1U));
    __Vtemp_11[1U] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U] 
                       << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U] 
                                    >> 1U));
    __Vtemp_11[2U] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U] 
                       << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U] 
                                    >> 1U));
    __Vtemp_11[3U] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U] 
                       << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U] 
                                    >> 1U));
    __Vtemp_11[4U] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U] 
                       << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U] 
                                    >> 1U));
    __Vtemp_11[5U] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U] 
                       << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U] 
                                    >> 1U));
    __Vtemp_11[6U] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U] 
                       << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U] 
                                    >> 1U));
    __Vtemp_11[7U] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U] 
                       << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U] 
                                    >> 1U));
    __Vtemp_11[8U] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U] 
                       << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U] 
                                    >> 1U));
    __Vtemp_11[9U] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU] 
                       << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U] 
                                    >> 1U));
    __Vtemp_11[0xaU] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU] 
                         << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU] 
                                      >> 1U));
    __Vtemp_11[0xbU] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU] 
                         << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU] 
                                      >> 1U));
    __Vtemp_11[0xcU] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU] 
                         << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU] 
                                      >> 1U));
    __Vtemp_11[0xdU] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU] 
                         << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU] 
                                      >> 1U));
    __Vtemp_11[0xeU] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xfU] 
                         << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU] 
                                      >> 1U));
    __Vtemp_11[0xfU] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x10U] 
                         << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xfU] 
                                      >> 1U));
    __Vtemp_11[0x10U] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x11U] 
                          << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x10U] 
                                       >> 1U));
    __Vtemp_11[0x11U] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U] 
                          << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x11U] 
                                       >> 1U));
    __Vtemp_31[0U] = ((0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U] 
                                      << 4U)) | ((0x1eU 
                                                  & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                                  [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U]) 
                                                 | (1U 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U])));
    __Vtemp_31[1U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                 [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U] 
                                 << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U] 
                                            >> 0x1cU)) 
                      | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U] 
                                        << 4U)));
    __Vtemp_31[2U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                 [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U] 
                                 << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U] 
                                            >> 0x1cU)) 
                      | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U] 
                                        << 4U)));
    __Vtemp_31[3U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                 [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U] 
                                 << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U] 
                                            >> 0x1cU)) 
                      | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U] 
                                        << 4U)));
    __Vtemp_31[4U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                 [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U] 
                                 << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U] 
                                            >> 0x1cU)) 
                      | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U] 
                                        << 4U)));
    __Vtemp_31[5U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                 [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U] 
                                 << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U] 
                                            >> 0x1cU)) 
                      | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U] 
                                        << 4U)));
    __Vtemp_31[6U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                 [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U] 
                                 << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U] 
                                            >> 0x1cU)) 
                      | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U] 
                                        << 4U)));
    __Vtemp_31[7U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                 [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U] 
                                 << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U] 
                                            >> 0x1cU)) 
                      | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U] 
                                        << 4U)));
    __Vtemp_31[8U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                 [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U] 
                                 << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U] 
                                            >> 0x1cU)) 
                      | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U] 
                                        << 4U)));
    __Vtemp_31[9U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                 [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U] 
                                 << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U] 
                                            >> 0x1cU)) 
                      | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U] 
                                        << 4U)));
    __Vtemp_31[0xaU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                   [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU] 
                                   << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                              [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U] 
                                              >> 0x1cU)) 
                        | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU] 
                                          << 4U)));
    __Vtemp_31[0xbU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                   [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU] 
                                   << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                              [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU] 
                                              >> 0x1cU)) 
                        | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU] 
                                          << 4U)));
    __Vtemp_31[0xcU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                   [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU] 
                                   << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                              [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU] 
                                              >> 0x1cU)) 
                        | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU] 
                                          << 4U)));
    __Vtemp_31[0xdU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                   [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU] 
                                   << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                              [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU] 
                                              >> 0x1cU)) 
                        | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU] 
                                          << 4U)));
    __Vtemp_31[0xeU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                   [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU] 
                                   << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                              [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU] 
                                              >> 0x1cU)) 
                        | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU] 
                                          << 4U)));
    __Vtemp_31[0xfU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                   [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xfU] 
                                   << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                              [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU] 
                                              >> 0x1cU)) 
                        | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xfU] 
                                          << 4U)));
    __Vtemp_31[0x10U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x10U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xfU] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x10U] 
                                           << 4U)));
    __Vtemp_31[0x11U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x11U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x10U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x11U] 
                                           << 4U)));
    __Vtemp_31[0x12U] = ((0xffffff00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U] 
                                         << 3U)) | 
                         ((0x20U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U] 
                                    >> 0x18U)) | ((0x10U 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U] 
                                                      << 4U)) 
                                                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                                     [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x11U] 
                                                     >> 0x1cU))));
    __Vtemp_31[0x13U] = ((0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U] 
                                         << 4U)) | 
                         ((0x1eU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U]) 
                          | (1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U])));
    __Vtemp_31[0x14U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U] 
                                           << 4U)));
    __Vtemp_31[0x15U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U] 
                                           << 4U)));
    __Vtemp_31[0x16U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U] 
                                           << 4U)));
    __Vtemp_31[0x17U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U] 
                                           << 4U)));
    __Vtemp_31[0x18U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U] 
                                           << 4U)));
    __Vtemp_31[0x19U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U] 
                                           << 4U)));
    __Vtemp_31[0x1aU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U] 
                                           << 4U)));
    __Vtemp_31[0x1bU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U] 
                                           << 4U)));
    __Vtemp_31[0x1cU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U] 
                                           << 4U)));
    __Vtemp_31[0x1dU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU] 
                                           << 4U)));
    __Vtemp_31[0x1eU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU] 
                                           << 4U)));
    __Vtemp_31[0x1fU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU] 
                                           << 4U)));
    __Vtemp_31[0x20U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU] 
                                           << 4U)));
    __Vtemp_31[0x21U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU] 
                                           << 4U)));
    __Vtemp_31[0x22U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xfU] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xfU] 
                                           << 4U)));
    __Vtemp_31[0x23U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x10U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xfU] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x10U] 
                                           << 4U)));
    __Vtemp_31[0x24U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x11U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x10U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x11U] 
                                           << 4U)));
    __Vtemp_31[0x25U] = (0x40U | ((0xffffff00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                                  [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U] 
                                                  << 3U)) 
                                  | ((0x20U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U] 
                                               >> 0x18U)) 
                                     | ((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                                  [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U] 
                                                  << 4U)) 
                                        | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x11U] 
                                           >> 0x1cU)))));
    __Vtemp_31[0x26U] = ((0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U] 
                                         << 4U)) | 
                         ((0x1eU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U]) 
                          | (1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U])));
    __Vtemp_31[0x27U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U] 
                                           << 4U)));
    __Vtemp_31[0x28U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][1U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U] 
                                           << 4U)));
    __Vtemp_31[0x29U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][2U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U] 
                                           << 4U)));
    __Vtemp_31[0x2aU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][3U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U] 
                                           << 4U)));
    __Vtemp_31[0x2bU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][4U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U] 
                                           << 4U)));
    __Vtemp_31[0x2cU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][5U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U] 
                                           << 4U)));
    __Vtemp_31[0x2dU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][6U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U] 
                                           << 4U)));
    __Vtemp_31[0x2eU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][7U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U] 
                                           << 4U)));
    __Vtemp_31[0x2fU] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][8U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U] 
                                           << 4U)));
    __Vtemp_31[0x30U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][9U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU] 
                                           << 4U)));
    __Vtemp_31[0x31U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xaU] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU] 
                                           << 4U)));
    __Vtemp_31[0x32U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xbU] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU] 
                                           << 4U)));
    __Vtemp_31[0x33U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xcU] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU] 
                                           << 4U)));
    __Vtemp_31[0x34U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xdU] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU] 
                                           << 4U)));
    __Vtemp_31[0x35U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xfU] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xeU] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xfU] 
                                           << 4U)));
    __Vtemp_31[0x36U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x10U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0xfU] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x10U] 
                                           << 4U)));
    __Vtemp_31[0x37U] = (((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x11U] 
                                    << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x10U] 
                                               >> 0x1cU)) 
                         | (0xffffffe0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x11U] 
                                           << 4U)));
    __Vtemp_31[0x38U] = (0x80U | ((0xffffff00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                                  [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U] 
                                                  << 3U)) 
                                  | ((0x20U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                               [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U] 
                                               >> 0x18U)) 
                                     | ((0x10U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                                  [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U] 
                                                  << 4U)) 
                                        | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x11U] 
                                           >> 0x1cU)))));
    __Vtemp_31[0x39U] = ((0x1eU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U]) 
                         | (1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0U]));
    VL_CONCAT_WWW(2405,576,1829, __Vtemp_32, __Vtemp_11, __Vtemp_31);
    VL_CONCAT_WIW(2406,1,2405, __Vtemp_33, (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                                  [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U] 
                                                  >> 0x1dU)), __Vtemp_32);
    VL_CONCAT_WIW(2408,2,2406, __Vtemp_34, 3U, __Vtemp_33);
    VL_CONCAT_WIW(2432,24,2408, __Vtemp_35, (0xffffffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dp_ram__DOT__ram
                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r][0x12U] 
                                                >> 5U)), __Vtemp_34);
    if ((0x97fU >= (0xfffU & ((IData)(0x260U) * (3U 
                                                 & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0U] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(1U) + 
                                     (0x7fU & (((IData)(0x260U) 
                                                * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[(0x7fU & (((IData)(0x260U) 
                                        * (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                       >> 5U))] >> 
                  (0x1fU & ((IData)(0x260U) * (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[1U] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(2U) + 
                                     (0x7fU & (((IData)(0x260U) 
                                                * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(1U) + (0x7fU 
                                             & (((IData)(0x260U) 
                                                 * 
                                                 (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[2U] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(3U) + 
                                     (0x7fU & (((IData)(0x260U) 
                                                * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(2U) + (0x7fU 
                                             & (((IData)(0x260U) 
                                                 * 
                                                 (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[3U] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(4U) + 
                                     (0x7fU & (((IData)(0x260U) 
                                                * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(3U) + (0x7fU 
                                             & (((IData)(0x260U) 
                                                 * 
                                                 (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[4U] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(5U) + 
                                     (0x7fU & (((IData)(0x260U) 
                                                * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(4U) + (0x7fU 
                                             & (((IData)(0x260U) 
                                                 * 
                                                 (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[5U] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(6U) + 
                                     (0x7fU & (((IData)(0x260U) 
                                                * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(5U) + (0x7fU 
                                             & (((IData)(0x260U) 
                                                 * 
                                                 (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[6U] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(7U) + 
                                     (0x7fU & (((IData)(0x260U) 
                                                * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(6U) + (0x7fU 
                                             & (((IData)(0x260U) 
                                                 * 
                                                 (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[7U] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(8U) + 
                                     (0x7fU & (((IData)(0x260U) 
                                                * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(7U) + (0x7fU 
                                             & (((IData)(0x260U) 
                                                 * 
                                                 (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[8U] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(9U) + 
                                     (0x7fU & (((IData)(0x260U) 
                                                * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(8U) + (0x7fU 
                                             & (((IData)(0x260U) 
                                                 * 
                                                 (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[9U] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(0xaU) 
                                     + (0x7fU & (((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(9U) + (0x7fU 
                                             & (((IData)(0x260U) 
                                                 * 
                                                 (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0xaU] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(0xbU) 
                                     + (0x7fU & (((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(0xaU) + (0x7fU 
                                               & (((IData)(0x260U) 
                                                   * 
                                                   (3U 
                                                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                  >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0xbU] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(0xcU) 
                                     + (0x7fU & (((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(0xbU) + (0x7fU 
                                               & (((IData)(0x260U) 
                                                   * 
                                                   (3U 
                                                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                  >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0xcU] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(0xdU) 
                                     + (0x7fU & (((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(0xcU) + (0x7fU 
                                               & (((IData)(0x260U) 
                                                   * 
                                                   (3U 
                                                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                  >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0xdU] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(0xeU) 
                                     + (0x7fU & (((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(0xdU) + (0x7fU 
                                               & (((IData)(0x260U) 
                                                   * 
                                                   (3U 
                                                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                  >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0xeU] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(0xfU) 
                                     + (0x7fU & (((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(0xeU) + (0x7fU 
                                               & (((IData)(0x260U) 
                                                   * 
                                                   (3U 
                                                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                  >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0xfU] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(0x10U) 
                                     + (0x7fU & (((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(0xfU) + (0x7fU 
                                               & (((IData)(0x260U) 
                                                   * 
                                                   (3U 
                                                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                  >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0x10U] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(0x11U) 
                                     + (0x7fU & (((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(0x10U) + (0x7fU 
                                                & (((IData)(0x260U) 
                                                    * 
                                                    (3U 
                                                     & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                   >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0x11U] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(0x12U) 
                                     + (0x7fU & (((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(0x11U) + (0x7fU 
                                                & (((IData)(0x260U) 
                                                    * 
                                                    (3U 
                                                     & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                   >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0x12U] 
            = (((0U == (0x1fU & ((IData)(0x260U) * 
                                 (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_35[((IData)(0x13U) 
                                     + (0x7fU & (((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x260U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_35[((IData)(0x12U) + (0x7fU 
                                                & (((IData)(0x260U) 
                                                    * 
                                                    (3U 
                                                     & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                   >> 5U)))] 
                  >> (0x1fU & ((IData)(0x260U) * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[6U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[7U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[8U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[9U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0xaU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0xbU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0xcU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0xdU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0xeU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0xfU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[0xfU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0x10U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[0x10U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0x11U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[0x11U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellout__mem_req_arb__data_out[0x12U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_hb65ae6f7__0[0x12U];
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_write 
        = ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r))) 
           && (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__line_write));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_write 
        = ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r))) 
           && (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__line_write));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_write 
        = ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r))) 
           && (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__line_write));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_write 
        = ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r))) 
           && (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__line_write));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__prev_write 
        = ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r))) 
           && (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__line_write));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_commit_if.data[0U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            << 3U) | (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_commit_if.data[1U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            >> 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                         << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_commit_if.data[2U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            >> 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                         << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_commit_if.data[3U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            >> 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                         << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_commit_if.data[4U] 
        = (((IData)(((0x1fffffffff80ULL & (((QData)((IData)(
                                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U])) 
                                            << 0x1dU) 
                                           | (0x1fffffffffffff80ULL 
                                              & ((QData)((IData)(
                                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U])) 
                                                 >> 3U)))) 
                     | (QData)((IData)(((0x40U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                  << 3U)) 
                                        | (0x3fU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                            >> 4U))))))) 
            << 3U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                      >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_commit_if.data[5U] 
        = (((IData)(((0x1fffffffff80ULL & (((QData)((IData)(
                                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U])) 
                                            << 0x1dU) 
                                           | (0x1fffffffffffff80ULL 
                                              & ((QData)((IData)(
                                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U])) 
                                                 >> 3U)))) 
                     | (QData)((IData)(((0x40U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                  << 3U)) 
                                        | (0x3fU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                            >> 4U))))))) 
            >> 0x1dU) | ((IData)((((0x1fffffffff80ULL 
                                    & (((QData)((IData)(
                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U])) 
                                        << 0x1dU) | 
                                       (0x1fffffffffffff80ULL 
                                        & ((QData)((IData)(
                                                           vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U])) 
                                           >> 3U)))) 
                                   | (QData)((IData)(
                                                     ((0x40U 
                                                       & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                          << 3U)) 
                                                      | (0x3fU 
                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                            >> 4U)))))) 
                                  >> 0x20U)) << 3U));
    __Vfunc_wis_to_wid__36__wis = (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                         >> 0x15U));
    __Vfunc_wis_to_wid__36__Vfuncout = __Vfunc_wis_to_wid__36__wis;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid 
        = __Vfunc_wis_to_wid__36__Vfuncout;
    __Vfunc_wis_to_wid__11__wis = (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                         >> 0x15U));
    __Vfunc_wis_to_wid__11__Vfuncout = __Vfunc_wis_to_wid__11__wis;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid 
        = __Vfunc_wis_to_wid__11__Vfuncout;
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U] 
        = ((0x1ffU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U]) 
           | (0xfffffe00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                             << 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x11U] 
        = (((0x1fcU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       << 2U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                  >> 0x1eU)) | (0xfffffe00U 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                   << 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x12U] 
        = (((0x1fcU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x12U] 
                       << 2U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                  >> 0x1eU)) | (0xfffffe00U 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x12U] 
                                                   << 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x13U] 
        = (0xfU & ((0x1fcU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x13U] 
                              << 2U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x12U] 
                                         >> 0x1eU)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[1U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[1U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[2U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[2U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[3U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[3U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[4U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[4U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[5U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[5U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[6U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[6U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[7U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[7U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[8U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[8U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[9U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[9U] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xaU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xaU] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xbU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xbU] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xcU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xcU] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xdU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xdU] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xeU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xeU] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xfU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xfU] 
           & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
               << 0x1fU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U] 
        = ((0xfffffe00U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U]) 
           | ((((1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])
                 ? 1U : 0U) << 6U) | (VVortex__ConstPool__CONST_h00a54031_0[0x10U] 
                                      & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                          << 0x1fU) 
                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                            >> 1U)))));
    if (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
         & (0U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[5U];
    }
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
        = (((QData)((IData)((3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d)))) 
            << 0x23U) | (0x7ffffffffULL & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d 
                                           >> 2U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[0U] 
        = (IData)((((QData)((IData)((0xfU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks)))) 
                    << 0x1fU) | (QData)((IData)((0x7fffffffU 
                                                 & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[0U])))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[1U] 
        = ((0xfffffff8U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[1U] 
                            << 4U) | (8U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[0U] 
                                            >> 0x1cU)))) 
           | (IData)(((((QData)((IData)((0xfU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks)))) 
                        << 0x1fU) | (QData)((IData)(
                                                    (0x7fffffffU 
                                                     & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[0U])))) 
                      >> 0x20U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[2U] 
        = ((0xffffffc0U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[2U] 
                            << 8U) | (0xc0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[1U] 
                                               >> 0x18U)))) 
           | ((0x3cU & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks) 
                        >> 2U)) | (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[1U] 
                                         >> 0x1cU))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[3U] 
        = ((0xfffffe00U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[3U] 
                            << 0xcU) | (0xe00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[2U] 
                                                  >> 0x14U)))) 
           | ((0x1e0U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks) 
                         >> 3U)) | (0x1fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[2U] 
                                             >> 0x18U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[4U] 
        = ((0xf00U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks) 
                      >> 4U)) | (0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[3U] 
                                          >> 0x14U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT_____05Fbuffer_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT_____05Fdispatch_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT_____05Fbuffer_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT_____05Fdispatch_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[0U] 
        = (IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[1U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d)) 
            << 2U) | (IData)(((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d) 
                              >> 0x20U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[2U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d)) 
            << 4U) | (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d)) 
                       >> 0x1eU) | ((IData)(((0x3ffffffffULL 
                                              & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d) 
                                             >> 0x20U)) 
                                    << 2U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[3U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d)) 
            << 6U) | (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d)) 
                       >> 0x1cU) | ((IData)(((0x3ffffffffULL 
                                              & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d) 
                                             >> 0x20U)) 
                                    << 4U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[4U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d)) 
            >> 0x1aU) | ((IData)(((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d) 
                                  >> 0x20U)) << 6U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
             & (0ULL == (0xc00000000ULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
            << 3U) | ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                        & (0ULL == (0xc00000000ULL 
                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
                       << 2U) | ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                   & (0ULL == (0xc00000000ULL 
                                               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
                                  << 1U) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                            & (0ULL 
                                               == (0xc00000000ULL 
                                                   & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
             & (0x400000000ULL == (0xc00000000ULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
            << 3U) | ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                        & (0x400000000ULL == (0xc00000000ULL 
                                              & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
                       << 2U) | ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                   & (0x400000000ULL 
                                      == (0xc00000000ULL 
                                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
                                  << 1U) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                            & (0x400000000ULL 
                                               == (0xc00000000ULL 
                                                   & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
             & (0x800000000ULL == (0xc00000000ULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
            << 3U) | ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                        & (0x800000000ULL == (0xc00000000ULL 
                                              & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
                       << 2U) | ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                   & (0x800000000ULL 
                                      == (0xc00000000ULL 
                                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
                                  << 1U) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                            & (0x800000000ULL 
                                               == (0xc00000000ULL 
                                                   & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
             & (0xc00000000ULL == (0xc00000000ULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
            << 3U) | ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                        & (0xc00000000ULL == (0xc00000000ULL 
                                              & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
                       << 2U) | ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                   & (0xc00000000ULL 
                                      == (0xc00000000ULL 
                                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))) 
                                  << 1U) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                            & (0xc00000000ULL 
                                               == (0xc00000000ULL 
                                                   & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__bram_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d))))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xcU] 
        = (IData)(((0x3ffffffffff80ULL & (((QData)((IData)(
                                                           vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU])) 
                                           << 0x20U) 
                                          | (0xffffffffffffff80ULL 
                                             & (QData)((IData)(
                                                               vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]))))) 
                   | (QData)((IData)(((0x40U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                >> 0xcU)) 
                                      | (0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 1U)))))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xdU] 
        = (((IData)((0x1fffffffffULL & (((QData)((IData)(
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU])) 
                                         << 0xdU) | 
                                        ((QData)((IData)(
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU])) 
                                         >> 0x13U)))) 
            << 0x12U) | (IData)((((0x3ffffffffff80ULL 
                                   & (((QData)((IData)(
                                                       vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU])) 
                                       << 0x20U) | 
                                      (0xffffffffffffff80ULL 
                                       & (QData)((IData)(
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]))))) 
                                  | (QData)((IData)(
                                                    ((0x40U 
                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                         >> 0xcU)) 
                                                     | (0x3fU 
                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                           >> 1U)))))) 
                                 >> 0x20U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xeU] 
        = ((0x800000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xeU]) 
           | (0xffffffU & (((IData)((0x1fffffffffULL 
                                     & (((QData)((IData)(
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU])) 
                                         << 0xdU) | 
                                        ((QData)((IData)(
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU])) 
                                         >> 0x13U)))) 
                            >> 0xeU) | ((IData)(((0x1fffffffffULL 
                                                  & (((QData)((IData)(
                                                                      vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU])) 
                                                      << 0xdU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU])) 
                                                        >> 0x13U))) 
                                                 >> 0x20U)) 
                                        << 0x12U))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xeU] 
        = ((0x7fffffU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xeU]) 
           | (0x800000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                           << 0x17U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[6U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[7U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[8U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[9U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xaU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xbU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_ready_in 
        = ((((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__full_r)) 
             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arb_onehot) 
                >> 3U)) << 3U) | ((4U & (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__full_r)) 
                                          << 2U) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arb_onehot))) 
                                  | (3U & ((- (IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__full_r))))) 
                                           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arb_onehot)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r));
    if ((0x15fU >= (0x1ffU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))) {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[0U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(1U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  (0xfU & (((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                           >> 5U))] >> (0x1fU & ((IData)(0xb0U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[1U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(2U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(1U) + (0xfU & (((IData)(0xb0U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[2U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(3U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(2U) + (0xfU & (((IData)(0xb0U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[3U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(4U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(3U) + (0xfU & (((IData)(0xb0U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[4U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(5U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(4U) + (0xfU & (((IData)(0xb0U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[5U] 
            = (0xffffU & (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                            ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(6U) + 
                                     (0xfU & (((IData)(0xb0U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                             ((IData)(5U) + (0xfU & 
                                             (((IData)(0xb0U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))));
    } else {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[2U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[3U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[4U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[5U] 
            = (0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[5U]);
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT_____05Fbuffer_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT_____05Fdispatch_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT_____05Frsp_xbar_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT_____05Fcache_reset__DOT__genblk1__DOT__reset_r;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out 
        = (0x1ffffffffffULL & ((0x51U >= (0x7fU & ((IData)(0x29U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                ? (((QData)((IData)(
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                    (((IData)(0x28U) 
                                                      + 
                                                      (0x7fU 
                                                       & ((IData)(0x29U) 
                                                          * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))) 
                                                     >> 5U)])) 
                                    << ((0U == (0x1fU 
                                                & ((IData)(0x29U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                         ? 0x20U : 
                                        ((IData)(0x40U) 
                                         - (0x1fU & 
                                            ((IData)(0x29U) 
                                             * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                   | (((0U == (0x1fU 
                                               & ((IData)(0x29U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                        ? 0ULL : ((QData)((IData)(
                                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x7fU 
                                                                     & ((IData)(0x29U) 
                                                                        * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x29U) 
                                                       * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                      | ((QData)((IData)(
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                         (3U 
                                                          & (((IData)(0x29U) 
                                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                             >> 5U))])) 
                                         >> (0x1fU 
                                             & ((IData)(0x29U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))))
                                : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h7bbf9eec__0));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__full_r)) 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[0xcU]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT_____05Fpipe2_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT_____05Foperands_reset__DOT__genblk1__DOT__reset_r;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(1U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     (0x3fU & (((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                               >> 5U))] >> (0x1fU & 
                                            ((IData)(0x265U) 
                                             * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[1U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[1U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(2U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(1U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[1U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[2U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[2U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(3U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(2U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[2U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[3U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[3U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(4U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(3U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[3U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[4U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[4U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(5U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(4U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[4U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[5U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[5U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(6U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(5U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[5U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[6U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[6U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(7U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(6U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[6U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[7U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[7U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(8U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(7U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[7U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[8U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[8U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(9U) + (0x3fU & 
                                            (((IData)(0x265U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(8U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[8U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[9U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[9U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xaU) + (0x3fU 
                                              & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(9U) + (0x3fU & (((IData)(0x265U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[9U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xaU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xaU] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xbU) + (0x3fU 
                                              & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xaU) + (0x3fU & (((IData)(0x265U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xaU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xbU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xbU] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xcU) + (0x3fU 
                                              & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xbU) + (0x3fU & (((IData)(0x265U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xbU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xcU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xcU] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xdU) + (0x3fU 
                                              & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xcU) + (0x3fU & (((IData)(0x265U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xcU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xdU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xdU] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xeU) + (0x3fU 
                                              & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xdU) + (0x3fU & (((IData)(0x265U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xdU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xeU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xeU] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xfU) + (0x3fU 
                                              & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xeU) + (0x3fU & (((IData)(0x265U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xeU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xfU] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0xfU] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x10U) + (0x3fU 
                                               & (((IData)(0x265U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xfU) + (0x3fU & (((IData)(0x265U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0xfU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x10U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0x10U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x11U) + (0x3fU 
                                               & (((IData)(0x265U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0x10U) + (0x3fU & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0x10U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x11U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0x11U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x12U) + (0x3fU 
                                               & (((IData)(0x265U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0x11U) + (0x3fU & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0x11U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x12U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0x12U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x13U) + (0x3fU 
                                               & (((IData)(0x265U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0x12U) + (0x3fU & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0x12U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x13U] 
        = (VVortex__ConstPool__CONST_h3421a0b7_0[0x13U] 
           & ((0x4c9U >= (0x7ffU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x265U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x14U) + (0x3fU 
                                               & (((IData)(0x265U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x265U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0x13U) + (0x3fU & (((IData)(0x265U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x265U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h45bc703e__0[0x13U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_valid_in 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
            << 1U) | (1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r))));
    __Vtemp_72[0U] = ((((0x105U >= (0x1ffU & ((IData)(0x83U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                         ? (((0U == (0x1fU & ((IData)(0x83U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                      ((IData)(2U) 
                                       + (0xfU & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                      << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & ((IData)(0x83U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                               ((IData)(1U) + (0xfU 
                                               & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                               >> (0x1fU & ((IData)(0x83U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                         : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[1U]) 
                       << 0x1dU) | (((0x105U >= (0x1ffU 
                                                 & ((IData)(0x83U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                      ? (((0U == (0x1fU 
                                                  & ((IData)(0x83U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                           ? 0U : (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                   ((IData)(1U) 
                                                    + 
                                                    (0xfU 
                                                     & (((IData)(0x83U) 
                                                         * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                        >> 5U)))] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x83U) 
                                                        * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                            (0xfU & 
                                             (((IData)(0x83U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U))] 
                                            >> (0x1fU 
                                                & ((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                                      : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[0U]) 
                                    >> 3U));
    __Vtemp_72[1U] = ((((0x105U >= (0x1ffU & ((IData)(0x83U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                         ? (((0U == (0x1fU & ((IData)(0x83U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                      ((IData)(3U) 
                                       + (0xfU & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                      << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & ((IData)(0x83U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                               ((IData)(2U) + (0xfU 
                                               & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                               >> (0x1fU & ((IData)(0x83U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                         : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[2U]) 
                       << 0x1dU) | (((0x105U >= (0x1ffU 
                                                 & ((IData)(0x83U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                      ? (((0U == (0x1fU 
                                                  & ((IData)(0x83U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                           ? 0U : (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                   ((IData)(2U) 
                                                    + 
                                                    (0xfU 
                                                     & (((IData)(0x83U) 
                                                         * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                        >> 5U)))] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x83U) 
                                                        * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                            ((IData)(1U) 
                                             + (0xfU 
                                                & (((IData)(0x83U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                                            >> (0x1fU 
                                                & ((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                                      : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[1U]) 
                                    >> 3U));
    __Vtemp_72[2U] = ((((0x105U >= (0x1ffU & ((IData)(0x83U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                         ? (((0U == (0x1fU & ((IData)(0x83U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                      ((IData)(4U) 
                                       + (0xfU & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                      << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & ((IData)(0x83U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                               ((IData)(3U) + (0xfU 
                                               & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                               >> (0x1fU & ((IData)(0x83U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                         : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[3U]) 
                       << 0x1dU) | (((0x105U >= (0x1ffU 
                                                 & ((IData)(0x83U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                      ? (((0U == (0x1fU 
                                                  & ((IData)(0x83U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                           ? 0U : (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                   ((IData)(3U) 
                                                    + 
                                                    (0xfU 
                                                     & (((IData)(0x83U) 
                                                         * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                        >> 5U)))] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x83U) 
                                                        * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                            ((IData)(2U) 
                                             + (0xfU 
                                                & (((IData)(0x83U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                                            >> (0x1fU 
                                                & ((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                                      : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[2U]) 
                                    >> 3U));
    __Vtemp_72[3U] = ((((0x105U >= (0x1ffU & ((IData)(0x83U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                         ? (((0U == (0x1fU & ((IData)(0x83U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                      ((IData)(5U) 
                                       + (0xfU & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                      << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & ((IData)(0x83U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                            | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                               ((IData)(4U) + (0xfU 
                                               & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                               >> (0x1fU & ((IData)(0x83U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                         : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[4U]) 
                       << 0x1dU) | (((0x105U >= (0x1ffU 
                                                 & ((IData)(0x83U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                      ? (((0U == (0x1fU 
                                                  & ((IData)(0x83U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                           ? 0U : (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                   ((IData)(4U) 
                                                    + 
                                                    (0xfU 
                                                     & (((IData)(0x83U) 
                                                         * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                        >> 5U)))] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x83U) 
                                                        * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                            ((IData)(3U) 
                                             + (0xfU 
                                                & (((IData)(0x83U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                                            >> (0x1fU 
                                                & ((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                                      : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[3U]) 
                                    >> 3U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[0U] 
        = __Vtemp_72[0U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[1U] 
        = __Vtemp_72[1U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[2U] 
        = __Vtemp_72[2U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[3U] 
        = __Vtemp_72[3U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[4U] 
        = (7U & ((0x105U >= (0x1ffU & ((IData)(0x83U) 
                                       * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                  ? (((0U == (0x1fU & ((IData)(0x83U) 
                                       * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                       ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                               ((IData)(1U) + (0xfU 
                                               & (((IData)(0x83U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                               << ((IData)(0x20U) - 
                                   (0x1fU & ((IData)(0x83U) 
                                             * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                        (0xfU & (((IData)(0x83U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                 >> 5U))] >> (0x1fU 
                                              & ((IData)(0x83U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                  : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk14__BRA__0__KET____DOT__core_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hed5ed5f6__0[0U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT_____05Fnc_bypass_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT_____05Fcache_reset__DOT__genblk1__DOT__reset_r;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_mem_req_valid 
        = ((8U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r)) 
                  << 3U)) | ((4U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r)) 
                                    << 2U)) | ((2U 
                                                & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[5U] 
        = ((0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[5U]) 
           | ((0xfff80000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                              << 0x10U)) | (0x30000U 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                                               << 0x10U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[6U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
            >> 0x10U) | ((0x70000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                                      << 0x10U)) | 
                         (0xfff80000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                                         << 0x10U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[7U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
            >> 0x10U) | ((0x70000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                                      << 0x10U)) | 
                         (0xfff80000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                                         << 0x10U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[8U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
            >> 0x10U) | ((0x70000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U] 
                                      << 0x10U)) | 
                         (0xfff80000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U] 
                                         << 0x10U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[9U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U] 
            >> 0x10U) | ((0xfe000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U] 
                                         << 0x10U)) 
                         | ((0x1f80000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U] 
                                           << 0x10U)) 
                            | (0x70000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U] 
                                           << 0x10U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0xaU] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U] 
            >> 0x10U) | ((0xe0000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U] 
                                         << 0x10U)) 
                         | ((0x1e000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U] 
                                            << 0x10U)) 
                            | (0x1ff0000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U] 
                                             << 0x10U)))));
    if (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_valid))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[5U];
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0xbU] 
        = ((0xfffffff8U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U]) 
           | (3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0xcU] 
        = ((7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U]) 
           | (0xfffffff8U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0xdU] 
        = ((7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U]) 
           | (0xfffffff8U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0xeU] 
        = ((7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U]) 
           | (0xfffffff8U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0xfU] 
        = ((0xfffffe00U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U]) 
           | ((0x1f8U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U]) 
              | (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0x10U] 
        = ((0xffff0000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0x10U]) 
           | ((0xe000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U]) 
              | ((0x1e00U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U]) 
                 | (0x1ffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U]))));
    if (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_valid))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[5U];
    }
    if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
            = (0x3fffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U]);
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT_____05Farb_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT_____05Fscoreboard_reset__DOT__genblk1__DOT__reset_r;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U] 
        = (0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U]);
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[0U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[1U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[2U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[3U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[4U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[5U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U];
    if (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
         & (0U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[5U];
    }
    if (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__valid_in))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[6U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[7U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[8U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[8U];
    }
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[0U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[1U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[2U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[3U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[4U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[4U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[5U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[5U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[6U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[6U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[6U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[7U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[7U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[7U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
        = ((0x4000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[8U] 
                          << 4U)) | ((0x3c00000U & 
                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[8U] 
                                       >> 1U)) | (VVortex__ConstPool__CONST_h4d451b67_0[8U] 
                                                  & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[8U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT_____05Fbuffer_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT_____05Fdispatch_reset__DOT__genblk1__DOT__reset_r;
    if (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
         & (0U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_valid_in)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[5U];
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__icache_req_fire) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT____Vcellinp__req_buf__data_in;
    }
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[1U] 
        = ((0x3fU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[1U]) 
           | ((IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                       >> 3U)) << 6U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[2U] 
        = ((0x1f0U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[2U]) 
           | (0xfU & ((IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                               >> 3U)) >> 0x1aU)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U]) 
           | (7U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)));
    if ((0x15fU >= (0x1ffU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))) {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(1U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  (0xfU & (((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                           >> 5U))] >> (0x1fU & ((IData)(0xb0U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(2U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(1U) + (0xfU & (((IData)(0xb0U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(3U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(2U) + (0xfU & (((IData)(0xb0U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(4U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(3U) + (0xfU & (((IData)(0xb0U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U] 
            = (((0U == (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(5U) + (0xfU & (((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb0U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(4U) + (0xfU & (((IData)(0xb0U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb0U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[5U] 
            = (0xffffU & (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                            ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(6U) + 
                                     (0xfU & (((IData)(0xb0U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                             ((IData)(5U) + (0xfU & 
                                             (((IData)(0xb0U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))));
    } else {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[0U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[1U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[2U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[3U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[4U];
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[5U] 
            = (0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[5U]);
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__commit_size_reg1__data_in 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 3U) | (7U & VL_COUNTONES_I((0xfU & (
                                                   (- (IData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r))) 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                                       << 0x17U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                                         >> 9U)))))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
              >> 9U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
        = ((0x1fffU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]) 
           | (0x2000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                         >> 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
             << 0x1fU) | (0x7ffffffcU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                         >> 1U))) | 
           (3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
        = ((3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                  >> 1U)) | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                              << 0x1fU) | (0x7ffffffcU 
                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                              >> 1U))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
        = ((3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                  >> 1U)) | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                              << 0x1fU) | (0x7ffffffcU 
                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                              >> 1U))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
        = ((3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                  >> 1U)) | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                              << 0x1fU) | (0x7ffffffcU 
                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                              >> 1U))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
        = (((IData)((0x7ffffffffULL & (((QData)((IData)(
                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U])) 
                                        << 0x16U) | 
                                       ((QData)((IData)(
                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U])) 
                                        >> 0xaU)))) 
            << 8U) | ((3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                             >> 1U)) | (0xfcU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                 >> 1U))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
        = ((0x3800U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]) 
           | (0x3fffU & (((IData)((0x7ffffffffULL & 
                                   (((QData)((IData)(
                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U])) 
                                     << 0x16U) | ((QData)((IData)(
                                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U])) 
                                                  >> 0xaU)))) 
                          >> 0x18U) | ((IData)(((0x7ffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U])) 
                                                     << 0x16U) 
                                                    | ((QData)((IData)(
                                                                       vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U])) 
                                                       >> 0xaU))) 
                                                >> 0x20U)) 
                                       << 8U))));
    __Vfunc_wid_to_wis__37__wid = (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                         >> 0xdU));
    __Vfunc_wid_to_wis__37__Vfuncout = __Vfunc_wid_to_wis__37__wid;
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
        = ((0x27ffU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]) 
           | (0x3fffU & ((IData)(__Vfunc_wid_to_wis__37__Vfuncout) 
                         << 0xbU)));
    if (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__reqq_valid_in))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[6U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[7U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[8U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT____Vcellinp__req_queue__data_in[8U];
    }
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[6U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[6U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[7U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[7U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[8U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT_____05Fbram_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT_____05Flmem_reset__DOT__genblk1__DOT__reset_r;
    if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__stall_out)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)
                ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer
                : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in);
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT_____05Fbram_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT_____05Flmem_reset__DOT__genblk1__DOT__reset_r;
    if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__stall_out)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)
                ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer
                : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in);
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT_____05Fbram_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT_____05Flmem_reset__DOT__genblk1__DOT__reset_r;
    if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__stall_out)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)
                ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer
                : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in);
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT_____05Fbram_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT_____05Flmem_reset__DOT__genblk1__DOT__reset_r;
    if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__stall_out)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)
                ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer
                : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in);
    }
    if ((0x107U >= (0x1ffU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(1U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  (0xfU & (((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                           >> 5U))] >> (0x1fU & ((IData)(0x84U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(2U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(1U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(3U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(2U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(4U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(3U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
            = (0xfU & (((0U == (0x1fU & ((IData)(0x84U) 
                                         * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                         ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                 ((IData)(5U) + (0xfU 
                                                 & (((IData)(0x84U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                    >> 5U)))] 
                                 << ((IData)(0x20U) 
                                     - (0x1fU & ((IData)(0x84U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                          ((IData)(4U) + (0xfU & (((IData)(0x84U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                          >> (0x1fU & ((IData)(0x84U) 
                                       * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))));
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
            = (0xfU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U]);
    }
    if ((0x107U >= (0x1ffU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(1U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  (0xfU & (((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                           >> 5U))] >> (0x1fU & ((IData)(0x84U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(2U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(1U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(3U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(2U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(4U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(3U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
            = (0xfU & (((0U == (0x1fU & ((IData)(0x84U) 
                                         * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                         ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                 ((IData)(5U) + (0xfU 
                                                 & (((IData)(0x84U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                    >> 5U)))] 
                                 << ((IData)(0x20U) 
                                     - (0x1fU & ((IData)(0x84U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                          ((IData)(4U) + (0xfU & (((IData)(0x84U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                          >> (0x1fU & ((IData)(0x84U) 
                                       * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))));
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
            = (0xfU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U]);
    }
    if ((0x107U >= (0x1ffU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(1U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  (0xfU & (((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                           >> 5U))] >> (0x1fU & ((IData)(0x84U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(2U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(1U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(3U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(2U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(4U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(3U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
            = (0xfU & (((0U == (0x1fU & ((IData)(0x84U) 
                                         * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                         ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                 ((IData)(5U) + (0xfU 
                                                 & (((IData)(0x84U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                    >> 5U)))] 
                                 << ((IData)(0x20U) 
                                     - (0x1fU & ((IData)(0x84U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                          ((IData)(4U) + (0xfU & (((IData)(0x84U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                          >> (0x1fU & ((IData)(0x84U) 
                                       * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))));
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
            = (0xfU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U]);
    }
    if ((0x107U >= (0x1ffU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(1U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  (0xfU & (((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                           >> 5U))] >> (0x1fU & ((IData)(0x84U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(2U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(1U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(3U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(2U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
            = (((0U == (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(4U) + (0xfU & (((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x84U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(3U) + (0xfU & (((IData)(0x84U) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x84U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
            = (0xfU & (((0U == (0x1fU & ((IData)(0x84U) 
                                         * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                         ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                 ((IData)(5U) + (0xfU 
                                                 & (((IData)(0x84U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                    >> 5U)))] 
                                 << ((IData)(0x20U) 
                                     - (0x1fU & ((IData)(0x84U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                          ((IData)(4U) + (0xfU & (((IData)(0x84U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                          >> (0x1fU & ((IData)(0x84U) 
                                       * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))));
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
            = (0xfU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U]);
    }
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_core_rsp_valid 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
            << 3U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
                       << 2U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
                                  << 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[3U] 
        = ((0x200U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                      << 2U)) | ((0x180U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                            >> 1U)) 
                                 | (0x7fU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U])));
    if (((IData)(vlSelf->dcr_wr_valid) & ((1U <= (IData)(vlSelf->dcr_wr_addr)) 
                                          & (6U > (IData)(vlSelf->dcr_wr_addr))))) {
        if ((1U == (IData)(vlSelf->dcr_wr_addr))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__dcr_data__DOT__dcrs[1U] 
                = ((0xffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__dcr_data__DOT__dcrs[1U]) 
                   | (vlSelf->dcr_wr_data << 8U));
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__dcr_data__DOT__dcrs[2U] 
                = (vlSelf->dcr_wr_data >> 0x18U);
        } else if ((3U == (IData)(vlSelf->dcr_wr_addr))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__dcr_data__DOT__dcrs[0U] 
                = ((0xffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__dcr_data__DOT__dcrs[0U]) 
                   | (vlSelf->dcr_wr_data << 8U));
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__dcr_data__DOT__dcrs[1U] 
                = ((0xffffff00U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__dcr_data__DOT__dcrs[1U]) 
                   | (vlSelf->dcr_wr_data >> 0x18U));
        } else if ((5U == (IData)(vlSelf->dcr_wr_addr))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__dcr_data__DOT__dcrs[0U] 
                = ((0xffffff00U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__dcr_data__DOT__dcrs[0U]) 
                   | (0xffU & vlSelf->dcr_wr_data));
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT_____05Fcsr_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT_____05Farb_reset__DOT__genblk1__DOT__reset_r;
    if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[0U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[1U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[2U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[3U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[4U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[5U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[6U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[7U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[7U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[8U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[8U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[9U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[9U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[0xaU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xaU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[0xbU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xbU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[0xcU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xcU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[0xdU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xdU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[0xeU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xeU]);
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT_____05Fwctl_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT_____05Farb_reset__DOT__genblk1__DOT__reset_r;
    if ((0x119U >= (0x1ffU & ((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
            = (((0U == (0x1fU & ((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(1U) + (0xfU & (((IData)(0x8dU) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x8dU) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  (0xfU & (((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                           >> 5U))] >> (0x1fU & ((IData)(0x8dU) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
            = (((0U == (0x1fU & ((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(2U) + (0xfU & (((IData)(0x8dU) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x8dU) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(1U) + (0xfU & (((IData)(0x8dU) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
            = (((0U == (0x1fU & ((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(3U) + (0xfU & (((IData)(0x8dU) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x8dU) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(2U) + (0xfU & (((IData)(0x8dU) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
            = (((0U == (0x1fU & ((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                         ((IData)(4U) + (0xfU & (((IData)(0x8dU) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x8dU) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                  ((IData)(3U) + (0xfU & (((IData)(0x8dU) 
                                           * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x8dU) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[4U] 
            = (0x1fffU & (((0U == (0x1fU & ((IData)(0x8dU) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                            ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(5U) + 
                                     (0xfU & (((IData)(0x8dU) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x8dU) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                             ((IData)(4U) + (0xfU & 
                                             (((IData)(0x8dU) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x8dU) 
                                          * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))));
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[4U] 
            = (0x1fffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[4U]);
    }
    if ((1U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
               & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                  >> 8U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in;
    }
    if ((1U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
               & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                  >> 8U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in;
    }
    if ((1U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
               & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                  >> 8U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in;
    }
    if ((1U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
               & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                  >> 8U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in;
    }
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[0U] 
        = (IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[1U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)) 
            << 2U) | (IData)(((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r) 
                              >> 0x20U)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[2U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)) 
            << 4U) | (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)) 
                       >> 0x1eU) | ((IData)(((0x3ffffffffULL 
                                              & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r) 
                                             >> 0x20U)) 
                                    << 2U)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[3U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)) 
            << 6U) | (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)) 
                       >> 0x1cU) | ((IData)(((0x3ffffffffULL 
                                              & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r) 
                                             >> 0x20U)) 
                                    << 4U)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[4U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r)) 
            >> 0x1aU) | ((IData)(((0x3ffffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r) 
                                  >> 0x20U)) << 6U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_mask_n 
        = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                 >> 0x11U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_atype_n 
        = (7U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                 >> 0x13U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_addr_n 
        = (0xfffffffU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                          << 0xaU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                      >> 0x16U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[4U] 
        = ((0xffffffc0U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                            << 0x10U) | (0xffc0U & 
                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                          >> 0x10U)))) 
           | ((0x38U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                        >> 0x10U)) | (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U])));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[5U] 
        = ((0xffffcU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[5U]) 
           | (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                    >> 0x10U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[5U] 
        = ((3U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[5U]) 
           | (0xffffcU & ((0x80000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                       >> 4U)) | ((0x40000U 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                                      << 1U)) 
                                                  | (0x3fffcU 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                                        >> 1U))))));
    if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[0U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[1U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[2U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[3U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[4U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[5U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[6U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[7U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[7U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[8U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[8U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[9U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[9U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[0xaU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xaU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[0xbU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xbU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[0xcU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xcU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[0xdU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xdU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
            = (VVortex__ConstPool__CONST_h96acd8e6_0[0xeU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xeU]);
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r) 
           & (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0U] 
              & (IData)(vlSelf->mem_rsp_valid)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r) 
           & ((~ vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0U]) 
              & (IData)(vlSelf->mem_rsp_valid)));
    vlSelf->mem_rsp_ready = ((IData)(vlSelf->mem_rsp_valid) 
                             && ((IData)(vlSelf->mem_rsp_valid) 
                                 && (1U & ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r) 
                                             << 1U) 
                                            | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r)) 
                                           >> (1U & 
                                               vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0U])))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_valid_out 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
            << 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(1U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     (0x3fU & (((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                               >> 5U))] >> (0x1fU & 
                                            ((IData)(0x207U) 
                                             * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[1U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[1U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(2U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(1U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[1U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[2U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[2U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(3U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(2U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[2U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[3U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[3U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(4U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(3U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[3U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[4U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[4U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(5U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(4U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[4U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[5U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[5U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(6U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(5U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[5U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[6U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[6U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(7U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(6U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[6U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[7U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[7U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(8U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(7U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[7U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[8U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[8U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(9U) + (0x3fU & 
                                            (((IData)(0x207U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(8U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[8U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[9U] 
        = (VVortex__ConstPool__CONST_h00a54071_0[9U] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xaU) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(9U) + (0x3fU & (((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[9U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xaU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xaU] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xbU) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xaU) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xaU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xbU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xbU] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xcU) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xbU) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xbU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xcU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xcU] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xdU) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xcU) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xcU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xdU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xdU] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xeU) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xdU) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xdU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xeU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xeU] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xfU) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xeU) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xeU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xfU] 
        = (VVortex__ConstPool__CONST_h00a54071_0[0xfU] 
           & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x10U) + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xfU) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xfU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x10U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[0U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(1U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       (0x3fU & (((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                 >> 5U))] >> (0x1fU 
                                              & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0U])) 
            << 7U) | (VVortex__ConstPool__CONST_h00a54071_0[0x10U] 
                      & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                          ? (((0U == (0x1fU & ((IData)(0x207U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                               ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                       ((IData)(0x11U) 
                                        + (0x3fU & 
                                           (((IData)(0x207U) 
                                             * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                            >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                ((IData)(0x10U) + (0x3fU 
                                                   & (((IData)(0x207U) 
                                                       * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                      >> 5U)))] 
                                >> (0x1fU & ((IData)(0x207U) 
                                             * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                          : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0x10U])));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x11U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[0U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(1U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       (0x3fU & (((IData)(0x207U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                 >> 5U))] >> (0x1fU 
                                              & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[1U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(2U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(1U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[1U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x12U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[1U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(2U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(1U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[1U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[2U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(3U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(2U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[2U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x13U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[2U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(3U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(2U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[2U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[3U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(4U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(3U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[3U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x14U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[3U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(4U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(3U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[3U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[4U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(5U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(4U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[4U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x15U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[4U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(5U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(4U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[4U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[5U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(6U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(5U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[5U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x16U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[5U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(6U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(5U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[5U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[6U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(7U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(6U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[6U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x17U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[6U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(7U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(6U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[6U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[7U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(8U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(7U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[7U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x18U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[7U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(8U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(7U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[7U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[8U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(9U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(8U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[8U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x19U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[8U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(9U) + (0x3fU 
                                              & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(8U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[8U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[9U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(0xaU) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(9U) + 
                                     (0x3fU & (((IData)(0x207U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                               >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[9U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1aU] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[9U] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(0xaU) + (0x3fU 
                                                & (((IData)(0x207U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(9U) + (0x3fU & (((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[9U])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[0xaU] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(0xbU) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(0xaU) 
                                     + (0x3fU & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xaU])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1bU] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[0xaU] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(0xbU) + (0x3fU 
                                                & (((IData)(0x207U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(0xaU) + (0x3fU & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xaU])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[0xbU] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(0xcU) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(0xbU) 
                                     + (0x3fU & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xbU])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1cU] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[0xbU] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(0xcU) + (0x3fU 
                                                & (((IData)(0x207U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(0xbU) + (0x3fU & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xbU])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[0xcU] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(0xdU) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(0xcU) 
                                     + (0x3fU & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xcU])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1dU] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[0xcU] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(0xdU) + (0x3fU 
                                                & (((IData)(0x207U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(0xcU) + (0x3fU & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xcU])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[0xdU] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(0xeU) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(0xdU) 
                                     + (0x3fU & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xdU])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1eU] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[0xdU] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(0xeU) + (0x3fU 
                                                & (((IData)(0x207U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(0xdU) + (0x3fU & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xdU])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[0xeU] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(0xfU) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(0xeU) 
                                     + (0x3fU & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xeU])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1fU] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[0xeU] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(0xfU) + (0x3fU 
                                                & (((IData)(0x207U) 
                                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                   >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(0xeU) + (0x3fU & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xeU])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[0xfU] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(0x10U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(0xfU) 
                                     + (0x3fU & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xfU])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x20U] 
        = (((VVortex__ConstPool__CONST_h00a54071_0[0xfU] 
             & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                 ? (((0U == (0x1fU & ((IData)(0x207U) 
                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                      ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                              ((IData)(0x10U) + (0x3fU 
                                                 & (((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                    >> 5U)))] 
                              << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x207U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                       ((IData)(0xfU) + (0x3fU & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                       >> (0x1fU & ((IData)(0x207U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                 : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0xfU])) 
            >> 0x19U) | ((VVortex__ConstPool__CONST_h00a54071_0[0x10U] 
                          & ((0x40dU >= (0x7ffU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((0U == (0x1fU & ((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                   ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                           ((IData)(0x11U) 
                                            + (0x3fU 
                                               & (((IData)(0x207U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x207U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                    ((IData)(0x10U) 
                                     + (0x3fU & (((IData)(0x207U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x207U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__genblk4__DOT__rsp_switch__DOT__genblk1__DOT__genblk2__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_hd09f7e34__0[0x10U])) 
                         << 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out 
        = (0xfffffffffULL & ((0x47U >= (0x7fU & ((IData)(0x24U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                              ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                  (((IData)(0x23U) 
                                                    + 
                                                    (0x7fU 
                                                     & ((IData)(0x24U) 
                                                        * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))) 
                                                   >> 5U)])) 
                                  << ((0U == (0x1fU 
                                              & ((IData)(0x24U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                       ? 0x20U : ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x24U) 
                                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                 | (((0U == (0x1fU 
                                             & ((IData)(0x24U) 
                                                * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                                      ? 0ULL : ((QData)((IData)(
                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                                (((IData)(0x1fU) 
                                                                  + 
                                                                  (0x7fU 
                                                                   & ((IData)(0x24U) 
                                                                      * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))) 
                                                                 >> 5U)])) 
                                                << 
                                                ((IData)(0x20U) 
                                                 - 
                                                 (0x1fU 
                                                  & ((IData)(0x24U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                                    | ((QData)((IData)(
                                                       vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                                                       (3U 
                                                        & (((IData)(0x24U) 
                                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                           >> 5U))])) 
                                       >> (0x1fU & 
                                           ((IData)(0x24U) 
                                            * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))))
                              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h7c1d3623__0));
    __Vfunc_wis_to_wid__12__wis = (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                         >> 0x15U));
    __Vfunc_wis_to_wid__12__Vfuncout = __Vfunc_wis_to_wid__12__wis;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid 
        = __Vfunc_wis_to_wid__12__Vfuncout;
    __Vfunc_wis_to_wid__2__wis = (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                        >> 0x15U));
    __Vfunc_wis_to_wid__2__Vfuncout = __Vfunc_wis_to_wid__2__wis;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid 
        = __Vfunc_wis_to_wid__2__Vfuncout;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r 
        = (0xfU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r 
        = (0xfU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r 
        = (0xfU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r 
        = (0xfU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r 
        = (0xfU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__genblk1__DOT__find_first__DOT__d_n[0U]);
    if (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__valid_in))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__data_in[2U];
    }
    if (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__valid_in))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__data_in[2U];
    }
    if (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__valid_in))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__data_in[2U];
    }
    if (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__valid_in))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__data_in[2U];
    }
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[0U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
            << 0x1eU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                         >> 2U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[1U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
            << 0x1eU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                         >> 2U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[2U] 
        = ((0xffffffc0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                           << 4U)) | (0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                                               >> 2U)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[3U] 
        = (((0x30U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                      << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                                 >> 0x1cU)) | (0xffffffc0U 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                                                  << 4U)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[4U] 
        = ((0xfffff000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                           << 0xaU)) | (((0x30U & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                                                   << 4U)) 
                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                                            >> 0x1cU)) 
                                        | (0xfc0U & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                                            << 4U))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[5U] 
        = (((0xc00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                       << 0xaU)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                                    >> 0x16U)) | (0xfffff000U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                                                     << 0xaU)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[6U] 
        = ((0xfffc0000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                           << 0x10U)) | (((0xc00U & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                                            << 0xaU)) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                                             >> 0x16U)) 
                                         | (0x3f000U 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                                               << 0xaU))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[7U] 
        = (((0x30000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                         << 0x10U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                                       >> 0x10U)) | 
           (0xfffc0000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                           << 0x10U)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[8U] 
        = (((0x30000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                         << 0x10U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                                       >> 0x10U)) | 
           (0xfc0000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                         << 0x10U)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_tag_out 
        = ((0xc0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                     << 6U)) | ((0x30U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                                          << 4U)) | 
                                ((0xcU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                                          << 2U)) | 
                                 (3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_ready_st1 
        = (1U & ((~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[0xcU]) 
                 | (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__full_r))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__commit_size_reg2__data_in 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__commit_size_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 3U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__commit_size_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_set[3U] 
        = (1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__d_set_n)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_data[3U] 
        = (0x7ffffffffULL & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT__d_set_n)
                              ? (((QData)((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U])))
                              : (((QData)((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                  << 0x3dU) | (((QData)((IData)(
                                                                Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                                << 0x1dU) 
                                               | ((QData)((IData)(
                                                                  Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                                  >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_set[2U] 
        = (1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__d_set_n)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_data[2U] 
        = (0x7ffffffffULL & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT__d_set_n)
                              ? (((QData)((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U])))
                              : (((QData)((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                  << 0x3dU) | (((QData)((IData)(
                                                                Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                                << 0x1dU) 
                                               | ((QData)((IData)(
                                                                  Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                                  >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_set[1U] 
        = (1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__d_set_n)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_data[1U] 
        = (0x7ffffffffULL & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT__d_set_n)
                              ? (((QData)((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U])))
                              : (((QData)((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                  << 0x3dU) | (((QData)((IData)(
                                                                Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                                << 0x1dU) 
                                               | ((QData)((IData)(
                                                                  Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                                  >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_set[0U] 
        = (1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__d_set_n)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_data[0U] 
        = (0x7ffffffffULL & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT__d_set_n)
                              ? (((QData)((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U])))
                              : (((QData)((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                  << 0x3dU) | (((QData)((IData)(
                                                                Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                                << 0x1dU) 
                                               | ((QData)((IData)(
                                                                  Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                                  >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__3__KET____DOT__counter__DOT__empty_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__3__KET____DOT__counter__DOT__empty_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__2__KET____DOT__counter__DOT__empty_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__2__KET____DOT__counter__DOT__empty_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__1__KET____DOT__counter__DOT__empty_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__1__KET____DOT__counter__DOT__empty_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__0__KET____DOT__counter__DOT__empty_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__0__KET____DOT__counter__DOT__empty_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__full_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__full_r;
    if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = (0xffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U]);
    }
    if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = (0xffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U]);
    }
    if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = (0xffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U]);
    }
    if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = (0xffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U]);
    }
    if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_stall)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[1U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[1U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[2U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[2U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[3U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[3U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[4U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[4U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[5U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[5U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[6U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[6U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[7U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[7U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[8U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[8U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[9U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[9U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xaU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xaU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xbU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xbU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xcU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xcU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xdU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xdU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xeU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xeU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xfU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xfU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0x10U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0x10U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0x11U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0x11U]);
    }
    if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_stall)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[1U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[1U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[2U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[2U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[3U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[3U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[4U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[4U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[5U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[5U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[6U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[6U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[7U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[7U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[8U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[8U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[9U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[9U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xaU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xaU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xbU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xbU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xcU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xcU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xdU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xdU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xeU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xeU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xfU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xfU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0x10U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0x10U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0x11U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0x11U]);
    }
    if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_stall)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[1U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[1U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[2U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[2U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[3U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[3U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[4U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[4U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[5U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[5U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[6U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[6U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[7U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[7U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[8U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[8U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[9U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[9U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xaU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xaU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xbU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xbU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xcU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xcU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xdU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xdU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xeU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xeU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xfU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xfU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0x10U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0x10U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0x11U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0x11U]);
    }
    if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_stall)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[1U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[1U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[2U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[2U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[3U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[3U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[4U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[4U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[5U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[5U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[6U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[6U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[7U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[7U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[8U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[8U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[9U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[9U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xaU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xaU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xbU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xbU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xcU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xcU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xdU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xdU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xeU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xeU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0xfU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xfU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0x10U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0x10U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
            = (VVortex__ConstPool__CONST_h6a9aa94f_0[0x11U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0x11U]);
    }
    if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_stall)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[0U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[1U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[1U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[2U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[2U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[3U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[3U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[4U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[4U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[5U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[5U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[6U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[6U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[7U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[7U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[8U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[8U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[9U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[9U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[0xaU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xaU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[0xbU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xbU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[0xcU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xcU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[0xdU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xdU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[0xeU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xeU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[0xfU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0xfU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[0x10U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0x10U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
            = (VVortex__ConstPool__CONST_h6e9ea94f_0[0x11U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg0__data_in[0x11U]);
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT_____05Farb_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r = 0U;
    } else if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r 
            = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U] 
                     >> 0x16U));
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT_____05Fschedule_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_warps;
        if (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__core_bus_cache_if__BRA__0__KET__.req_ready) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
        } else if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
        }
    }
    if ((0x20U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_mask_n 
            = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                     >> 0x12U));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_atype_n 
            = (7U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                     >> 0x12U));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_addr_n 
            = (0xfffffffU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                              << 0xbU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                          >> 0x15U)));
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT_____05Fmem_scheduler_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__acquire_addr_r = 0U;
        vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots = 3U;
        vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__full_r = 0U;
    } else {
        if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__ibuf_pop) {
            if (vlSymsp->_vm_contextp__->assertOn()) {
                if (VL_LIKELY((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots) 
                                     >> (1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]))))) {
                    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                        VL_WRITEF_NX("[%0t] %%Error: VX_allocator.sv:66: Assertion failed in %NVortex.clusters[0].cluster.sockets[0].socket.cores[0].core.execute.lsu_unit.lsu_slices[0].lsu_slice.mem_scheduler.req_ibuf.allocator: %t: releasing invalid addr %1#\n",0,
                                     64,VL_TIME_UNITED_Q(1),
                                     -12,vlSymsp->name(),
                                     64,VL_TIME_UNITED_Q(1),
                                     -12,1,(1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]));
                        VL_STOP_MT("/home/ecegridfs/a/socet137/socet/vortex-f24/hw/rtl/libs/VX_allocator.sv", 66, "");
                    }
                }
            }
        }
        if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__ibuf_push) {
            if (vlSymsp->_vm_contextp__->assertOn()) {
                if (VL_LIKELY(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__full_r)) {
                    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                        VL_WRITEF_NX("[%0t] %%Error: VX_allocator.sv:69: Assertion failed in %NVortex.clusters[0].cluster.sockets[0].socket.cores[0].core.execute.lsu_unit.lsu_slices[0].lsu_slice.mem_scheduler.req_ibuf.allocator: %t: allocator is full\n",0,
                                     64,VL_TIME_UNITED_Q(1),
                                     -12,vlSymsp->name(),
                                     64,VL_TIME_UNITED_Q(1),
                                     -12);
                        VL_STOP_MT("/home/ecegridfs/a/socet137/socet/vortex-f24/hw/rtl/libs/VX_allocator.sv", 69, "");
                    }
                }
            }
        }
        if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__ibuf_push) 
             | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__ibuf_pop) 
                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__full_r)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__acquire_addr_r 
                = (1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__d_n));
        }
        vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_n;
        vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__full_r 
            = (1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__genblk1__DOT__find_first__DOT__s_n)));
    }
    if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_stall)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[0U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[1U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[1U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[2U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[2U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[3U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[3U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[4U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[4U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[5U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[5U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[6U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[6U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[7U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[7U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[8U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[8U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[9U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[9U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[0xaU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xaU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[0xbU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xbU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[0xcU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xcU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[0xdU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xdU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[0xeU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xeU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[0xfU] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xfU]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[0x10U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0x10U]);
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
            = (VVortex__ConstPool__CONST_h6f9aa94f_0[0x11U] 
               & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0x11U]);
    }
    if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_stall)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xfU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0x10U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0x11U];
    }
    if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_stall)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xfU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0x10U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0x11U];
    }
    if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_stall)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xfU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0x10U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0x11U];
    }
    if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_stall)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0xfU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0x10U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__pipe_reg1__data_in[0x11U];
    }
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_r) 
           & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT____Vcellinp__rsp_buf__valid_in));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_valid_out 
        = ((8U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__shift_reg__DOT__genblk1__DOT__entries[4U] 
                  >> 4U)) | ((4U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fcvt__DOT__shift_reg__DOT__genblk1__DOT__entries[4U] 
                                    >> 4U)) | (((IData)(
                                                        (0U 
                                                         != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT____Vcellinp__div_sqrt_arb__valid_in))) 
                                                << 1U) 
                                               | (1U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fma__DOT__shift_reg__DOT__genblk1__DOT__entries[4U] 
                                                     >> 6U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__req_masked 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__pointer_reg) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT____Vcellinp__div_sqrt_arb__valid_in));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots;
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT_____05Farb_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else {
        if ((4U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__ready_in))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
        } else if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_valid) 
                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
        }
        if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__ready_in))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
        } else if (((0U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)) 
                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__full_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__full_r;
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U] 
        = ((0x7fU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U]) 
           | (0xffffff80U & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x10U] 
                             << 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x11U] 
        = (((0x7cU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x11U] 
                      << 2U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x10U] 
                                 >> 0x1eU)) | (0xffffff80U 
                                               & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x11U] 
                                                  << 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x12U] 
        = (((0x7cU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x12U] 
                      << 2U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x11U] 
                                 >> 0x1eU)) | (0xffffff80U 
                                               & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x12U] 
                                                  << 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x13U] 
        = (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x12U] 
           >> 0x1eU);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[0U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[1U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[1U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[1U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[2U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[1U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[2U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[2U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[3U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[2U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[3U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[3U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[4U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[3U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[4U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[4U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[5U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[4U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[5U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[5U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[6U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[5U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[6U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[6U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[7U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[6U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[7U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[7U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[8U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[7U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[8U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[8U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[9U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[8U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[9U] 
        = (VVortex__ConstPool__CONST_h00a54001_0[9U] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xaU] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[9U] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xaU] 
        = (VVortex__ConstPool__CONST_h00a54001_0[0xaU] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xbU] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xaU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xbU] 
        = (VVortex__ConstPool__CONST_h00a54001_0[0xbU] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xcU] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xbU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xcU] 
        = (VVortex__ConstPool__CONST_h00a54001_0[0xcU] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xdU] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xcU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xdU] 
        = (VVortex__ConstPool__CONST_h00a54001_0[0xdU] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xeU] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xdU] 
                            >> 1U)));
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT_____05Fschedule_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps 
            = (1U | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r = 0U;
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps_n;
        if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r 
                = (1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in 
                                 >> 0x25U)));
        }
    }
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xeU] 
        = (VVortex__ConstPool__CONST_h00a54001_0[0xeU] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xfU] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xeU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xfU] 
        = (VVortex__ConstPool__CONST_h00a54001_0[0xfU] 
           & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x10U] 
               << 0x1fU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xfU] 
                            >> 1U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U] 
        = ((0xffffff80U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U]) 
           | ((((1U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0U])
                 ? 1U : 0U) << 4U) | (VVortex__ConstPool__CONST_h00a54001_0[0x10U] 
                                      & ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x11U] 
                                          << 0x1fU) 
                                         | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x10U] 
                                            >> 1U)))));
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][1U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][2U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][3U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][4U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][5U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][6U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][7U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][8U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][9U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xaU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xbU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xcU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xdU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xeU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xfU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xfU];
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][1U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][2U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][3U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][4U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][5U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][6U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][7U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][8U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][9U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xaU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xbU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xcU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xdU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xeU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xfU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xfU];
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][1U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][2U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][3U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][4U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][5U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][6U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][7U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][8U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][9U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xaU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xbU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xcU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xdU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xeU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xfU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xfU];
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][1U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][2U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][3U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][4U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][5U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][6U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][7U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][8U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][9U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xaU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xbU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xcU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xdU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xeU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xfU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xfU];
    }
    if (vlSelf->__VdlySet__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][1U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][2U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][3U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][4U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][5U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][6U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[6U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][7U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][8U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][9U] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xaU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xaU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xbU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xcU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xdU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xeU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xeU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram[vlSelf->__VdlyDim0__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0][0xfU] 
            = vlSelf->__VdlyVal__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram__v0[0xfU];
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
            << 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__push 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__full_r)) 
           & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
              & (0U == (0x30000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xdU]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__push 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__full_r)) 
           & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
              & (0x10000U == (0x30000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xdU]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__push 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__full_r)) 
           & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
              & (0x20000U == (0x30000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xdU]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__push 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__full_r)) 
           & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
              & (0x30000U == (0x30000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xdU]))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__0__KET__.ready 
        = (1U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_ready_in) 
                 & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__1__KET__.ready 
        = (1U & (((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_ready_in) 
                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready)) 
                 >> 1U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__2__KET__.ready 
        = (1U & (((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_ready_in) 
                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready)) 
                 >> 2U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__3__KET__.ready 
        = (1U & (((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_ready_in) 
                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready)) 
                 >> 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U] 
        = ((0x3ffU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U]) 
           | ((IData)((0x3fffffffffULL & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out 
                                          >> 3U))) 
              << 0xaU));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[5U] 
        = (0xffffU & (((IData)((0x3fffffffffULL & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out 
                                                   >> 3U))) 
                       >> 0x16U) | ((IData)(((0x3fffffffffULL 
                                              & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out 
                                                 >> 3U)) 
                                             >> 0x20U)) 
                                    << 0xaU)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[0U] 
        = ((0xfffffff8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[0U]) 
           | (7U & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[1U] 
        = ((7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[1U]) 
           | (0xfffffff8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[1U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[2U] 
        = ((7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[2U]) 
           | (0xfffffff8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[2U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[3U] 
        = ((7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[3U]) 
           | (0xfffffff8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[3U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U] 
        = ((0xfffffc00U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U]) 
           | (7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[4U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_warps = 0U;
    if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
         & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_warps 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_warps) 
               | (0xfU & ((IData)(1U) << (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                                >> 0xdU)))));
    }
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[1U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[1U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[2U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[2U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[3U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[3U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[4U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[4U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[5U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[5U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[6U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[6U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[7U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[7U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[8U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[8U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[9U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[9U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xaU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xaU];
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT_____05Fmem_scheduler_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_ready) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__reqq_valid_in) 
                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
    }
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xbU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xbU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xcU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xcU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xdU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xdU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xeU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xeU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xfU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xfU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0x10U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x10U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0x11U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x11U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0x12U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x12U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0x13U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x13U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__req_masked 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__pointer_reg) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_valid_in));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[0U] 
            << 3U) | (7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[4U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[1U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[0U] 
            >> 0x1dU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[1U] 
                         << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[2U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[1U] 
            >> 0x1dU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[2U] 
                         << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[3U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[2U] 
            >> 0x1dU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[3U] 
                         << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[4U] 
        = (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in[3U] 
           >> 0x1dU);
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_r) 
           & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_mem_req_valid));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U] 
        = (0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[0U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[1U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[2U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[3U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[4U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[5U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U];
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U] 
        = (0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[0U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[1U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[2U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[3U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[4U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[5U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[0U] 
        = ((0xfffffff8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[0U]) 
           | (3U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[0U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[1U] 
        = ((7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[1U]) 
           | (0xfffffff8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[1U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[2U] 
        = ((7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[2U]) 
           | (0xfffffff8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[2U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[3U] 
        = ((7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[3U]) 
           | (0xfffffff8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[3U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[4U] 
        = ((0xfffffe00U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[4U]) 
           | ((0x1f8U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[4U]) 
              | (7U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[4U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[5U] 
        = ((0xffff0000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__data_in[5U]) 
           | ((0xe000U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[5U]) 
              | ((0x1e00U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[5U]) 
                 | (0x1ffU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[5U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__ibuf_push 
        = (IData)(((~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                       >> 0x1aU)) & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                     >> 5U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_rw_n 
        = (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                 >> 0x17U));
    __Vtemp_190[0U] = (IData)((((QData)((IData)((0xfffffffU 
                                                 & ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[6U] 
                                                     << 0x12U) 
                                                    | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[5U] 
                                                       >> 0xeU))))) 
                                << 0x1cU) | (QData)((IData)(
                                                            (0xfffffffU 
                                                             & ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[5U] 
                                                                 << 0x10U) 
                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[4U] 
                                                                   >> 0x10U)))))));
    __Vtemp_190[1U] = ((0xff000000U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[6U] 
                                       << 0xcU)) | (IData)(
                                                           ((((QData)((IData)(
                                                                              (0xfffffffU 
                                                                               & ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[6U] 
                                                                                << 0x12U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[5U] 
                                                                                >> 0xeU))))) 
                                                              << 0x1cU) 
                                                             | (QData)((IData)(
                                                                               (0xfffffffU 
                                                                                & ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[5U] 
                                                                                << 0x10U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[4U] 
                                                                                >> 0x10U)))))) 
                                                            >> 0x20U)));
    __Vtemp_190[2U] = ((0xfff00000U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[7U] 
                                       << 0xaU)) | 
                       (0xfffffU & ((0xfff000U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[7U] 
                                                  << 0xcU)) 
                                    | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[6U] 
                                       >> 0x14U))));
    __Vtemp_190[3U] = (0xffffU & ((0xffc00U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                               << 0xaU)) 
                                  | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[7U] 
                                     >> 0x16U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__seed_addr_n 
        = (0xfffffffU & ((0x6fU >= (0x7fU & ((IData)(0x1cU) 
                                             * (3U 
                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                          ? (((0U == (0x1fU & ((IData)(0x1cU) 
                                               * (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                               ? 0U : (__Vtemp_190[
                                       (((IData)(0x1bU) 
                                         + (0x7fU & 
                                            ((IData)(0x1cU) 
                                             * (3U 
                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                        >> 5U)] << 
                                       ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x1cU) 
                                            * (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                             | (__Vtemp_190[(3U & (
                                                   ((IData)(0x1cU) 
                                                    * 
                                                    (3U 
                                                     & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                   >> 5U))] 
                                >> (0x1fU & ((IData)(0x1cU) 
                                             * (3U 
                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))
                          : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT____Vxrand_h39f4912a__0));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__genblk4__BRA__0__KET____DOT__batch_mask 
        = (0xfU & ((~ ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                       >> 1U)) & ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                   << 0xaU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                               >> 0x16U))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__batch_completed 
        = (1U & (~ (((~ ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                          >> 0x16U) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                       >> 4U))) & (
                                                   vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                                   >> 0x19U)) 
                    | (((~ ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                             >> 0x15U) | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                          >> 3U))) 
                        & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                           >> 0x18U)) | (((~ ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                               >> 0x14U) 
                                              | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                                 >> 2U))) 
                                          & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                             >> 0x17U)) 
                                         | ((~ ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                                 >> 0x13U) 
                                                | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                                   >> 1U))) 
                                            & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                               >> 0x16U)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset 
        = ((0xc0U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[7U] 
                     >> 2U)) | ((0x30U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[6U] 
                                          >> 6U)) | 
                                ((0xcU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[5U] 
                                          >> 0xaU)) 
                                 | (3U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[4U] 
                                          >> 0xeU)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask 
        = (0xfU & (((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                     << 0xaU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                 >> 0x16U)) & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                                << 0xdU) 
                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                                  >> 0x13U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_valid_in 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
            << 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT____Vcellinp__req_buf__data_in 
        = (((QData)((IData)((0x3fffffffU & (IData)(
                                                   (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
                                                    >> 1U))))) 
            << 3U) | (QData)((IData)((7U & (IData)(
                                                   (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
                                                    >> 0x23U))))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[0U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[1U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[1U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[2U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[0U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[0U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[1U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[1U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[2U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[2U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[3U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[3U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[4U] 
        = (((IData)((0x3fffffffffULL & (((QData)((IData)(
                                                         Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[5U])) 
                                         << 0x16U) 
                                        | ((QData)((IData)(
                                                           Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                           >> 0xaU)))) 
            << 0xaU) | ((0x200U & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U] 
                                   << 6U)) | ((0x1f8U 
                                               & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U] 
                                                  >> 1U)) 
                                              | (7U 
                                                 & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U]))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[5U] 
        = (((IData)((0x3fffffffffULL & (((QData)((IData)(
                                                         Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[5U])) 
                                         << 0x16U) 
                                        | ((QData)((IData)(
                                                           Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                           >> 0xaU)))) 
            >> 0x16U) | ((IData)(((0x3fffffffffULL 
                                   & (((QData)((IData)(
                                                       Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[5U])) 
                                       << 0x16U) | 
                                      ((QData)((IData)(
                                                       Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                       >> 0xaU))) >> 0x20U)) 
                         << 0xaU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_wr_enabled 
        = ((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
           & (0U == (0xcU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_wr_enabled 
        = ((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
           & (4U == (0xcU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_wr_enabled 
        = ((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
           & (8U == (0xcU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_wr_enabled 
        = ((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
           & (0xcU == (0xcU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren 
        = ((0xff00U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren)) 
           | ((0xf0U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                          >> 8U)))) 
                        << 4U)) | (0xfU & (- (IData)(
                                                     (1U 
                                                      & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                         >> 7U)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren 
        = ((0xffU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren)) 
           | ((0xf000U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                            >> 0xaU)))) 
                          << 0xcU)) | (0xf00U & ((- (IData)(
                                                            (1U 
                                                             & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                                >> 9U)))) 
                                                 << 8U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren 
        = ((0xff00U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren)) 
           | ((0xf0U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                          >> 8U)))) 
                        << 4U)) | (0xfU & (- (IData)(
                                                     (1U 
                                                      & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                         >> 7U)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren 
        = ((0xffU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren)) 
           | ((0xf000U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                            >> 0xaU)))) 
                          << 0xcU)) | (0xf00U & ((- (IData)(
                                                            (1U 
                                                             & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                                >> 9U)))) 
                                                 << 8U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren 
        = ((0xff00U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren)) 
           | ((0xf0U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                          >> 8U)))) 
                        << 4U)) | (0xfU & (- (IData)(
                                                     (1U 
                                                      & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                         >> 7U)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren 
        = ((0xffU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren)) 
           | ((0xf000U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                            >> 0xaU)))) 
                          << 0xcU)) | (0xf00U & ((- (IData)(
                                                            (1U 
                                                             & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                                >> 9U)))) 
                                                 << 8U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren 
        = ((0xff00U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren)) 
           | ((0xf0U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                          >> 8U)))) 
                        << 4U)) | (0xfU & (- (IData)(
                                                     (1U 
                                                      & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                         >> 7U)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren 
        = ((0xffU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren)) 
           | ((0xf000U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                            >> 0xaU)))) 
                          << 0xcU)) | (0xf00U & ((- (IData)(
                                                            (1U 
                                                             & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                                >> 9U)))) 
                                                 << 8U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk2__BRA__0__KET____DOT__writeback_fire 
        = (((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
            & (0U == (0x1800U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]))) 
           & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk2__BRA__1__KET____DOT__writeback_fire 
        = (((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
            & (0x800U == (0x1800U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]))) 
           & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk2__BRA__2__KET____DOT__writeback_fire 
        = (((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
            & (0x1000U == (0x1800U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]))) 
           & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk2__BRA__3__KET____DOT__writeback_fire 
        = (((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
            & (0x1800U == (0x1800U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]))) 
           & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr 
        = ((0x3cU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                     >> 2U)) | (3U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                      >> 0xbU)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local_mask 
        = ((8U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local_mask)) 
           | ((4U & (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[4U] 
                     >> 8U)) | ((2U & (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[4U] 
                                       >> 6U)) | (1U 
                                                  & (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[4U] 
                                                     >> 4U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local_mask 
        = ((7U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local_mask)) 
           | (8U & (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[4U] 
                    >> 0xaU)));
    __Vtemp_207[0U] = ((0xfffffff8U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
                                       << 2U)) | (7U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
                                                     >> 1U)));
    __Vtemp_207[1U] = (((4U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
                               << 2U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
                                          >> 0x1eU)) 
                       | (0xfffffff8U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
                                         << 2U)));
    __Vtemp_207[2U] = (((4U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
                               << 2U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
                                          >> 0x1eU)) 
                       | (0xfffffff8U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
                                         << 2U)));
    __Vtemp_207[3U] = (((4U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
                               << 2U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
                                          >> 0x1eU)) 
                       | (0xfffffff8U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
                                         << 2U)));
    __Vtemp_207[4U] = ((0xffffffc0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
                                       << 5U)) | ((0x38U 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
                                                      << 2U)) 
                                                  | ((4U 
                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
                                                         << 2U)) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
                                                        >> 0x1eU))));
    __Vtemp_207[5U] = (((0x20U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
                                  << 5U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
                                             >> 0x1bU)) 
                       | (0xffffffc0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
                                         << 5U)));
    __Vtemp_207[6U] = (((0x20U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
                                  << 5U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
                                             >> 0x1bU)) 
                       | (0xffffffc0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
                                         << 5U)));
    __Vtemp_207[7U] = (((0x20U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
                                  << 5U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
                                             >> 0x1bU)) 
                       | (0xffffffc0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
                                         << 5U)));
    __Vtemp_207[8U] = ((0xfffffe00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
                                       << 8U)) | ((0x1c0U 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
                                                      << 5U)) 
                                                  | ((0x20U 
                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
                                                         << 5U)) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
                                                        >> 0x1bU))));
    __Vtemp_207[9U] = (((0x100U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
                                   << 8U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
                                              >> 0x18U)) 
                       | (0xfffffe00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
                                         << 8U)));
    __Vtemp_207[0xaU] = (((0x100U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
                                     << 8U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
                                                >> 0x18U)) 
                         | (0xfffffe00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
                                           << 8U)));
    __Vtemp_207[0xbU] = (((0x100U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
                                     << 8U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
                                                >> 0x18U)) 
                         | (0xfffffe00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
                                           << 8U)));
    __Vtemp_207[0xcU] = ((0xfffff000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
                                         << 0xbU)) 
                         | ((0xe00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
                                       << 8U)) | ((0x100U 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
                                                      << 8U)) 
                                                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
                                                     >> 0x18U))));
    __Vtemp_207[0xdU] = (((0x800U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
                                     << 0xbU)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
                                                  >> 0x15U)) 
                         | (0xfffff000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
                                           << 0xbU)));
    __Vtemp_207[0xeU] = (((0x800U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
                                     << 0xbU)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
                                                  >> 0x15U)) 
                         | (0xfffff000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
                                           << 0xbU)));
    __Vtemp_207[0xfU] = (((0x800U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
                                     << 0xbU)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
                                                  >> 0x15U)) 
                         | (0xfffff000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
                                           << 0xbU)));
    __Vtemp_207[0x10U] = ((0x800U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
                                     << 0xbU)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
                                                  >> 0x15U));
    if ((0x20bU >= (0x3ffU & ((IData)(0x83U) * (3U 
                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__core_rsp_data_out[0U] 
            = (((0U == (0x1fU & ((IData)(0x83U) * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_207[((IData)(1U) + 
                                      (0x1fU & (((IData)(0x83U) 
                                                 * 
                                                 (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x83U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_207[(0x1fU & (((IData)(0x83U) 
                                         * (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                        >> 5U))] >> 
                  (0x1fU & ((IData)(0x83U) * (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__core_rsp_data_out[1U] 
            = (((0U == (0x1fU & ((IData)(0x83U) * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_207[((IData)(2U) + 
                                      (0x1fU & (((IData)(0x83U) 
                                                 * 
                                                 (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x83U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_207[((IData)(1U) + (0x1fU 
                                              & (((IData)(0x83U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                 >> 5U)))] 
                  >> (0x1fU & ((IData)(0x83U) * (3U 
                                                 & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__core_rsp_data_out[2U] 
            = (((0U == (0x1fU & ((IData)(0x83U) * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_207[((IData)(3U) + 
                                      (0x1fU & (((IData)(0x83U) 
                                                 * 
                                                 (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x83U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_207[((IData)(2U) + (0x1fU 
                                              & (((IData)(0x83U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                 >> 5U)))] 
                  >> (0x1fU & ((IData)(0x83U) * (3U 
                                                 & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__core_rsp_data_out[3U] 
            = (((0U == (0x1fU & ((IData)(0x83U) * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                 ? 0U : (__Vtemp_207[((IData)(4U) + 
                                      (0x1fU & (((IData)(0x83U) 
                                                 * 
                                                 (3U 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x83U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
               | (__Vtemp_207[((IData)(3U) + (0x1fU 
                                              & (((IData)(0x83U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                 >> 5U)))] 
                  >> (0x1fU & ((IData)(0x83U) * (3U 
                                                 & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__core_rsp_data_out[4U] 
            = (7U & (((0U == (0x1fU & ((IData)(0x83U) 
                                       * (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                       ? 0U : (__Vtemp_207[((IData)(5U) 
                                            + (0x1fU 
                                               & (((IData)(0x83U) 
                                                   * 
                                                   (3U 
                                                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                  >> 5U)))] 
                               << ((IData)(0x20U) - 
                                   (0x1fU & ((IData)(0x83U) 
                                             * (3U 
                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                     | (__Vtemp_207[((IData)(4U) + 
                                     (0x1fU & (((IData)(0x83U) 
                                                * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                               >> 5U)))] 
                        >> (0x1fU & ((IData)(0x83U) 
                                     * (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))));
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__core_rsp_data_out[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT____Vxrand_hed5ed5f6__0[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__core_rsp_data_out[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT____Vxrand_hed5ed5f6__0[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__core_rsp_data_out[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT____Vxrand_hed5ed5f6__0[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__core_rsp_data_out[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT____Vxrand_hed5ed5f6__0[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__core_rsp_data_out[4U] 
            = (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT____Vxrand_hed5ed5f6__0[4U]);
    }
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_r) 
           & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_core_rsp_valid));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs 
        = ((0x3f000U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[0U] 
                        << 0xcU)) | ((0xfc0U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[0U]) 
                                     | (0x3fU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[0U] 
                                                 >> 0xcU))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = (3U | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
                  & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                 << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[7U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[8U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[9U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xaU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xbU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xcU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xdU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xeU] 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 0x1bU) | ((0x4000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                        << 3U)) | (
                                                   ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid) 
                                                    << 0x18U) 
                                                   | (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                                                        & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU]) 
                                                       >> 0x1dU) 
                                                      | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xeU] 
                                                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__2__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU]) 
                                                         << 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[0U] 
        = (IData)(((QData)((IData)((0xfU & (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                              << 0x12U) 
                                             | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                >> 0xeU)) 
                                            | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                << 0x16U) 
                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                  >> 0xaU)))))) 
                   << 0x1fU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[1U] 
        = (((IData)((0x7ffffffffULL & (((QData)((IData)(
                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U])) 
                                        << 0x15U) | 
                                       ((QData)((IData)(
                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])) 
                                        >> 0xbU)))) 
            << 3U) | (IData)((((QData)((IData)((0xfU 
                                                & (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                     << 0x12U) 
                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                       >> 0xeU)) 
                                                   | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                       << 0x16U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                         >> 0xaU)))))) 
                               << 0x1fU) >> 0x20U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__genblk1__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[2U] 
        = (((IData)((0x7ffffffffULL & (((QData)((IData)(
                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U])) 
                                        << 0x15U) | 
                                       ((QData)((IData)(
                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])) 
                                        >> 0xbU)))) 
            >> 0x1dU) | ((IData)(((0x7ffffffffULL & 
                                   (((QData)((IData)(
                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U])) 
                                     << 0x15U) | ((QData)((IData)(
                                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])) 
                                                  >> 0xbU))) 
                                  >> 0x20U)) << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[4U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[4U]) 
           | ((IData)(((0x1fffffffff80ULL & (((QData)((IData)(
                                                              vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                              << 0x20U) 
                                             | (0xffffffffffffff80ULL 
                                                & (QData)((IData)(
                                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U]))))) 
                       | (QData)((IData)(((0x40U & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                            << 6U)) 
                                          | (0x3fU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                                >> 1U))))))) 
              << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[5U] 
        = (0xffffU & (((IData)(((0x1fffffffff80ULL 
                                 & (((QData)((IData)(
                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                     << 0x20U) | (0xffffffffffffff80ULL 
                                                  & (QData)((IData)(
                                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U]))))) 
                                | (QData)((IData)((
                                                   (0x40U 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                                       << 6U)) 
                                                   | (0x3fU 
                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                                         >> 1U))))))) 
                       >> 0x1dU) | ((IData)((((0x1fffffffff80ULL 
                                               & (((QData)((IData)(
                                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                                   << 0x20U) 
                                                  | (0xffffffffffffff80ULL 
                                                     & (QData)((IData)(
                                                                       vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U]))))) 
                                              | (QData)((IData)(
                                                                ((0x40U 
                                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                                                     << 6U)) 
                                                                 | (0x3fU 
                                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                                                       >> 1U)))))) 
                                             >> 0x20U)) 
                                    << 3U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[0U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[0U]) 
           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
              >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[0U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[0U]) 
           | (0x18U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                       << 3U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[1U] 
        = ((IData)((((QData)((IData)((3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))) 
                     << 0x20U) | (QData)((IData)((3U 
                                                  & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))))) 
           << 3U);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[2U] 
        = (((IData)((((QData)((IData)((3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))) 
                      << 0x20U) | (QData)((IData)((3U 
                                                   & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))))) 
            >> 0x1dU) | ((IData)(((((QData)((IData)(
                                                    (3U 
                                                     & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))) 
                                    << 0x20U) | (QData)((IData)(
                                                                (3U 
                                                                 & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])))) 
                                  >> 0x20U)) << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[3U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[3U]) 
           | ((IData)(((((QData)((IData)((3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))) 
                         << 0x20U) | (QData)((IData)(
                                                     (3U 
                                                      & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])))) 
                       >> 0x20U)) >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[3U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[3U]) 
           | (0x18U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                       << 3U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[4U] 
        = (0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[4U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in 
        = (((QData)((IData)((3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))) 
            << 0x22U) | (0x3ffffffffULL & ((0x87U >= 
                                            (0xffU 
                                             & ((IData)(0x22U) 
                                                * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                            ? (((QData)((IData)(
                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[
                                                                (((IData)(0x21U) 
                                                                  + 
                                                                  (0xffU 
                                                                   & ((IData)(0x22U) 
                                                                      * 
                                                                      (3U 
                                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                                                 >> 5U)])) 
                                                << 
                                                ((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x22U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                  ? 0x20U
                                                  : 
                                                 ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x22U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                                               | (((0U 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(0x22U) 
                                                        * 
                                                        (3U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                    ? 0ULL
                                                    : 
                                                   ((QData)((IData)(
                                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[
                                                                    (((IData)(0x1fU) 
                                                                      + 
                                                                      (0xffU 
                                                                       & ((IData)(0x22U) 
                                                                          * 
                                                                          (3U 
                                                                           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                                                     >> 5U)])) 
                                                    << 
                                                    ((IData)(0x20U) 
                                                     - 
                                                     (0x1fU 
                                                      & ((IData)(0x22U) 
                                                         * 
                                                         (3U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[
                                                                     (7U 
                                                                      & (((IData)(0x22U) 
                                                                          * 
                                                                          (3U 
                                                                           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                                         >> 5U))])) 
                                                     >> 
                                                     (0x1fU 
                                                      & ((IData)(0x22U) 
                                                         * 
                                                         (3U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))))
                                            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT____Vxrand_h7be6236b__0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in 
        = (((QData)((IData)((3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))) 
            << 0x22U) | (0x3ffffffffULL & ((0x87U >= 
                                            (0xffU 
                                             & ((IData)(0x22U) 
                                                * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                            ? (((QData)((IData)(
                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[
                                                                (((IData)(0x21U) 
                                                                  + 
                                                                  (0xffU 
                                                                   & ((IData)(0x22U) 
                                                                      * 
                                                                      (3U 
                                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                                                 >> 5U)])) 
                                                << 
                                                ((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x22U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                  ? 0x20U
                                                  : 
                                                 ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x22U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                                               | (((0U 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(0x22U) 
                                                        * 
                                                        (3U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                    ? 0ULL
                                                    : 
                                                   ((QData)((IData)(
                                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[
                                                                    (((IData)(0x1fU) 
                                                                      + 
                                                                      (0xffU 
                                                                       & ((IData)(0x22U) 
                                                                          * 
                                                                          (3U 
                                                                           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                                                     >> 5U)])) 
                                                    << 
                                                    ((IData)(0x20U) 
                                                     - 
                                                     (0x1fU 
                                                      & ((IData)(0x22U) 
                                                         * 
                                                         (3U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[
                                                                     (7U 
                                                                      & (((IData)(0x22U) 
                                                                          * 
                                                                          (3U 
                                                                           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                                         >> 5U))])) 
                                                     >> 
                                                     (0x1fU 
                                                      & ((IData)(0x22U) 
                                                         * 
                                                         (3U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))))
                                            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT____Vxrand_h7be6236b__0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in 
        = (((QData)((IData)((3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))) 
            << 0x22U) | (0x3ffffffffULL & ((0x87U >= 
                                            (0xffU 
                                             & ((IData)(0x22U) 
                                                * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                            ? (((QData)((IData)(
                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[
                                                                (((IData)(0x21U) 
                                                                  + 
                                                                  (0xffU 
                                                                   & ((IData)(0x22U) 
                                                                      * 
                                                                      (3U 
                                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                                                 >> 5U)])) 
                                                << 
                                                ((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x22U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                  ? 0x20U
                                                  : 
                                                 ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x22U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                                               | (((0U 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(0x22U) 
                                                        * 
                                                        (3U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                    ? 0ULL
                                                    : 
                                                   ((QData)((IData)(
                                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[
                                                                    (((IData)(0x1fU) 
                                                                      + 
                                                                      (0xffU 
                                                                       & ((IData)(0x22U) 
                                                                          * 
                                                                          (3U 
                                                                           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                                                     >> 5U)])) 
                                                    << 
                                                    ((IData)(0x20U) 
                                                     - 
                                                     (0x1fU 
                                                      & ((IData)(0x22U) 
                                                         * 
                                                         (3U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[
                                                                     (7U 
                                                                      & (((IData)(0x22U) 
                                                                          * 
                                                                          (3U 
                                                                           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                                         >> 5U))])) 
                                                     >> 
                                                     (0x1fU 
                                                      & ((IData)(0x22U) 
                                                         * 
                                                         (3U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))))
                                            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT____Vxrand_h7be6236b__0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in 
        = (((QData)((IData)((3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))) 
            << 0x22U) | (0x3ffffffffULL & ((0x87U >= 
                                            (0xffU 
                                             & ((IData)(0x22U) 
                                                * (3U 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                            ? (((QData)((IData)(
                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[
                                                                (((IData)(0x21U) 
                                                                  + 
                                                                  (0xffU 
                                                                   & ((IData)(0x22U) 
                                                                      * 
                                                                      (3U 
                                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                                                 >> 5U)])) 
                                                << 
                                                ((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x22U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                  ? 0x20U
                                                  : 
                                                 ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x22U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                                               | (((0U 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(0x22U) 
                                                        * 
                                                        (3U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                    ? 0ULL
                                                    : 
                                                   ((QData)((IData)(
                                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[
                                                                    (((IData)(0x1fU) 
                                                                      + 
                                                                      (0xffU 
                                                                       & ((IData)(0x22U) 
                                                                          * 
                                                                          (3U 
                                                                           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                                                     >> 5U)])) 
                                                    << 
                                                    ((IData)(0x20U) 
                                                     - 
                                                     (0x1fU 
                                                      & ((IData)(0x22U) 
                                                         * 
                                                         (3U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[
                                                                     (7U 
                                                                      & (((IData)(0x22U) 
                                                                          * 
                                                                          (3U 
                                                                           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                                         >> 5U))])) 
                                                     >> 
                                                     (0x1fU 
                                                      & ((IData)(0x22U) 
                                                         * 
                                                         (3U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))))
                                            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT____Vxrand_h7be6236b__0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_data_out[0U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[1U] 
            << 0x1eU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[0U] 
                         >> 2U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_data_out[1U] 
        = (IData)((((QData)((IData)(((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[3U] 
                                      << 0x1aU) | (
                                                   Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[2U] 
                                                   >> 6U)))) 
                    << 0x20U) | (QData)((IData)(((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[2U] 
                                                  << 0x1cU) 
                                                 | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[1U] 
                                                    >> 4U))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_data_out[2U] 
        = (IData)(((((QData)((IData)(((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[3U] 
                                       << 0x1aU) | 
                                      (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[2U] 
                                       >> 6U)))) << 0x20U) 
                    | (QData)((IData)(((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[2U] 
                                        << 0x1cU) | 
                                       (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[1U] 
                                        >> 4U))))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_data_out[3U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[4U] 
            << 0x18U) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[3U] 
                         >> 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_tag_out 
        = ((0xc0U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_tag_out)) 
           | ((0x30U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[2U]) 
              | ((0xcU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[1U]) 
                 | (3U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[0U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_tag_out 
        = ((0x3fU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_tag_out)) 
           | (0xc0U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_data_out[3U]));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[0U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[0U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[1U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[1U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[2U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[2U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[3U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[3U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[4U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[4U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[5U] 
        = ((0x40000U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[5U] 
                        >> 1U)) | (0x3ffffU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_coalesced_if.req_data[5U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = (3U | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
                  & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                 << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[6U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[7U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[8U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[9U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xaU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xbU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xcU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xdU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0xeU] 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 0x1bU) | ((0x4000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                        << 3U)) | (
                                                   ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid) 
                                                    << 0x18U) 
                                                   | (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                                                        & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU]) 
                                                       >> 0x1dU) 
                                                      | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xeU] 
                                                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__1__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU]) 
                                                         << 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[0U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[1U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[2U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[3U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[4U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[5U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[6U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[6U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[7U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[7U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[8U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[8U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[9U] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[9U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[0xaU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xaU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[0xbU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xbU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[0xcU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xcU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[0xdU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xdU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[0xeU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xeU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[0xfU] 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xfU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__rsp_data_in[0x10U] 
        = (0xfU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x10U] 
                   >> 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0U] 
        = ((0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x10U]) 
           | (0x7fU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x20U] 
                       >> 7U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[1U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x11U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x11U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[2U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x12U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x12U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[3U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x13U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x13U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[4U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x14U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x14U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[5U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x15U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x15U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[6U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x16U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x16U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[7U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x17U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x17U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[8U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x18U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x18U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[9U] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x19U]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x19U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xaU] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1aU]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1aU]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xbU] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1bU]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1bU]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xcU] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1cU]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1cU]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xdU] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1dU]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1dU]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xeU] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1eU]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1eU]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xfU] 
        = ((0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1fU]) 
           | (0xffffff80U & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1fU]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0x10U] 
        = (0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x20U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in 
        = (0x7ffffffffULL & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out 
                             >> 1U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0U] 
        = (3U | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
                  & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                 << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[1U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[2U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[3U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[4U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[7U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xeU] 
        = ((0x4000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                          << 3U)) | (((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid) 
                                      << 0x18U) | (
                                                   ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                                                     & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU]) 
                                                    >> 0x1dU) 
                                                   | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xeU] 
                                                       & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU]) 
                                                      << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0U] 
        = (3U | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
                  & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                 << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[1U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[2U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[3U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[4U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[7U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU]) 
                         << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xeU] 
        = ((0x4000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                          << 3U)) | (((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__block_wid) 
                                      << 0x18U) | (
                                                   ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                                                     & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU]) 
                                                    >> 0x1dU) 
                                                   | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xeU] 
                                                       & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU]) 
                                                      << 3U))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[0U] 
        = (((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[7U] 
             << 0x10U) | (0xfffcU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[6U] 
                                     >> 0x10U))) | 
           (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_tag_out) 
                  >> 6U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[1U] 
        = ((3U & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[7U] 
                  >> 0x10U)) | ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[8U] 
                                 << 0x10U) | (0xfffcU 
                                              & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[7U] 
                                                 >> 0x10U))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[2U] 
        = ((3U & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[8U] 
                  >> 0x10U)) | (0xfcU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[8U] 
                                         >> 0x10U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[0U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[0U] 
            << 2U) | (3U & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_tag_out)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[1U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[0U] 
            >> 0x1eU) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[1U] 
                         << 2U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[2U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[1U] 
            >> 0x1eU) | (0xfcU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[2U] 
                                  << 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[0U] 
        = (((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[3U] 
             << 0x1cU) | (0xffffffcU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[2U] 
                                        >> 4U))) | 
           (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_tag_out) 
                  >> 2U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[1U] 
        = ((3U & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[3U] 
                  >> 4U)) | ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[4U] 
                              << 0x1cU) | (0xffffffcU 
                                           & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[3U] 
                                              >> 4U))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[2U] 
        = ((3U & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[4U] 
                  >> 4U)) | (0xfcU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[4U] 
                                      >> 4U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[0U] 
        = (((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[5U] 
             << 0x16U) | (0x3ffffcU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[4U] 
                                       >> 0xaU))) | 
           (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_tag_out) 
                  >> 4U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[1U] 
        = ((3U & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[5U] 
                  >> 0xaU)) | ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[6U] 
                                << 0x16U) | (0x3ffffcU 
                                             & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[5U] 
                                                >> 0xaU))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[2U] 
        = ((3U & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[6U] 
                  >> 0xaU)) | (0xfcU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_out[6U] 
                                        >> 0xaU)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[6U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[6U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[7U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[7U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[8U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[8U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[9U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[9U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0xaU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[0xaU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0xbU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r[0xbU];
    if ((1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x13U])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U];
        if ((0x17fU >= (0x1ffU & VL_SHIFTL_III(9,32,32, 
                                               (3U 
                                                & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]), 7U)))) {
            VL_ASSIGNSEL_WW(384,128,(0x1ffU & VL_SHIFTL_III(9,32,32, 
                                                            (3U 
                                                             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]), 7U)), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0);
        }
    }
    if ((2U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x13U])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU];
        if ((0x17fU >= (0x1ffU & VL_SHIFTL_III(9,32,32, 
                                               (3U 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                   >> 2U)), 7U)))) {
            VL_ASSIGNSEL_WW(384,128,(0x1ffU & VL_SHIFTL_III(9,32,32, 
                                                            (3U 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                                >> 2U)), 7U)), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0);
        }
    }
    if ((4U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x13U])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU];
        if ((0x17fU >= (0x1ffU & VL_SHIFTL_III(9,32,32, 
                                               (3U 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                   >> 4U)), 7U)))) {
            VL_ASSIGNSEL_WW(384,128,(0x1ffU & VL_SHIFTL_III(9,32,32, 
                                                            (3U 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                                >> 4U)), 7U)), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0);
        }
    }
    if ((8U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x13U])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xfU];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x12U];
        if ((0x17fU >= (0x1ffU & VL_SHIFTL_III(9,32,32, 
                                               (3U 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                   >> 6U)), 7U)))) {
            VL_ASSIGNSEL_WW(384,128,(0x1ffU & VL_SHIFTL_III(9,32,32, 
                                                            (3U 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                                >> 6U)), 7U)), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1380f307__0);
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT____Vcellinp__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__ready_out 
        = (1U & ((~ ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                     >> 3U)) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_ready_st1)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in 
        = ((3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in)) 
           | ((0xfffffff8U & (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                               << 3U) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready))) 
              | (0xfffffffcU & (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                 << 2U) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in 
        = ((0xcU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in)) 
           | ((0xfffffffeU & (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                               << 1U) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready))) 
              | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                 & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready))));
    vlSelf->busy = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT_____05Fbusy___05F__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value;
    vlSelf->mem_req_valid = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__pop 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
           & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
              && (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
                   && ((IData)(vlSelf->mem_req_ready) 
                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) 
                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r) 
           & (0U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_valid_in)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(1U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     (0x3fU & (((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                               >> 5U))] >> (0x1fU & 
                                            ((IData)(0x266U) 
                                             * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[1U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[1U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(2U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(1U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[1U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[2U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[2U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(3U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(2U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[2U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[3U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[3U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(4U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(3U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[3U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[4U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[4U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(5U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(4U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[4U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[5U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[5U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(6U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(5U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[5U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[6U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[6U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(7U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(6U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[6U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[7U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[7U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(8U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(7U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[7U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[8U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[8U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(9U) + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(8U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[8U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[9U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[9U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xaU) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(9U) + (0x3fU & (((IData)(0x266U) 
                                               * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[9U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xaU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xaU] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xbU) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xaU) + (0x3fU & (((IData)(0x266U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xaU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xbU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xbU] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xcU) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xbU) + (0x3fU & (((IData)(0x266U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xbU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xcU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xcU] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xdU) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xcU) + (0x3fU & (((IData)(0x266U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xcU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xdU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xdU] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xeU) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xdU) + (0x3fU & (((IData)(0x266U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xdU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xeU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xeU] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0xfU) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xeU) + (0x3fU & (((IData)(0x266U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xeU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xfU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xfU] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x10U) + (0x3fU 
                                               & (((IData)(0x266U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0xfU) + (0x3fU & (((IData)(0x266U) 
                                                 * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xfU]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x10U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x10U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x11U) + (0x3fU 
                                               & (((IData)(0x266U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0x10U) + (0x3fU & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x10U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x11U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x11U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x12U) + (0x3fU 
                                               & (((IData)(0x266U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0x11U) + (0x3fU & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x11U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x12U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x12U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x13U) + (0x3fU 
                                               & (((IData)(0x266U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0x12U) + (0x3fU & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x12U]));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x13U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x13U] 
           & ((0x4cbU >= (0x7ffU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
               ? (((0U == (0x1fU & ((IData)(0x266U) 
                                    * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r))))
                    ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                            ((IData)(0x14U) + (0x3fU 
                                               & (((IData)(0x266U) 
                                                   * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x266U) 
                                                     * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))) 
                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__shift_reg[
                     ((IData)(0x13U) + (0x3fU & (((IData)(0x266U) 
                                                  * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x266U) * (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__rd_ptr_r)))))
               : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x13U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_tag_n 
        = (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT_____05Fmem_coalescer_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 8U) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 8U) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 8U) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 8U) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__full_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__full_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__replay_enable 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__replay_enable 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__replay_enable 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__replay_enable 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__replay_enable 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual 
        = ((0U != (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel))
            ? (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel)
            : (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT____Vcellinp__rsp_buf__valid_in));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_r) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_valid_out));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_req_valid 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__3__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__full_r)));
    if ((1U & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__stall_out)))) {
        if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[0U];
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[1U];
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[2U];
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[3U];
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[4U];
        } else {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[0U];
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[1U];
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[2U];
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[3U];
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U] 
                = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[4U];
        }
    }
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[1U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[1U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[2U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[2U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[3U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[3U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[4U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[4U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[5U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[5U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[6U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[6U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[7U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[7U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[8U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[8U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[9U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[9U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xaU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xaU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xbU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xbU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xcU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xcU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xdU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xdU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xeU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xeU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xfU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xfU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x10U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x11U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x11U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x12U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x12U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x13U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x13U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT_____05Fcache_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT_____05Fcache_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT_____05Fcache_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT_____05Fcache_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT_____05Fbank_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT_____05Fcache_reset__DOT__genblk1__DOT__reset_r;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_arb__ready_in 
        = ((2U & (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
                   & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))) 
                  << 1U)) | (1U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk2__BRA__0__KET____DOT__staging_fire 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)(vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__0__KET__.ready));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk2__BRA__1__KET____DOT__staging_fire 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)(vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__1__KET__.ready));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk2__BRA__2__KET____DOT__staging_fire 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)(vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__2__KET__.ready));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk2__BRA__3__KET____DOT__staging_fire 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)(vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__3__KET__.ready));
    __Vtemp_253[0U] = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[0U];
    __Vtemp_253[1U] = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[1U];
    __Vtemp_253[2U] = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[2U];
    __Vtemp_253[3U] = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[3U];
    __Vtemp_253[4U] = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[4U];
    __Vtemp_253[5U] = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[0U] 
                        << 0x10U) | Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[5U]);
    __Vtemp_253[6U] = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[0U] 
                        >> 0x10U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[1U] 
                                     << 0x10U));
    __Vtemp_253[7U] = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[1U] 
                        >> 0x10U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[2U] 
                                     << 0x10U));
    __Vtemp_253[8U] = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[2U] 
                        >> 0x10U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[3U] 
                                     << 0x10U));
    __Vtemp_253[9U] = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[3U] 
                        >> 0x10U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U] 
                                     << 0x10U));
    __Vtemp_253[0xaU] = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U] 
                          >> 0x10U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[5U] 
                                       << 0x10U));
    if ((0x15fU >= (0x1ffU & ((IData)(0xb0U) * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))) {
        __Vtemp_256[0U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_253[((IData)(1U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_253[(0xfU & (
                                                   ((IData)(0xb0U) 
                                                    * 
                                                    (1U 
                                                     & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                   >> 5U))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_256[1U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_253[((IData)(2U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_253[((IData)(1U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_256[2U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_253[((IData)(3U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_253[((IData)(2U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_256[3U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_253[((IData)(4U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_253[((IData)(3U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_256[4U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_253[((IData)(5U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_253[((IData)(4U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_256[5U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_253[((IData)(6U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_253[((IData)(5U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
    } else {
        __Vtemp_256[0U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[0U];
        __Vtemp_256[1U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[1U];
        __Vtemp_256[2U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[2U];
        __Vtemp_256[3U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[3U];
        __Vtemp_256[4U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[4U];
        __Vtemp_256[5U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[5U];
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[0U] 
        = __Vtemp_256[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[1U] 
        = __Vtemp_256[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[2U] 
        = __Vtemp_256[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[3U] 
        = __Vtemp_256[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[4U] 
        = __Vtemp_256[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[5U] 
        = ((0x10000U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)) 
                        << 0x10U)) | (0xffffU & __Vtemp_256[5U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT_____05Foperands_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r;
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[1U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[1U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[2U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[2U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[3U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[3U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[4U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[4U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[5U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[5U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[6U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[6U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[7U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[7U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[8U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[8U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[9U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[9U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xaU] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xaU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xbU] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xbU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xcU] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xcU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xdU] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xdU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xeU] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xeU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xfU] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0xfU];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0x10U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0x10U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0x11U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0x11U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0x12U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0x12U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0x13U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET____DOT__req_data[0x13U];
    __Vtemp_258[0U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U];
    __Vtemp_258[1U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[1U];
    __Vtemp_258[2U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[2U];
    __Vtemp_258[3U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[3U];
    __Vtemp_258[4U] = (8U | vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[4U]);
    __Vtemp_259[0U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U];
    __Vtemp_259[1U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[1U];
    __Vtemp_259[2U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[2U];
    __Vtemp_259[3U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[3U];
    __Vtemp_259[4U] = (8U | vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[4U]);
    __Vtemp_260[0U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U];
    __Vtemp_260[1U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[1U];
    __Vtemp_260[2U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[2U];
    __Vtemp_260[3U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[3U];
    __Vtemp_260[4U] = (8U | vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[4U]);
    __Vtemp_261[0U] = (((0U == (0x1fU & ((IData)(3U) 
                                         + (0x7fU & 
                                            VL_SHIFTL_III(7,7,32, 
                                                          (3U 
                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                              [
                                                              (3U 
                                                               & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                              >> 2U)), 5U)))))
                         ? 0U : (__Vtemp_260[(((IData)(0x22U) 
                                               + (0x7fU 
                                                  & VL_SHIFTL_III(7,7,32, 
                                                                  (3U 
                                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                      [
                                                                      (3U 
                                                                       & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                      >> 2U)), 5U))) 
                                              >> 5U)] 
                                 << ((IData)(0x20U) 
                                     - (0x1fU & ((IData)(3U) 
                                                 + 
                                                 (0x7fU 
                                                  & VL_SHIFTL_III(7,7,32, 
                                                                  (3U 
                                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                      [
                                                                      (3U 
                                                                       & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                      >> 2U)), 5U))))))) 
                       | (__Vtemp_260[(((IData)(3U) 
                                        + (0x7fU & 
                                           VL_SHIFTL_III(7,7,32, 
                                                         (3U 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                             [
                                                             (3U 
                                                              & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                             >> 2U)), 5U))) 
                                       >> 5U)] >> (0x1fU 
                                                   & ((IData)(3U) 
                                                      + 
                                                      (0x7fU 
                                                       & VL_SHIFTL_III(7,7,32, 
                                                                       (3U 
                                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                           [
                                                                           (3U 
                                                                            & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                           >> 2U)), 5U))))));
    __Vtemp_261[1U] = (IData)((((QData)((IData)((((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(3U) 
                                                       + 
                                                       (0x7fU 
                                                        & VL_SHIFTL_III(7,7,32, 
                                                                        (3U 
                                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                            [
                                                                            (3U 
                                                                             & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                            >> 6U)), 5U)))))
                                                   ? 0U
                                                   : 
                                                  (__Vtemp_258[
                                                   (((IData)(0x22U) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,7,32, 
                                                                      (3U 
                                                                       & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                          [
                                                                          (3U 
                                                                           & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                          >> 6U)), 5U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(3U) 
                                                        + 
                                                        (0x7fU 
                                                         & VL_SHIFTL_III(7,7,32, 
                                                                         (3U 
                                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                             [
                                                                             (3U 
                                                                              & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                             >> 6U)), 5U))))))) 
                                                 | (__Vtemp_258[
                                                    (((IData)(3U) 
                                                      + 
                                                      (0x7fU 
                                                       & VL_SHIFTL_III(7,7,32, 
                                                                       (3U 
                                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                           [
                                                                           (3U 
                                                                            & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                           >> 6U)), 5U))) 
                                                     >> 5U)] 
                                                    >> 
                                                    (0x1fU 
                                                     & ((IData)(3U) 
                                                        + 
                                                        (0x7fU 
                                                         & VL_SHIFTL_III(7,7,32, 
                                                                         (3U 
                                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                             [
                                                                             (3U 
                                                                              & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                             >> 6U)), 5U)))))))) 
                                << 0x20U) | (QData)((IData)(
                                                            (((0U 
                                                               == 
                                                               (0x1fU 
                                                                & ((IData)(3U) 
                                                                   + 
                                                                   (0x7fU 
                                                                    & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U)))))
                                                               ? 0U
                                                               : 
                                                              (__Vtemp_259[
                                                               (((IData)(0x22U) 
                                                                 + 
                                                                 (0x7fU 
                                                                  & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))) 
                                                                >> 5U)] 
                                                               << 
                                                               ((IData)(0x20U) 
                                                                - 
                                                                (0x1fU 
                                                                 & ((IData)(3U) 
                                                                    + 
                                                                    (0x7fU 
                                                                     & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))))))) 
                                                             | (__Vtemp_259[
                                                                (((IData)(3U) 
                                                                  + 
                                                                  (0x7fU 
                                                                   & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))) 
                                                                 >> 5U)] 
                                                                >> 
                                                                (0x1fU 
                                                                 & ((IData)(3U) 
                                                                    + 
                                                                    (0x7fU 
                                                                     & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))))))))));
    __Vtemp_261[2U] = (IData)(((((QData)((IData)(((
                                                   (0U 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(3U) 
                                                        + 
                                                        (0x7fU 
                                                         & VL_SHIFTL_III(7,7,32, 
                                                                         (3U 
                                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                             [
                                                                             (3U 
                                                                              & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                             >> 6U)), 5U)))))
                                                    ? 0U
                                                    : 
                                                   (__Vtemp_258[
                                                    (((IData)(0x22U) 
                                                      + 
                                                      (0x7fU 
                                                       & VL_SHIFTL_III(7,7,32, 
                                                                       (3U 
                                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                           [
                                                                           (3U 
                                                                            & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                           >> 6U)), 5U))) 
                                                     >> 5U)] 
                                                    << 
                                                    ((IData)(0x20U) 
                                                     - 
                                                     (0x1fU 
                                                      & ((IData)(3U) 
                                                         + 
                                                         (0x7fU 
                                                          & VL_SHIFTL_III(7,7,32, 
                                                                          (3U 
                                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                              [
                                                                              (3U 
                                                                               & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                              >> 6U)), 5U))))))) 
                                                  | (__Vtemp_258[
                                                     (((IData)(3U) 
                                                       + 
                                                       (0x7fU 
                                                        & VL_SHIFTL_III(7,7,32, 
                                                                        (3U 
                                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                            [
                                                                            (3U 
                                                                             & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                            >> 6U)), 5U))) 
                                                      >> 5U)] 
                                                     >> 
                                                     (0x1fU 
                                                      & ((IData)(3U) 
                                                         + 
                                                         (0x7fU 
                                                          & VL_SHIFTL_III(7,7,32, 
                                                                          (3U 
                                                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                              [
                                                                              (3U 
                                                                               & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                              >> 6U)), 5U)))))))) 
                                 << 0x20U) | (QData)((IData)(
                                                             (((0U 
                                                                == 
                                                                (0x1fU 
                                                                 & ((IData)(3U) 
                                                                    + 
                                                                    (0x7fU 
                                                                     & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U)))))
                                                                ? 0U
                                                                : 
                                                               (__Vtemp_259[
                                                                (((IData)(0x22U) 
                                                                  + 
                                                                  (0x7fU 
                                                                   & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))) 
                                                                 >> 5U)] 
                                                                << 
                                                                ((IData)(0x20U) 
                                                                 - 
                                                                 (0x1fU 
                                                                  & ((IData)(3U) 
                                                                     + 
                                                                     (0x7fU 
                                                                      & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))))))) 
                                                              | (__Vtemp_259[
                                                                 (((IData)(3U) 
                                                                   + 
                                                                   (0x7fU 
                                                                    & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))) 
                                                                  >> 5U)] 
                                                                 >> 
                                                                 (0x1fU 
                                                                  & ((IData)(3U) 
                                                                     + 
                                                                     (0x7fU 
                                                                      & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))))))))) 
                               >> 0x20U));
    __Vtemp_262[0U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U];
    __Vtemp_262[1U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[1U];
    __Vtemp_262[2U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[2U];
    __Vtemp_262[3U] = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[3U];
    __Vtemp_262[4U] = (8U | vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[4U]);
    __Vtemp_263[0U] = (((0U == (0x1fU & ((IData)(3U) 
                                         + (0x7fU & 
                                            VL_SHIFTL_III(7,7,32, 
                                                          (3U 
                                                           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                           [
                                                           (3U 
                                                            & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])]), 5U)))))
                         ? 0U : (__Vtemp_262[(((IData)(0x22U) 
                                               + (0x7fU 
                                                  & VL_SHIFTL_III(7,7,32, 
                                                                  (3U 
                                                                   & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                   [
                                                                   (3U 
                                                                    & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])]), 5U))) 
                                              >> 5U)] 
                                 << ((IData)(0x20U) 
                                     - (0x1fU & ((IData)(3U) 
                                                 + 
                                                 (0x7fU 
                                                  & VL_SHIFTL_III(7,7,32, 
                                                                  (3U 
                                                                   & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                   [
                                                                   (3U 
                                                                    & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])]), 5U))))))) 
                       | (__Vtemp_262[(((IData)(3U) 
                                        + (0x7fU & 
                                           VL_SHIFTL_III(7,7,32, 
                                                         (3U 
                                                          & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                          [
                                                          (3U 
                                                           & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])]), 5U))) 
                                       >> 5U)] >> (0x1fU 
                                                   & ((IData)(3U) 
                                                      + 
                                                      (0x7fU 
                                                       & VL_SHIFTL_III(7,7,32, 
                                                                       (3U 
                                                                        & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                                                        [
                                                                        (3U 
                                                                         & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])]), 5U))))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.rsp_data[0U] 
        = ((__Vtemp_263[0U] << 2U) | ((2U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U] 
                                             >> 1U)) 
                                      | (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                                               [(3U 
                                                 & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                               >> 0xcU))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.rsp_data[1U] 
        = ((__Vtemp_263[0U] >> 0x1eU) | (__Vtemp_261[0U] 
                                         << 2U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.rsp_data[2U] 
        = ((__Vtemp_261[0U] >> 0x1eU) | (__Vtemp_261[1U] 
                                         << 2U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.rsp_data[3U] 
        = ((__Vtemp_261[1U] >> 0x1eU) | (__Vtemp_261[2U] 
                                         << 2U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.rsp_data[4U] 
        = ((0x3cU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__ram
                     [(3U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                     >> 6U)) | (__Vtemp_261[2U] >> 0x1eU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual 
        = ((0U != (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel))
            ? (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel)
            : (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_mem_req_valid));
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT_____05Flsu_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if ((2U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__ready_in))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_valid) 
                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__br_result 
        = (((0U == (0x1fU & ((IData)(0x45U) + (0x7fU 
                                               & VL_SHIFTL_III(7,7,32, 
                                                               (3U 
                                                                & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]), 5U)))))
             ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[
                     (((IData)(0x64U) + (0x7fU & VL_SHIFTL_III(7,7,32, 
                                                               (3U 
                                                                & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]), 5U))) 
                      >> 5U)] << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x45U) 
                                            + (0x7fU 
                                               & VL_SHIFTL_III(7,7,32, 
                                                               (3U 
                                                                & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]), 5U))))))) 
           | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[
              (((IData)(0x45U) + (0x7fU & VL_SHIFTL_III(7,7,32, 
                                                        (3U 
                                                         & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]), 5U))) 
               >> 5U)] >> (0x1fU & ((IData)(0x45U) 
                                    + (0x7fU & VL_SHIFTL_III(7,7,32, 
                                                             (3U 
                                                              & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]), 5U))))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[5U] 
        = ((0x1ffU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[5U]) 
           | (0xfe00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                         >> 6U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[4U] 
        = ((0xfffffc07U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[4U]) 
           | (0xfffffff8U & ((0x200U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                        << 1U)) | (0x1f8U 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                                      >> 6U)))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[0U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[0U]) 
           | (7U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                    >> 5U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[0U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[0U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                           >> 5U))) 
              << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[1U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[1U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                           >> 5U))) 
              >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[1U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[1U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                           >> 5U))) 
              << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[2U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[2U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                           >> 5U))) 
              >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[2U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[2U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                           >> 5U))) 
              << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[3U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[3U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                           >> 5U))) 
              >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[3U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[3U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                           >> 5U))) 
              << 3U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[4U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[4U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                           >> 5U))) 
              >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[4U] 
        = ((0x3ffU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[4U]) 
           | (0xfffffc00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                             << 4U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[5U] 
        = ((0xfe00U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_commit_if.data[5U]) 
           | (0x1ffU & ((0x3f0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                   << 4U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                              >> 0x1cU))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_arb__valid_in 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            << 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT_____05Fscoreboard_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r;
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT_____05Flmem_unit_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else {
        if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_req_ready_n) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
        } else if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__valid_in) 
                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
        }
        if ((8U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_ready_out))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
        } else if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__valid_in) 
                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
        }
        if ((4U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_ready_out))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
        } else if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__valid_in) 
                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
        }
        if ((2U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_ready_out))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
        } else if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__valid_in) 
                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
        }
        if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_ready_out))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
        } else if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__valid_in) 
                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__processed_mask_n 
        = (0xfU & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                   >> 1U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged = 0U;
    if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask))) {
        if ((0x40U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & VL_SHIFTL_III(4,32,32, 
                                                                 (3U 
                                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset)), 2U)))));
        }
        if ((0x80U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset)), 2U))))));
        }
        if ((0x100U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(2U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset)), 2U))))));
        }
        if ((0x200U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(3U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset)), 2U))))));
        }
    }
    if ((2U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask))) {
        if ((0x400U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & VL_SHIFTL_III(4,32,32, 
                                                                 (3U 
                                                                  & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                     >> 2U)), 2U)))));
        }
        if ((0x800U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 2U)), 2U))))));
        }
        if ((0x1000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(2U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 2U)), 2U))))));
        }
        if ((0x2000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(3U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 2U)), 2U))))));
        }
    }
    if ((4U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask))) {
        if ((0x4000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & VL_SHIFTL_III(4,32,32, 
                                                                 (3U 
                                                                  & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                     >> 4U)), 2U)))));
        }
        if ((0x8000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 4U)), 2U))))));
        }
        if ((0x10000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(2U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 4U)), 2U))))));
        }
        if ((0x20000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(3U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 4U)), 2U))))));
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT____Vxrand_hbe6bf8db__0[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT____Vxrand_hbe6bf8db__0[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT____Vxrand_hbe6bf8db__0[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT____Vxrand_hbe6bf8db__0[3U];
    if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask))) {
        if ((0x40U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & VL_SHIFTL_III(7,32,32, 
                                                         (3U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset)), 5U)), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                                      >> 2U)));
        }
        if ((0x80U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(8U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                                      >> 0xaU)));
        }
        if ((0x100U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x10U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                                      >> 0x12U)));
        }
        if ((0x200U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x18U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
                                       << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                                                 >> 0x1aU))));
        }
    }
    if ((2U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask))) {
        if ((0x400U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & VL_SHIFTL_III(7,32,32, 
                                                         (3U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                             >> 2U)), 5U)), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
                                      >> 2U)));
        }
        if ((0x800U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(8U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 2U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
                                      >> 0xaU)));
        }
        if ((0x1000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x10U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 2U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
                                      >> 0x12U)));
        }
        if ((0x2000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x18U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 2U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
                                       << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
                                                 >> 0x1aU))));
        }
    }
    if ((4U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask))) {
        if ((0x4000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & VL_SHIFTL_III(7,32,32, 
                                                         (3U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                             >> 4U)), 5U)), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
                                      >> 2U)));
        }
        if ((0x8000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(8U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 4U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
                                      >> 0xaU)));
        }
        if ((0x10000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x10U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 4U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
                                      >> 0x12U)));
        }
        if ((0x20000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x18U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 4U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
                                       << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
                                                 >> 0x1aU))));
        }
    }
    if ((8U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask))) {
        if ((0x40000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & VL_SHIFTL_III(4,32,32, 
                                                                 (3U 
                                                                  & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                     >> 6U)), 2U)))));
            VL_ASSIGNSEL_WI(128,8,(0x7fU & VL_SHIFTL_III(7,32,32, 
                                                         (3U 
                                                          & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                             >> 6U)), 5U)), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
                                      >> 2U)));
        }
        if ((0x80000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 6U)), 2U))))));
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(8U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 6U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
                                      >> 0xaU)));
        }
        if ((0x100000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(2U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 6U)), 2U))))));
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x10U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 6U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
                                      >> 0x12U)));
        }
        if ((0x200000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U])) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged 
                = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged) 
                   | (0xffffU & ((IData)(1U) << (0xfU 
                                                 & ((IData)(3U) 
                                                    + 
                                                    VL_SHIFTL_III(4,32,32, 
                                                                  (3U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                      >> 6U)), 2U))))));
            VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x18U) 
                                            + VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                >> 6U)), 5U))), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged, 
                            (0xffU & ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[4U] 
                                       << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
                                                 >> 0x1aU))));
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT_____05Fdispatch_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__req_masked 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__pointer_reg) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_valid_in));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__flush_unit__DOT__flush_req_mask 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
           & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[1U] 
              >> 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[5U] 
        = ((0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[5U]) 
           | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[0U] 
              << 0x10U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[6U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[0U] 
            >> 0x10U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[1U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[7U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[1U] 
            >> 0x10U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[2U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[8U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[2U] 
            >> 0x10U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[3U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[9U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[3U] 
            >> 0x10U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[4U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[0xaU] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[4U] 
            >> 0x10U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if__DOT__data[5U] 
                         << 0x10U));
    __Vtemp_265[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((0x80U 
                                                     & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                     ? 
                                                    ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                      << 6U) 
                                                     | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                        >> 0x1aU))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((0x40U 
                                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                   ? 
                                                                  ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                    << 0xeU) 
                                                                   | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                      >> 0x12U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((0x20U 
                                                                      & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                      ? 
                                                                     ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       << 0x16U) 
                                                                      | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                         >> 0xaU))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((0x10U 
                                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 0x1eU) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                            >> 2U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((8U 
                                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 6U) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                            >> 0x1aU))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((4U 
                                                                               & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                               ? 
                                                                              ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                               | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))));
    __Vtemp_265[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((0x80U 
                                                      & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                      ? 
                                                     ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                       << 6U) 
                                                      | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                         >> 0x1aU))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((0x40U 
                                                                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                    ? 
                                                                   ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                     << 0xeU) 
                                                                    | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       >> 0x12U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                     [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((0x20U 
                                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                       ? 
                                                                      ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                        << 0x16U) 
                                                                       | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          >> 0xaU))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((0x10U 
                                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 0x1eU) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                             >> 2U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((8U 
                                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 6U) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                             >> 0x1aU))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((4U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                                ? 
                                                                               ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_267[2U] = ((0xff0000U & (((0x400U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x200U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x100U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U]))));
    __Vtemp_271[3U] = ((0xff0000U & (((0x4000U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x2000U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x1000U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram_n[0U] 
        = __Vtemp_265[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram_n[1U] 
        = __Vtemp_265[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram_n[2U] 
        = ((((0x800U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_267[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram_n[3U] 
        = ((((0x8000U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_271[3U]);
    __Vtemp_272[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((0x80U 
                                                     & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                     ? 
                                                    ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                      << 6U) 
                                                     | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                        >> 0x1aU))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((0x40U 
                                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                   ? 
                                                                  ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                    << 0xeU) 
                                                                   | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                      >> 0x12U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((0x20U 
                                                                      & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                      ? 
                                                                     ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       << 0x16U) 
                                                                      | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                         >> 0xaU))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((0x10U 
                                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 0x1eU) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                            >> 2U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((8U 
                                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 6U) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                            >> 0x1aU))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((4U 
                                                                               & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                               ? 
                                                                              ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                               | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))));
    __Vtemp_272[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((0x80U 
                                                      & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                      ? 
                                                     ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                       << 6U) 
                                                      | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                         >> 0x1aU))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((0x40U 
                                                                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                    ? 
                                                                   ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                     << 0xeU) 
                                                                    | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       >> 0x12U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                     [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((0x20U 
                                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                       ? 
                                                                      ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                        << 0x16U) 
                                                                       | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          >> 0xaU))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((0x10U 
                                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 0x1eU) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                             >> 2U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((8U 
                                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 6U) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                             >> 0x1aU))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((4U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                                ? 
                                                                               ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_274[2U] = ((0xff0000U & (((0x400U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x200U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x100U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U]))));
    __Vtemp_278[3U] = ((0xff0000U & (((0x4000U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x2000U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x1000U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram_n[0U] 
        = __Vtemp_272[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram_n[1U] 
        = __Vtemp_272[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram_n[2U] 
        = ((((0x800U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_274[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram_n[3U] 
        = ((((0x8000U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_278[3U]);
    __Vtemp_279[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((0x80U 
                                                     & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                     ? 
                                                    ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                      << 6U) 
                                                     | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                        >> 0x1aU))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((0x40U 
                                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                   ? 
                                                                  ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                    << 0xeU) 
                                                                   | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                      >> 0x12U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((0x20U 
                                                                      & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                      ? 
                                                                     ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       << 0x16U) 
                                                                      | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                         >> 0xaU))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((0x10U 
                                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 0x1eU) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                            >> 2U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((8U 
                                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 6U) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                            >> 0x1aU))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((4U 
                                                                               & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                               ? 
                                                                              ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                               | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))));
    __Vtemp_279[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((0x80U 
                                                      & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                      ? 
                                                     ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                       << 6U) 
                                                      | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                         >> 0x1aU))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((0x40U 
                                                                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                    ? 
                                                                   ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                     << 0xeU) 
                                                                    | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       >> 0x12U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                     [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((0x20U 
                                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                       ? 
                                                                      ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                        << 0x16U) 
                                                                       | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          >> 0xaU))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((0x10U 
                                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 0x1eU) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                             >> 2U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((8U 
                                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 6U) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                             >> 0x1aU))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((4U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                                ? 
                                                                               ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_281[2U] = ((0xff0000U & (((0x400U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x200U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x100U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U]))));
    __Vtemp_285[3U] = ((0xff0000U & (((0x4000U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x2000U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x1000U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram_n[0U] 
        = __Vtemp_279[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram_n[1U] 
        = __Vtemp_279[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram_n[2U] 
        = ((((0x800U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_281[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram_n[3U] 
        = ((((0x8000U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_285[3U]);
    __Vtemp_286[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((0x80U 
                                                     & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                     ? 
                                                    ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                      << 6U) 
                                                     | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                        >> 0x1aU))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((0x40U 
                                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                   ? 
                                                                  ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                    << 0xeU) 
                                                                   | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                      >> 0x12U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                    [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                      [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((0x20U 
                                                                      & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                      ? 
                                                                     ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       << 0x16U) 
                                                                      | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                         >> 0xaU))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((0x10U 
                                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 0x1eU) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                            >> 2U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((8U 
                                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 6U) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                            >> 0x1aU))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((4U 
                                                                               & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                               ? 
                                                                              ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                               | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))));
    __Vtemp_286[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((0x80U 
                                                      & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                      ? 
                                                     ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                       << 6U) 
                                                      | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                         >> 0x1aU))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((0x40U 
                                                                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                    ? 
                                                                   ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                     << 0xeU) 
                                                                    | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       >> 0x12U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                     [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                       [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((0x20U 
                                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                       ? 
                                                                      ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                        << 0x16U) 
                                                                       | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          >> 0xaU))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                        [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((0x10U 
                                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 0x1eU) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                             >> 2U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((8U 
                                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 6U) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                             >> 0x1aU))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((4U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                                ? 
                                                                               ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                                                [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_288[2U] = ((0xff0000U & (((0x400U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x200U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x100U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U]))));
    __Vtemp_292[3U] = ((0xff0000U & (((0x4000U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                             [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x2000U 
                                                         & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                          [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                            [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x1000U 
                                                          & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                                         [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram_n[0U] 
        = __Vtemp_286[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram_n[1U] 
        = __Vtemp_286[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram_n[2U] 
        = ((((0x800U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_288[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram_n[3U] 
        = ((((0x8000U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
                                           [vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_292[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[0U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[0U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[1U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[1U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[1U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[2U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[2U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[3U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[3U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[4U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[4U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[4U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[5U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[5U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[6U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[6U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[6U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[7U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[7U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[7U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__data_in[8U] 
        = ((0x7800000U & ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
                           << 1U) & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local_mask)) 
                                     << 0x17U))) | 
           ((0x400000U & (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
                          >> 4U)) | (VVortex__ConstPool__CONST_h4d451b67_0[8U] 
                                     & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_global 
        = (0U != (0xfU & (((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
                            << 0xaU) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
                                        >> 0x16U)) 
                          & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local_mask)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local 
        = (0U != (((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
                    << 0xaU) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
                                >> 0x16U)) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local_mask)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[0U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[0U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[1U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[1U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[1U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[2U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[2U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[2U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[3U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[3U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[4U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[4U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[4U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[5U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[5U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[6U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[6U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[6U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[7U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[7U] 
           & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[7U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[8U] 
        = ((0xff800000U & ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
                            << 1U) & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local_mask) 
                                      << 0x17U))) | 
           ((0x400000U & (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U] 
                          >> 4U)) | (VVortex__ConstPool__CONST_h4d451b67_0[8U] 
                                     & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET____DOT__req_data[8U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__ram_n 
        = ((((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                            >> 0x25U))) ? (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                   >> 0x1aU))
              : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x3ffU & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                     >> 0x26U)))] >> 0x18U)) 
            << 0x18U) | ((0xff0000U & (((1U & (IData)(
                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                       >> 0x24U)))
                                         ? (IData)(
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                    >> 0x12U))
                                         : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3ffU 
                                              & (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                         >> 0x26U)))] 
                                            >> 0x10U)) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & (IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                      >> 0x23U)))
                                        ? (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                   >> 0xaU))
                                        : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3ffU 
                                             & (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                        >> 0x26U)))] 
                                           >> 8U)) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 0x22U)))
                                                     ? (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 2U))
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3ffU 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 0x26U)))])))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT____VdfgRegularize_h7d125ddb_0_19 
        = (1U & (~ ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__last_wr_valid) 
                    & ((~ (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                   >> 0x30U))) & ((0x3ffU 
                                                   & (IData)(
                                                             (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                              >> 0x26U))) 
                                                  == (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__3__KET____DOT__last_wr_addr))))));
    if ((1U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
               & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                  >> 8U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in;
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__ram_n 
        = ((((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                            >> 0x25U))) ? (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                   >> 0x1aU))
              : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x3ffU & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                     >> 0x26U)))] >> 0x18U)) 
            << 0x18U) | ((0xff0000U & (((1U & (IData)(
                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                       >> 0x24U)))
                                         ? (IData)(
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                    >> 0x12U))
                                         : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3ffU 
                                              & (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                         >> 0x26U)))] 
                                            >> 0x10U)) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & (IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                      >> 0x23U)))
                                        ? (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                   >> 0xaU))
                                        : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3ffU 
                                             & (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                        >> 0x26U)))] 
                                           >> 8U)) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 0x22U)))
                                                     ? (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 2U))
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3ffU 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 0x26U)))])))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT____VdfgRegularize_h7d125ddb_0_16 
        = (1U & (~ ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__last_wr_valid) 
                    & ((~ (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                   >> 0x30U))) & ((0x3ffU 
                                                   & (IData)(
                                                             (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                              >> 0x26U))) 
                                                  == (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__2__KET____DOT__last_wr_addr))))));
    if ((1U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
               & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                  >> 8U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in;
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__ram_n 
        = ((((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                            >> 0x25U))) ? (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                   >> 0x1aU))
              : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x3ffU & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                     >> 0x26U)))] >> 0x18U)) 
            << 0x18U) | ((0xff0000U & (((1U & (IData)(
                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                       >> 0x24U)))
                                         ? (IData)(
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                    >> 0x12U))
                                         : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3ffU 
                                              & (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                         >> 0x26U)))] 
                                            >> 0x10U)) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & (IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                      >> 0x23U)))
                                        ? (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                   >> 0xaU))
                                        : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3ffU 
                                             & (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                        >> 0x26U)))] 
                                           >> 8U)) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 0x22U)))
                                                     ? (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 2U))
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3ffU 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 0x26U)))])))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT____VdfgRegularize_h7d125ddb_0_13 
        = (1U & (~ ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__last_wr_valid) 
                    & ((~ (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                   >> 0x30U))) & ((0x3ffU 
                                                   & (IData)(
                                                             (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                              >> 0x26U))) 
                                                  == (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__1__KET____DOT__last_wr_addr))))));
    if ((1U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
               & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                  >> 8U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in;
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__ram_n 
        = ((((1U & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                            >> 0x25U))) ? (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                   >> 0x1aU))
              : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x3ffU & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                     >> 0x26U)))] >> 0x18U)) 
            << 0x18U) | ((0xff0000U & (((1U & (IData)(
                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                       >> 0x24U)))
                                         ? (IData)(
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                    >> 0x12U))
                                         : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x3ffU 
                                              & (IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                         >> 0x26U)))] 
                                            >> 0x10U)) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & (IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                      >> 0x23U)))
                                        ? (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                   >> 0xaU))
                                        : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                           [(0x3ffU 
                                             & (IData)(
                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                        >> 0x26U)))] 
                                           >> 8U)) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 0x22U)))
                                                     ? (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 2U))
                                                     : 
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                                    [
                                                    (0x3ffU 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                >> 0x26U)))])))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_req_rw 
        = ((8U & ((IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                           >> 0x30U)) << 3U)) | ((4U 
                                                  & ((IData)(
                                                             (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                              >> 0x30U)) 
                                                     << 2U)) 
                                                 | ((2U 
                                                     & ((IData)(
                                                                (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                 >> 0x30U)) 
                                                        << 1U)) 
                                                    | (1U 
                                                       & (IData)(
                                                                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                                  >> 0x30U))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__per_bank_req_addr 
        = (((QData)((IData)((0x3ffU & (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                               >> 0x26U))))) 
            << 0x1eU) | (QData)((IData)(((0x3ff00000U 
                                          & ((IData)(
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                      >> 0x26U)) 
                                             << 0x14U)) 
                                         | ((0xffc00U 
                                             & ((IData)(
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                         >> 0x26U)) 
                                                << 0xaU)) 
                                            | (0x3ffU 
                                               & (IData)(
                                                         (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                          >> 0x26U))))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT____VdfgRegularize_h7d125ddb_0_10 
        = (1U & (~ ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__last_wr_valid) 
                    & ((~ (IData)((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                   >> 0x30U))) & ((0x3ffU 
                                                   & (IData)(
                                                             (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r 
                                                              >> 0x26U))) 
                                                  == (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__genblk6__BRA__0__KET____DOT__last_wr_addr))))));
    if ((1U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
               & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                  >> 8U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in;
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual 
        = ((0U != (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel))
            ? (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel)
            : (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__per_bank_core_rsp_valid));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_bank_idx 
        = ((0x30U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs 
                     >> 8U)) | ((0xcU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs 
                                         >> 4U)) | 
                                (3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_data 
        = ((0x3f000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_data) 
           | (((0xf00U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs) 
               | (0xc0U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[3U] 
                           >> 1U))) | ((0x3cU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs) 
                                       | (3U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[3U] 
                                                >> 7U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_data 
        = ((0xfffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_data) 
           | ((0x3c000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs) 
              | (0x3000U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[3U] 
                            << 5U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_valid 
        = (7U & (~ ((4U & ((0xfffffffcU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r)) 
                           | ((0U == (0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs 
                                               >> 0xcU))) 
                              << 2U))) | ((2U & ((0xfffffffeU 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r)) 
                                                 | ((0U 
                                                     == 
                                                     (0x3fU 
                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs 
                                                         >> 6U))) 
                                                    << 1U))) 
                                          | (1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                                                   | (0U 
                                                      == 
                                                      (0x3fU 
                                                       & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs))))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_rd_enable = 0U;
    if ((0xcc0U != (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                              >> 0x11U)))) {
        if ((0xf14U != (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0x11U)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_rd_enable = 1U;
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[0U] 
        = VL_SHIFTL_III(32,32,32, (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                         >> 0x18U)), 2U);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[1U] 
        = ((IData)(1U) + VL_SHIFTL_III(32,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                     >> 0x18U)), 2U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[2U] 
        = ((IData)(2U) + VL_SHIFTL_III(32,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                     >> 0x18U)), 2U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[3U] 
        = ((IData)(3U) + VL_SHIFTL_III(32,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                     >> 0x18U)), 2U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_execute_if.valid 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (5U >= (0xfU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                             >> 0x11U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs2_data 
        = ((0x1daU >= ((IData)(0x83U) + (0x7fU & VL_SHIFTL_III(7,32,32, 
                                                               (3U 
                                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                   >> 3U)), 5U))))
            ? (((0U == (0x1fU & ((IData)(0x83U) + (0x7fU 
                                                   & VL_SHIFTL_III(7,32,32, 
                                                                   (3U 
                                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                       >> 3U)), 5U)))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[
                         (((IData)(0xa2U) + (0x7fU 
                                             & VL_SHIFTL_III(7,32,32, 
                                                             (3U 
                                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                 >> 3U)), 5U))) 
                          >> 5U)] << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(0x83U) 
                                                  + 
                                                  (0x7fU 
                                                   & VL_SHIFTL_III(7,32,32, 
                                                                   (3U 
                                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                       >> 3U)), 5U))))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[
                  (((IData)(0x83U) + (0x7fU & VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                >> 3U)), 5U))) 
                   >> 5U)] >> (0x1fU & ((IData)(0x83U) 
                                        + (0x7fU & 
                                           VL_SHIFTL_III(7,32,32, 
                                                         (3U 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                             >> 3U)), 5U))))))
            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vxrand_h8df4b479__1);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_r = 0U;
    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                  >> 0x1cU)))) {
        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                      >> 0x1bU)))) {
            if ((0x4000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0x18U)))) {
                        if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x16U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x15U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x14U)))) {
                                        if ((1U & (~ 
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x13U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x12U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                         >> 0x11U)))) {
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_r 
                                                        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__mscratch;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            } else if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                 >> 0x19U)))) {
                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                              >> 0x18U)))) {
                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0x17U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x16U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x15U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x14U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x13U)))) {
                                        if ((0x40000U 
                                             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_r 
                                                = (
                                                   (0x20000U 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
                                                    ? 
                                                   (0xffU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fcsr 
                                                       >> 
                                                       (0x1fU 
                                                        & VL_SHIFTL_III(5,32,32, 
                                                                        (3U 
                                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                                            >> 0x18U)), 3U))))
                                                    : 
                                                   (7U 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fcsr 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(5U) 
                                                           + 
                                                           VL_SHIFTL_III(5,32,32, 
                                                                         (3U 
                                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                                             >> 0x18U)), 3U))))));
                                        } else if (
                                                   (0x20000U 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_r 
                                                = (0x1fU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fcsr 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, 
                                                                       (3U 
                                                                        & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                                           >> 0x18U)), 3U))));
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data 
        = ((0x20000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
            ? (0x1fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                        >> 0xcU)) : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
                                      << 0x1dU) | (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
                                                   >> 3U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__no_pending_instr 
        = (1U & (((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__3__KET____DOT__counter__DOT__alm_empty_r) 
                    << 3U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__2__KET____DOT__counter__DOT__alm_empty_r) 
                               << 2U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__1__KET____DOT__counter__DOT__alm_empty_r) 
                                          << 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__genblk4__BRA__0__KET____DOT__counter__DOT__alm_empty_r)))) 
                  >> (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                            >> 0x18U))) | (3U < (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs1_data 
        = ((0x1daU >= ((IData)(0x103U) + (0x7fU & VL_SHIFTL_III(7,32,32, 
                                                                (3U 
                                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                    >> 3U)), 5U))))
            ? (((0U == (0x1fU & ((IData)(0x103U) + 
                                 (0x7fU & VL_SHIFTL_III(7,32,32, 
                                                        (3U 
                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                            >> 3U)), 5U)))))
                 ? 0U : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[
                         (((IData)(0x122U) + (0x7fU 
                                              & VL_SHIFTL_III(7,32,32, 
                                                              (3U 
                                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                  >> 3U)), 5U))) 
                          >> 5U)] << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(0x103U) 
                                                  + 
                                                  (0x7fU 
                                                   & VL_SHIFTL_III(7,32,32, 
                                                                   (3U 
                                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                       >> 3U)), 5U))))))) 
               | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[
                  (((IData)(0x103U) + (0x7fU & VL_SHIFTL_III(7,32,32, 
                                                             (3U 
                                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                                 >> 3U)), 5U))) 
                   >> 5U)] >> (0x1fU & ((IData)(0x103U) 
                                        + (0x7fU & 
                                           VL_SHIFTL_III(7,32,32, 
                                                         (3U 
                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                             >> 3U)), 5U))))))
            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vxrand_h8df4b479__0);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken 
        = ((0xcU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken)) 
           | ((2U & ((0x3ffffffeU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
                                     >> 2U)) ^ (0x1ffffeU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0xbU)))) 
              | (1U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
                        >> 3U) ^ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0xcU)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken 
        = ((3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken)) 
           | ((8U & ((0xfffffff8U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU]) 
                     ^ (0x7ffff8U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                     >> 9U)))) | (4U 
                                                  & ((0x7ffffffcU 
                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
                                                         >> 1U)) 
                                                     ^ 
                                                     (0x3ffffcU 
                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                         >> 0xaU))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[0U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[1U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[2U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[3U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[4U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[5U] 
        = ((0xffff0000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[5U]) 
           | vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[5U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__sjoin_is_dvg 
        = ((3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                  >> 8U)) != vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_q_ptr
           [(3U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.data[5U] 
                   >> 0xdU))]);
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if ((8U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_ready_out))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                 >> 8U) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if ((4U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_ready_out))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                 >> 8U) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if ((2U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_ready_out))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                 >> 8U) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_ready_out))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                 >> 8U) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT____Vcellout__stream_pack__tag_out 
        = (3U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_tag_out) 
                 >> (7U & VL_SHIFTL_III(3,3,32, (3U 
                                                 & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)), 1U))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[0U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[0U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[1U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[1U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[2U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[2U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[3U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[3U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[4U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[4U];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[5U] 
        = TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__dcache_bus_tmp_if__BRA__0__KET____DOT__req_data[5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_skip 
        = (IData)(((0x180000U == (0x180000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU])) 
                   & (~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U] 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
             << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
                          >> 3U)) + (((- (IData)((1U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x17U)))) 
                                      << 0xbU) | (0x7ffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0xcU))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
             << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[9U] 
                          >> 3U)) + (((- (IData)((1U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x17U)))) 
                                      << 0xbU) | (0x7ffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0xcU))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
             << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xaU] 
                          >> 3U)) + (((- (IData)((1U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x17U)))) 
                                      << 0xbU) | (0x7ffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0xcU))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
             << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xbU] 
                          >> 3U)) + (((- (IData)((1U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x17U)))) 
                                      << 0xbU) | (0x7ffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0xcU))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[1U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[1U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[2U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[2U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[3U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[3U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[4U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[4U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[5U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[5U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[6U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[6U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[7U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[7U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[8U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[8U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[9U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[9U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xaU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xaU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xbU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xbU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xcU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xcU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xdU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xdU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xeU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xeU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xfU] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xfU];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0x10U] 
        = vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0x10U];
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET____DOT__rsp_data 
        = (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in)) 
            << 3U) | (QData)((IData)((7U & (IData)(
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__cache_arb__DOT__rsp_data_in 
                                                    >> 0x20U))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_req_frm 
        = (7U & ((IData)(((0x1c000U == (0x1c000U & 
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU])) 
                          & (7U != (0xfU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                            >> 0x11U)))))
                  ? (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fcsr 
                     >> (0x1fU & ((IData)(5U) + VL_SHIFTL_III(5,32,32, 
                                                              (3U 
                                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xeU] 
                                                                  >> 0x18U)), 3U))))
                  : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                      << 0x12U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                                   >> 0xeU))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][0U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][1U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][0U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[4U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][1U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[4U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][0U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[1U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][1U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[1U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][2U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][3U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][2U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][3U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][2U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[2U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[1U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][3U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[2U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[1U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][4U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][5U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][4U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[7U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][5U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[7U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][4U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[3U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[2U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][5U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[3U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[2U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][6U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][7U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][6U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[7U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][7U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[7U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][6U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[4U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[3U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][7U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[4U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[3U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    __Vtableidx16 = (0xfU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                             >> 0x11U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__is_fadd 
        = VVortex__ConstPool__TABLE_hfb674c4e_0[__Vtableidx16];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__is_fsub 
        = VVortex__ConstPool__TABLE_h41944614_0[__Vtableidx16];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__is_fmul 
        = VVortex__ConstPool__TABLE_hb20afa90_0[__Vtableidx16];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__is_fmadd 
        = VVortex__ConstPool__TABLE_hed14ac91_0[__Vtableidx16];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__is_fmsub 
        = VVortex__ConstPool__TABLE_h5bf63bb5_0[__Vtableidx16];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__is_fnmadd 
        = VVortex__ConstPool__TABLE_h138327cd_0[__Vtableidx16];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__is_fnmsub 
        = VVortex__ConstPool__TABLE_h138ebd4f_0[__Vtableidx16];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__is_div 
        = VVortex__ConstPool__TABLE_h02470faf_0[__Vtableidx16];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__is_fcmp 
        = VVortex__ConstPool__TABLE_h73ef09bf_0[__Vtableidx16];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__is_itof 
        = VVortex__ConstPool__TABLE_hb4235e46_0[__Vtableidx16];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__is_utof 
        = VVortex__ConstPool__TABLE_h691a3795_0[__Vtableidx16];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__is_ftoi 
        = VVortex__ConstPool__TABLE_hc7014668_0[__Vtableidx16];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__is_ftou 
        = VVortex__ConstPool__TABLE_hb79e48bb_0[__Vtableidx16];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__is_f2f 
        = VVortex__ConstPool__TABLE_hbf7522e2_0[__Vtableidx16];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__dst_fmt 
        = VVortex__ConstPool__TABLE_h13835858_0[__Vtableidx16];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__int_fmt 
        = VVortex__ConstPool__TABLE_h13835858_0[__Vtableidx16];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__core_select 
        = VVortex__ConstPool__TABLE_h6e69d7d0_0[__Vtableidx16];
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__int_execute_if.valid 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (2U != (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                           >> 0xcU))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_in1[0U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
                         >> 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_in2[0U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[4U] 
                         >> 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_in1[1U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
                         >> 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_in2[1U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
                         >> 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_in1[2U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                         >> 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_in2[2U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[7U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
                         >> 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_in1[3U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                         >> 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_in2[3U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[7U] 
                         >> 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__op_class 
        = (3U & ((1U == (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                               >> 0xcU))) ? (1U & (~ 
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                                    >> 0x14U)))
                  : ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                      << 0xdU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                  >> 0x13U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT____VdfgRegularize_hbada5a32_0_20 
        = ((1U != (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                         >> 0xcU))) & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                       >> 0x12U));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_execute_if__DOT__valid 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__genblk2__BRA__0__KET____DOT__buffer__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (0x2000U == (0x3000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU])));
    if (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
          >> 0xfU) & (1U != (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                   >> 0xcU))))) {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                << 0x14U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                             >> 0xcU));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                << 0x14U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                             >> 0xcU));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                << 0x14U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                             >> 0xcU));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                << 0x14U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                             >> 0xcU));
    } else {
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
                << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[4U] 
                             >> 3U));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
                << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
                             >> 3U));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[7U] 
                << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
                             >> 3U));
        Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
                << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[7U] 
                             >> 3U));
    }
    if ((0x10000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in1_PC[0U] 
            = (0xfffffffeU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xeU] 
                               << 0xcU) | (0xffeU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                            >> 0x14U))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in1_PC[1U] 
            = (0xfffffffeU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xeU] 
                               << 0xcU) | (0xffeU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                            >> 0x14U))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in1_PC[2U] 
            = (0xfffffffeU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xeU] 
                               << 0xcU) | (0xffeU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                            >> 0x14U))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in1_PC[3U] 
            = (0xfffffffeU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xeU] 
                               << 0xcU) | (0xffeU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                            >> 0x14U))));
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in1_PC[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
                << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
                             >> 3U));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in1_PC[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
                             >> 3U));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in1_PC[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                             >> 3U));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in1_PC[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                             >> 3U));
    }
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__0__KET____DOT__sub_in1 
        = (((QData)((IData)((1U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                    >> 0x11U) & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
                                                 >> 2U))))) 
            << 0x20U) | (QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
                                          << 0x1dU) 
                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
                                            >> 3U)))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__1__KET____DOT__sub_in1 
        = (((QData)((IData)((1U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                    >> 0x11U) & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                                                 >> 2U))))) 
            << 0x20U) | (QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                                          << 0x1dU) 
                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
                                            >> 3U)))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__2__KET____DOT__sub_in1 
        = (((QData)((IData)((1U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                    >> 0x11U) & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                                 >> 2U))))) 
            << 0x20U) | (QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                          << 0x1dU) 
                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                                            >> 3U)))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__3__KET____DOT__sub_in1 
        = (((QData)((IData)((1U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                    >> 0x11U) & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                                                 >> 2U))))) 
            << 0x20U) | (QData)((IData)(((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                                          << 0x1dU) 
                                         | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                            >> 3U)))));
    if ((0x8000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                << 0x14U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                             >> 0xcU));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                << 0x14U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                             >> 0xcU));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                << 0x14U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                             >> 0xcU));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                << 0x14U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                             >> 0xcU));
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[0U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
                << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[4U] 
                             >> 3U));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[1U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
                << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[5U] 
                             >> 3U));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[2U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[7U] 
                << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[6U] 
                             >> 3U));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[3U] 
            = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
                << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[7U] 
                             >> 3U));
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_init_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x11U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_flush_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0xeU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_rdata 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_write) 
            & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_waddr) 
               == (0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                            >> 0x11U)))) ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_data
            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram
           [(0xffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                      >> 0x11U))]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0xfU));
    vlSelf->__VdfgRegularize_hd87f99a1_14_0 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xfU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xfU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_1 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xeU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xeU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_2 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xdU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xdU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_3 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xcU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xcU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_4 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xbU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xbU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_5 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xaU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xaU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_6 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 9U) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [9U] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_7 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 8U) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [8U] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_8 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 7U) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [7U] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_9 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 6U) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [6U] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_10 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 5U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [5U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_11 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 4U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [4U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_12 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 3U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [3U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_13 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 2U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [2U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_14 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 1U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [1U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_14_15 = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_hae94a066_0_0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0xdU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_init_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x19U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_flush_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x16U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_rdata 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_write) 
            & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_waddr) 
               == (0x3fU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             << 5U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                       >> 0x1bU)))))
            ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_data
            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram
           [(0x3fU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       << 5U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                 >> 0x1bU)))]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x17U));
    vlSelf->__VdfgRegularize_hd87f99a1_43_64 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xfU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xfU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_65 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xeU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xeU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_66 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xdU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xdU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_67 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xcU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xcU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_68 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xbU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xbU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_69 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xaU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xaU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_70 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 9U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [9U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_71 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 8U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [8U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_72 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 7U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [7U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_73 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 6U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [6U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_74 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 5U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [5U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_75 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 4U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [4U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_76 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 3U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [3U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_77 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 2U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [2U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_78 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 1U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [1U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_79 = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____VdfgRegularize_h93a04614_0_0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x15U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_init_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x19U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_flush_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x16U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_rdata 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_write) 
            & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_waddr) 
               == (0x3fU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             << 5U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                       >> 0x1bU)))))
            ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_data
            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram
           [(0x3fU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       << 5U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                 >> 0x1bU)))]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x17U));
    vlSelf->__VdfgRegularize_hd87f99a1_43_44 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xfU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xfU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_45 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xeU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xeU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_46 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xdU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xdU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_47 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xcU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xcU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_48 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xbU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xbU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_49 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xaU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xaU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_50 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 9U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [9U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_51 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 8U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [8U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_52 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 7U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [7U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_53 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 6U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [6U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_54 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 5U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [5U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_55 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 4U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [4U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_56 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 3U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [3U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_57 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 2U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [2U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_58 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 1U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [1U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_59 = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____VdfgRegularize_h62b89d93_0_0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x15U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_init_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x19U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_flush_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x16U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_rdata 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_write) 
            & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_waddr) 
               == (0x3fU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             << 5U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                       >> 0x1bU)))))
            ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_data
            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram
           [(0x3fU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       << 5U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                 >> 0x1bU)))]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x17U));
    vlSelf->__VdfgRegularize_hd87f99a1_43_24 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xfU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xfU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_25 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xeU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xeU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_26 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xdU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xdU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_27 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xcU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xcU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_28 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xbU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xbU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_29 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xaU) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xaU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_30 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 9U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [9U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_31 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 8U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [8U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_32 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 7U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [7U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_33 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 6U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [6U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_34 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 5U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [5U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_35 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 4U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [4U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_36 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 3U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [3U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_37 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 2U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [2U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_38 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 1U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [1U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_39 = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____VdfgRegularize_h0dbd6671_0_0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x15U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_init_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x19U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_flush_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x16U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_rdata 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_write) 
            & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_waddr) 
               == (0x3fU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                             << 5U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                       >> 0x1bU)))))
            ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__prev_data
            : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__ram
           [(0x3fU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                       << 5U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                 >> 0x1bU)))]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x17U));
    vlSelf->__VdfgRegularize_hd87f99a1_43_4 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xfU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xfU] 
                                                  == 
                                                  (0xffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 5U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_5 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xeU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xeU] 
                                                  == 
                                                  (0xffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 5U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_6 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xdU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xdU] 
                                                  == 
                                                  (0xffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 5U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_7 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xcU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xcU] 
                                                  == 
                                                  (0xffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 5U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_8 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xbU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xbU] 
                                                  == 
                                                  (0xffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 5U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_9 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xaU) 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xaU] 
                                                  == 
                                                  (0xffffffU 
                                                   & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                       << 5U) 
                                                      | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                         >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_10 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 9U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [9U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_11 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 8U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [8U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_12 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 7U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [7U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_13 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 6U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [6U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_14 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 5U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [5U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_15 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 4U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [4U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_16 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 3U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [3U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_17 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 2U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [2U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_18 = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 1U) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [1U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_43_19 = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_h8ecff9fe_0_0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x15U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_addr 
        = ((0x3fffffffULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_addr) 
           | ((QData)((IData)((0x3ffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[1U] 
                                         >> 7U)))) 
              << 0x1eU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_idx 
        = ((0x3fU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_idx)) 
           | (0xc0U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[1U] 
                       << 1U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_addr 
        = ((0xffc0000000ULL & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_addr) 
           | (IData)((IData)(((0x3ff00000U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[1U] 
                                              << 0xdU)) 
                              | ((0xffc00U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[1U] 
                                              << 3U)) 
                                 | (0x3ffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[1U] 
                                              >> 7U)))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_idx 
        = ((0xc0U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_idx)) 
           | ((0x30U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[1U] 
                        >> 1U)) | ((0xcU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[1U] 
                                            >> 3U)) 
                                   | (3U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[1U] 
                                            >> 5U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0U] 
        = ((0xffffff00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                           << 7U)) | (0xffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[1U] 
        = (((0x80U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                      << 7U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                 >> 0x19U)) | (0xffffff00U 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                                  << 7U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[2U] 
        = (((0x80U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                      << 7U)) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                                 >> 0x19U)) | (0xffffff00U 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                                  << 7U)));
    if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__prev_write) 
         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__prev_waddr) 
            == (0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                         >> 8U))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__prev_data[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__prev_data[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__prev_data[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[6U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__prev_data[3U];
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 8U))][0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 8U))][1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[5U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 8U))][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[6U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__0__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 8U))][3U];
    }
    if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__prev_write) 
         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__prev_waddr) 
            == (0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                         >> 0xeU))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[7U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__prev_data[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[8U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__prev_data[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[9U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__prev_data[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xaU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__prev_data[3U];
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[7U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 0xeU))][0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[8U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 0xeU))][1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[9U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 0xeU))][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xaU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__1__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 0xeU))][3U];
    }
    if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__prev_write) 
         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__prev_waddr) 
            == (0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                         >> 0x14U))))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xbU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__prev_data[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xcU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__prev_data[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xdU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__prev_data[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xeU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__prev_data[3U];
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xbU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 0x14U))][0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xcU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 0x14U))][1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xdU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 0x14U))][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xeU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__2__KET____DOT__gpr_ram__DOT__ram
            [(0x3fU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                       >> 0x14U))][3U];
    }
    if (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__prev_write) 
         & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__prev_waddr) 
            == (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                >> 0x1aU)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xfU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__prev_data[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x10U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__prev_data[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x11U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__prev_data[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x12U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__prev_data[3U];
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0xfU] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
            [(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
              >> 0x1aU)][0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x10U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
            [(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
              >> 0x1aU)][1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x11U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
            [(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
              >> 0x1aU)][2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x12U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__genblk6__BRA__3__KET____DOT__gpr_ram__DOT__ram
            [(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
              >> 0x1aU)][3U];
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x13U] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[0U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0U]) 
            << 4U) | (0xfU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                              >> 0x19U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x14U] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[0U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[1U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[1U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x15U] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[1U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[1U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[2U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[2U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x16U] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[2U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[2U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[3U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[3U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x17U] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[3U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[3U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[4U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[4U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x18U] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[4U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[4U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[5U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[5U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x19U] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[5U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[5U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[6U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[6U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x1aU] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[6U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[6U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[7U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[7U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x1bU] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[7U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[7U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[8U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[8U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x1cU] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[8U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[8U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[9U]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[9U]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x1dU] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[9U]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[9U]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[0xaU]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0xaU]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x1eU] 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
              ? VVortex__ConstPool__CONST_h997e551f_0[0xaU]
              : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0xaU]) 
            >> 0x1cU) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                           ? VVortex__ConstPool__CONST_h997e551f_0[0xbU]
                           : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0xbU]) 
                         << 4U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__pipe_reg2__data_in[0x1fU] 
        = (((IData)((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                      >> 3U) & (~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U]))) 
            << 4U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__genblk1__DOT__push)
                        ? VVortex__ConstPool__CONST_h997e551f_0[0xbU]
                        : vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_n[0xbU]) 
                      >> 0x1cU));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_r));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0U] 
        = ((0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0U] 
                            << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0U] 
                                      << 1U))) | ((0xfeU 
                                                   & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0U] 
                                                      << 1U)) 
                                                  | (1U 
                                                     & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x13U] 
                                                        >> 5U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[1U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[1U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[1U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[1U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[2U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[1U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[2U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[1U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[2U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[2U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[3U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[2U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[3U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[2U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[3U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[3U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[4U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[3U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[4U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[3U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[4U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[4U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[5U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[4U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[5U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[4U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[5U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[5U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[6U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[5U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[6U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[5U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[6U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[6U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[7U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[6U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[7U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[6U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[7U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[7U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[8U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[7U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[8U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[7U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[8U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[8U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[9U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[8U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[9U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[8U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[9U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[9U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xaU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[9U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xaU] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[9U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xaU] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xaU] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xbU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xaU] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xbU] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xaU] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xbU] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xbU] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xcU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xbU] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xcU] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xbU] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xcU] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xcU] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xdU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xcU] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xdU] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xcU] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xdU] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xdU] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xeU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xdU] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xeU] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xdU] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xeU] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xeU] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xfU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xeU] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xfU] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xeU] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xfU] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xfU] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x10U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xfU] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x10U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0xfU] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0x10U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x10U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x11U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0x10U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x11U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x10U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0x11U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x11U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x12U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0x11U] 
             >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x12U] 
                                    << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x11U] 
                                               >> 0x1fU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0x12U] 
                              << 8U) & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x12U] 
                                        << 1U))));
    TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x13U] 
        = ((VVortex__ConstPool__CONST_hbb110ceb_0[0x12U] 
            >> 0x18U) & ((0xfeU & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x13U] 
                                   << 1U)) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vcellout__genblk1__DOT__genblk1__DOT__out_buf__data_out[0x12U] 
                                              >> 0x1fU)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[3U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            << 8U) | vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[4U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            >> 0x18U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                         << 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[5U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            >> 0x18U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                         << 8U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[6U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            << 0x10U) | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                          >> 0x18U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                       << 8U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[7U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            >> 0x10U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[8U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            >> 0x10U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[9U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            << 0x18U) | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                          >> 0x10U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                                       << 0x10U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[0xaU] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            >> 8U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                      << 0x18U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[0xbU] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            >> 8U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                      << 0x18U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[0xcU] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            >> 8U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stanging_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                      << 0x18U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__ibuf_ready 
        = (1U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__full_r)) 
                 | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                    >> 0x19U)));
    if ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__ready))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
            = (0x7fU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U]);
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__fill_grant 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__replay_enable)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__fill_grant 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__replay_enable)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__fill_grant 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__replay_enable)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__fill_grant 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__replay_enable)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__fill_grant 
        = ((1U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__replay_enable)));
    __Vtemp_340[0U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__genblk1__DOT__entries[0U];
    __Vtemp_340[1U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__genblk1__DOT__entries[1U];
    __Vtemp_340[2U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__genblk1__DOT__entries[2U];
    __Vtemp_340[3U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__genblk1__DOT__entries[3U];
    __Vtemp_340[4U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__genblk1__DOT__entries[4U];
    __Vtemp_340[5U] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__genblk1__DOT__entries[0U] 
                        << 0x10U) | (0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__genblk1__DOT__entries[5U]));
    __Vtemp_340[6U] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__genblk1__DOT__entries[0U] 
                        >> 0x10U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__genblk1__DOT__entries[1U] 
                                     << 0x10U));
    __Vtemp_340[7U] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__genblk1__DOT__entries[1U] 
                        >> 0x10U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__genblk1__DOT__entries[2U] 
                                     << 0x10U));
    __Vtemp_340[8U] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__genblk1__DOT__entries[2U] 
                        >> 0x10U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__genblk1__DOT__entries[3U] 
                                     << 0x10U));
    __Vtemp_340[9U] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__genblk1__DOT__entries[3U] 
                        >> 0x10U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__genblk1__DOT__entries[4U] 
                                     << 0x10U));
    __Vtemp_340[0xaU] = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__genblk1__DOT__entries[4U] 
                          >> 0x10U) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__genblk1__DOT__entries[5U] 
                                       << 0x10U));
    if ((0x15fU >= (0x1ffU & ((IData)(0xb0U) * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual))))))) {
        __Vtemp_343[0U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual))))))
                             ? 0U : (__Vtemp_340[((IData)(1U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))))))) 
                           | (__Vtemp_340[(0xfU & (
                                                   ((IData)(0xb0U) 
                                                    * 
                                                    (1U 
                                                     & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))) 
                                                   >> 5U))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))))));
        __Vtemp_343[1U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual))))))
                             ? 0U : (__Vtemp_340[((IData)(2U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))))))) 
                           | (__Vtemp_340[((IData)(1U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))))));
        __Vtemp_343[2U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual))))))
                             ? 0U : (__Vtemp_340[((IData)(3U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))))))) 
                           | (__Vtemp_340[((IData)(2U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))))));
        __Vtemp_343[3U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual))))))
                             ? 0U : (__Vtemp_340[((IData)(4U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))))))) 
                           | (__Vtemp_340[((IData)(3U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))))));
        __Vtemp_343[4U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual))))))
                             ? 0U : (__Vtemp_340[((IData)(5U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))))))) 
                           | (__Vtemp_340[((IData)(4U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))))));
        __Vtemp_343[5U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual))))))
                             ? 0U : (__Vtemp_340[((IData)(6U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))))))) 
                           | (__Vtemp_340[((IData)(5U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)))))));
    } else {
        __Vtemp_343[0U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[0U];
        __Vtemp_343[1U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[1U];
        __Vtemp_343[2U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[2U];
        __Vtemp_343[3U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[3U];
        __Vtemp_343[4U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[4U];
        __Vtemp_343[5U] = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[5U];
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = __Vtemp_343[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = __Vtemp_343[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = __Vtemp_343[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = __Vtemp_343[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[4U] 
        = __Vtemp_343[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT____Vcellinp__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__data_in[5U] 
        = (((IData)((0U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual))) 
            << 0x11U) | ((0x10000U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual)) 
                                      << 0x10U)) | 
                         (0xffffU & __Vtemp_343[5U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual 
        = ((0U != (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel))
            ? (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel)
            : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_valid_out));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0U] 
        = ((0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0U] 
                            << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0U] 
                                      << 3U))) | (0x78U 
                                                  & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0U] 
                                                     << 3U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[1U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0U] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[1U] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0U] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[1U] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[1U] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[2U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[1U] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[2U] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[1U] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[2U] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[2U] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[3U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[2U] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[3U] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[2U] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[3U] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[3U] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[4U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[3U] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[4U] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[3U] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[4U] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[4U] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[5U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[4U] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[5U] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[4U] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[5U] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[5U] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[6U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[5U] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[6U] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[5U] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[6U] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[6U] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[7U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[6U] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[7U] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[6U] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[7U] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[7U] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[8U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[7U] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[8U] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[7U] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[8U] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[8U] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[9U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[8U] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[9U] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[8U] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[9U] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[9U] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0xaU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[9U] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xaU] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[9U] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xaU] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xaU] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0xbU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xaU] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xbU] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xaU] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xbU] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xbU] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0xcU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xbU] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xcU] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xbU] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xcU] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xcU] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0xdU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xcU] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xdU] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xcU] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xdU] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xdU] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0xeU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xdU] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xeU] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xdU] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xeU] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xeU] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0xfU] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xeU] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xfU] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xeU] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0xfU] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xfU] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x10U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0xfU] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x10U] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0xfU] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0x10U] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x10U] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x11U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0x10U] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x11U] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x10U] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0x11U] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x11U] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x12U] 
        = (((VVortex__ConstPool__CONST_hbb110ceb_0[0x11U] 
             >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x12U] 
                                    << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x11U] 
                                               >> 0x1dU))) 
           | (0xffffff80U & ((VVortex__ConstPool__CONST_hbb110ceb_0[0x12U] 
                              << 7U) & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x12U] 
                                        << 3U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x13U] 
        = ((0xffffffe0U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x13U]) 
           | ((VVortex__ConstPool__CONST_hbb110ceb_0[0x12U] 
               >> 0x19U) & ((0x78U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x13U] 
                                      << 3U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.req_data[0x12U] 
                                                 >> 0x1dU))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__pop 
        = ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_arb__ready_in) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__pop 
        = (((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_arb__ready_in) 
            >> 1U) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x13U] 
        = ((0x1fU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x13U]) 
           | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0U] 
              << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x14U] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0U] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[1U] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x15U] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[1U] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[2U] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x16U] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[2U] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[3U] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x17U] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[3U] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[4U] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x18U] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[4U] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[5U] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x19U] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[5U] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[6U] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x1aU] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[6U] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[7U] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x1bU] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[7U] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[8U] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x1cU] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[8U] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[9U] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x1dU] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[9U] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xaU] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x1eU] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xaU] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xbU] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x1fU] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xbU] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xcU] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x20U] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xcU] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xdU] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x21U] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xdU] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xeU] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x22U] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xeU] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xfU] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x23U] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0xfU] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0x10U] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x24U] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0x10U] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0x11U] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x25U] 
        = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0x11U] 
            >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0x12U] 
                         << 5U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_data_in[0x26U] 
        = (0x3ffU & ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0x12U] 
                      >> 0x1bU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.req_data[0x13U] 
                                   << 5U)));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_valid 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_valid 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel 
        = ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_arb__valid_in) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_req_ready_n = 0U;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_byteen_n 
        = (0xffffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                      >> 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_data_n[0U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                         >> 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_data_n[1U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                         >> 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_data_n[2U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[2U] 
                         >> 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_data_n[3U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[3U] 
                         >> 3U));
    if ((0x20U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_rw_n 
            = (1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                     >> 0x1aU));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_tag_n 
            = ((4U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                      << 1U)) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__acquire_addr_r));
        if (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__batch_completed) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__processed_mask_n = 0U;
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_req_ready_n = 1U;
        } else {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__processed_mask_n 
                = (0xfU & (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                            >> 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__current_pmask)));
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_req_ready_n = 0U;
        }
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_byteen_n 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_byteen_merged;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_data_n[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_data_n[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_data_n[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__out_req_data_n[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__req_data_merged[3U];
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__flush_unit__DOT__genblk3__BRA__0__KET____DOT__input_enable 
        = (1U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__flush_unit__DOT__flush_req_mask)) 
                 | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__flush_unit__DOT__lock_released)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[0U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[0U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[0U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[1U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[1U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[1U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[2U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[2U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[2U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[3U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[3U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[3U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[4U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[4U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[5U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[5U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[5U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[6U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[6U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[6U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[7U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[7U] 
           & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[7U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[8U] 
        = ((0x4000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[8U] 
                          << 4U)) | ((0x3c00000U & 
                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[8U] 
                                       >> 1U)) | (VVortex__ConstPool__CONST_h4d451b67_0[8U] 
                                                  & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__data_in[8U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT____Vcellout__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__data_out 
        = (0x3fU & ((0x11U >= (0x1fU & ((IData)(6U) 
                                        * (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                     ? (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_data 
                        >> (0x1fU & ((IData)(6U) * 
                                     (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                     : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT____Vxrand_h8df751e6__0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT____Vcellout__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__data_out 
        = (0x3fU & ((0x11U >= (0x1fU & ((IData)(6U) 
                                        * (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                     ? (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_data 
                        >> (0x1fU & ((IData)(6U) * 
                                     (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                     : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT____Vxrand_h8df751e6__0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT____Vcellout__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__data_out 
        = (0x3fU & ((0x11U >= (0x1fU & ((IData)(6U) 
                                        * (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                     ? (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_data 
                        >> (0x1fU & ((IData)(6U) * 
                                     (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                     : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT____Vxrand_h8df751e6__0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT____Vcellout__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__data_out 
        = (0x3fU & ((0x11U >= (0x1fU & ((IData)(6U) 
                                        * (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                     ? (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_data 
                        >> (0x1fU & ((IData)(6U) * 
                                     (3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__lzc__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                     : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT____Vxrand_h8df751e6__0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__has_collision_n 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_valid) 
            & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_valid) 
               >> 1U)) & ((3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_bank_idx)) 
                          == (3U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_bank_idx) 
                                    >> 2U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__has_collision_n 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__has_collision_n) 
           | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_valid) 
               & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_valid) 
                  >> 2U)) & ((3U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_bank_idx)) 
                             == (3U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_bank_idx) 
                                       >> 4U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__has_collision_n 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__has_collision_n) 
           | ((IData)((6U == (6U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_valid)))) 
              & ((3U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_bank_idx) 
                        >> 2U)) == (3U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_bank_idx) 
                                          >> 4U)))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_valid 
        = ((- (IData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r))) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_valid));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_execute_if.valid) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_write_data 
        = ((6U == (0xfU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                           >> 0x11U))) ? Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data
            : ((7U == (0xfU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                               >> 0x11U))) ? (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_r 
                                              | Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data)
                : (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_r 
                   & (~ Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_valid 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
            & ((6U <= (0xfU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                               >> 0x11U))) & (8U >= 
                                              (0xfU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                  >> 0x11U))))) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__no_pending_instr));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask 
        = ((0xeU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask)) 
           | ((0U < (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs1_data)) 
              & (0U != (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                              >> 0x18U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask 
        = ((0xdU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask)) 
           | (((1U < (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs1_data)) 
               & (1U != (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                               >> 0x18U)))) << 1U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask 
        = ((0xbU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask)) 
           | (((2U < (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs1_data)) 
               & (2U != (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                               >> 0x18U)))) << 2U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask 
        = ((7U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask)) 
           | (((3U < (7U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs1_data)) 
               & (3U != (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                               >> 0x18U)))) << 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_n 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_r;
    if ((2U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_n = 0U;
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_n 
        = (((~ ((IData)(0xfU) << (3U & VL_SHIFTL_III(2,32,32, 
                                                     (1U 
                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                         >> 2U)), 2U)))) 
            & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_n)) 
           | (0xfU & ((0xfU & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken)) 
                               & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                   << 0xcU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                               >> 0x14U)))) 
                      << (3U & VL_SHIFTL_III(2,32,32, 
                                             (1U & 
                                              (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                               >> 2U)), 2U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_n 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_r;
    if ((2U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_n = 0U;
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_n 
        = (((~ ((IData)(0xfU) << (3U & VL_SHIFTL_III(2,32,32, 
                                                     (1U 
                                                      & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                         >> 2U)), 2U)))) 
            & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_n)) 
           | (0xfU & (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken) 
                       & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                           << 0xcU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                       >> 0x14U))) 
                      << (3U & VL_SHIFTL_III(2,32,32, 
                                             (1U & 
                                              (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                               >> 2U)), 2U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT____VdfgRegularize_h305aea41_0_4 
        = ((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_tag_out) 
                  >> 6U)) == (1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT____Vcellout__stream_pack__tag_out)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT____VdfgRegularize_h305aea41_0_3 
        = ((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_tag_out) 
                  >> 4U)) == (1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT____Vcellout__stream_pack__tag_out)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT____VdfgRegularize_h305aea41_0_2 
        = ((1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_tag_out) 
                  >> 2U)) == (1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT____Vcellout__stream_pack__tag_out)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_pack__DOT____VdfgRegularize_h305aea41_0_1 
        = ((1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__rsp_tag_out)) 
           == (1U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT____Vcellout__stream_pack__tag_out)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_byteen_in_r = 0ULL;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_byteen_in_r 
        = (((~ (0xffffULL << (0x3fU & VL_SHIFTL_III(6,32,32, 
                                                    (3U 
                                                     & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[4U] 
                                                        >> 6U)), 4U)))) 
            & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_byteen_in_r) 
           | ((QData)((IData)((0xffffU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[5U] 
                                          >> 2U)))) 
              << (0x3fU & VL_SHIFTL_III(6,32,32, (3U 
                                                  & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[4U] 
                                                     >> 6U)), 4U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_data_in_r[0U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0[0U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_data_in_r[1U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0[1U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_data_in_r[2U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0[2U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_data_in_r[3U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0[3U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_data_in_r[4U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0[4U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_data_in_r[5U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0[5U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_data_in_r[6U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0[6U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_data_in_r[7U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0[7U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_data_in_r[8U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0[8U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_data_in_r[9U] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0[9U];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_data_in_r[0xaU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0[0xaU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_data_in_r[0xbU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0[0xbU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_data_in_r[0xcU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0[0xcU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_data_in_r[0xdU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0[0xdU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_data_in_r[0xeU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0[0xeU];
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_data_in_r[0xfU] 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0[0xfU];
    __Vtemp_354[0U] = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[1U] 
                        << 0x1dU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[0U] 
                                     >> 3U));
    __Vtemp_354[1U] = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[2U] 
                        << 0x1dU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[1U] 
                                     >> 3U));
    __Vtemp_354[2U] = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[3U] 
                        << 0x1dU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[2U] 
                                     >> 3U));
    __Vtemp_354[3U] = ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[4U] 
                        << 0x1dU) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[3U] 
                                     >> 3U));
    VL_ASSIGNSEL_WW(512,128,(0x1ffU & VL_SHIFTL_III(9,32,32, 
                                                    (3U 
                                                     & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[4U] 
                                                        >> 6U)), 7U)), vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__genblk5__DOT__mem_req_data_in_r, __Vtemp_354);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__core_req_nc_valids 
        = (1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                 & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[4U] 
                    >> 4U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__core_bus_cache_if__BRA__0__KET__.req_valid 
        = (1U & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__pipe_reg__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
                 & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[4U] 
                       >> 4U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf_enable 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_skip) 
           | (0x2000000U == (0x2000800U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_atype 
        = ((((0x3fffc00U <= (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
                             >> 6U)) & (0x3fffd00U 
                                        > (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
                                           >> 6U))) 
            << 0xbU) | ((((1U <= (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
                                  >> 6U)) & (0x400U 
                                             > (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
                                                >> 6U))) 
                         << 0xaU) | (((3U == (3U & 
                                              (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                               >> 0x13U))) 
                                      << 9U) | ((((0x3fffc00U 
                                                   <= 
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
                                                    >> 6U)) 
                                                  & (0x3fffd00U 
                                                     > 
                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
                                                      >> 6U))) 
                                                 << 8U) 
                                                | ((((1U 
                                                      <= 
                                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
                                                       >> 6U)) 
                                                     & (0x400U 
                                                        > 
                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
                                                         >> 6U))) 
                                                    << 7U) 
                                                   | (((3U 
                                                        == 
                                                        (3U 
                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                            >> 0x13U))) 
                                                       << 6U) 
                                                      | ((((0x3fffc00U 
                                                            <= 
                                                            (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
                                                             >> 6U)) 
                                                           & (0x3fffd00U 
                                                              > 
                                                              (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
                                                               >> 6U))) 
                                                          << 5U) 
                                                         | ((((1U 
                                                               <= 
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
                                                                >> 6U)) 
                                                              & (0x400U 
                                                                 > 
                                                                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
                                                                  >> 6U))) 
                                                             << 4U) 
                                                            | (((3U 
                                                                 == 
                                                                 (3U 
                                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                                     >> 0x13U))) 
                                                                << 3U) 
                                                               | ((((0x3fffc00U 
                                                                     <= 
                                                                     (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U] 
                                                                      >> 6U)) 
                                                                    & (0x3fffd00U 
                                                                       > 
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U] 
                                                                        >> 6U))) 
                                                                   << 2U) 
                                                                  | ((((1U 
                                                                        <= 
                                                                        (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U] 
                                                                         >> 6U)) 
                                                                       & (0x400U 
                                                                          > 
                                                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U] 
                                                                           >> 6U))) 
                                                                      << 1U) 
                                                                     | (3U 
                                                                        == 
                                                                        (3U 
                                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                                            >> 0x13U))))))))))))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align 
        = ((0xc0U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
                     << 6U)) | ((0x30U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
                                          << 4U)) | 
                                ((0xcU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
                                          << 2U)) | 
                                 (3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U]))));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[1U] 
            << 0x19U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0U] 
                         >> 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[1U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[2U] 
            << 0x19U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[1U] 
                         >> 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[2U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[3U] 
            << 0x19U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[2U] 
                         >> 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[3U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[4U] 
            << 0x19U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[3U] 
                         >> 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[4U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[5U] 
            << 0x19U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[4U] 
                         >> 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[5U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[6U] 
            << 0x19U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[5U] 
                         >> 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[6U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[7U] 
            << 0x19U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[6U] 
                         >> 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[7U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[8U] 
            << 0x19U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[7U] 
                         >> 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[8U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[9U] 
            << 0x19U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[8U] 
                         >> 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[9U] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xaU] 
            << 0x19U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[9U] 
                         >> 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xaU] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xbU] 
            << 0x19U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xaU] 
                         >> 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xbU] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xcU] 
            << 0x19U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xbU] 
                         >> 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xcU] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xdU] 
            << 0x19U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xcU] 
                         >> 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xdU] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xeU] 
            << 0x19U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xdU] 
                         >> 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xeU] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xfU] 
            << 0x19U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xeU] 
                         >> 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xfU] 
        = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0x10U] 
            << 0x19U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0xfU] 
                         >> 7U));
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0x10U] 
        = (0x7fU & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if__DOT__rsp_data[0U]);
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[2U] 
        = ((0x1fU & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[2U]) 
           | (0x20U & ((IData)((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET____DOT__rsp_data 
                                >> 2U)) << 5U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
        = (IData)((((QData)((IData)((0x7fffffffU & (IData)(
                                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__tag_store__DOT__ram
                                                            [
                                                            (3U 
                                                             & (IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET____DOT__rsp_data))] 
                                                            >> 4U))))) 
                    << 0x20U) | (QData)((IData)((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET____DOT__rsp_data 
                                                 >> 3U)))));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[1U] 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__tag_store__DOT__ram
                    [(3U & (IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET____DOT__rsp_data))]) 
            << 0x1fU) | (IData)(((((QData)((IData)(
                                                   (0x7fffffffU 
                                                    & (IData)(
                                                              (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__tag_store__DOT__ram
                                                               [
                                                               (3U 
                                                                & (IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET____DOT__rsp_data))] 
                                                               >> 4U))))) 
                                   << 0x20U) | (QData)((IData)(
                                                               (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET____DOT__rsp_data 
                                                                >> 3U)))) 
                                 >> 0x20U)));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[2U] 
        = ((0x20U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[2U]) 
           | (0x3fU & ((0x18U & ((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET____DOT__rsp_data) 
                                 << 3U)) | (7U & ((IData)(
                                                          vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__tag_store__DOT__ram
                                                          [
                                                          (3U 
                                                           & (IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET____DOT__rsp_data))]) 
                                                  >> 1U)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__result_fmvf[0U] 
        = (IData)(((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__dst_fmt)
                    ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                        [0U][1U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                    [0U][0U])))
                    : (0xffffffff00000000ULL | (((QData)((IData)(
                                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                                 [0U][1U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                                  [0U][0U]))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__result_fmvf[1U] 
        = (IData)((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__dst_fmt)
                     ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                         [0U][1U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                     [0U][0U])))
                     : (0xffffffff00000000ULL | (((QData)((IData)(
                                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                                  [0U][1U])) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                                   [0U][0U]))))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__result_fmvf[2U] 
        = (IData)(((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__dst_fmt)
                    ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                        [0U][3U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                    [0U][2U])))
                    : (0xffffffff00000000ULL | (((QData)((IData)(
                                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                                 [0U][3U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                                  [0U][2U]))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__result_fmvf[3U] 
        = (IData)((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__dst_fmt)
                     ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                         [0U][3U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                     [0U][2U])))
                     : (0xffffffff00000000ULL | (((QData)((IData)(
                                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                                  [0U][3U])) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                                   [0U][2U]))))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__result_fmvf[4U] 
        = (IData)(((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__dst_fmt)
                    ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                        [0U][5U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                    [0U][4U])))
                    : (0xffffffff00000000ULL | (((QData)((IData)(
                                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                                 [0U][5U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                                  [0U][4U]))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__result_fmvf[5U] 
        = (IData)((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__dst_fmt)
                     ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                         [0U][5U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                     [0U][4U])))
                     : (0xffffffff00000000ULL | (((QData)((IData)(
                                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                                  [0U][5U])) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                                   [0U][4U]))))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__result_fmvf[6U] 
        = (IData)(((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__dst_fmt)
                    ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                        [0U][7U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                    [0U][6U])))
                    : (0xffffffff00000000ULL | (((QData)((IData)(
                                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                                 [0U][7U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                                  [0U][6U]))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__result_fmvf[7U] 
        = (IData)((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__dst_fmt)
                     ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                         [0U][7U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                     [0U][6U])))
                     : (0xffffffff00000000ULL | (((QData)((IData)(
                                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                                  [0U][7U])) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                                   [0U][6U]))))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__result_fmvx[0U] 
        = (IData)(((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__dst_fmt)
                    ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                        [0U][1U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                    [0U][0U])))
                    : VL_EXTENDS_QI(64,32, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                    [0U][0U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__result_fmvx[1U] 
        = (IData)((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__dst_fmt)
                     ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                         [0U][1U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                     [0U][0U])))
                     : VL_EXTENDS_QI(64,32, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                     [0U][0U])) >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__result_fmvx[2U] 
        = (IData)(((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__dst_fmt)
                    ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                        [0U][3U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                    [0U][2U])))
                    : VL_EXTENDS_QI(64,32, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                    [0U][2U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__result_fmvx[3U] 
        = (IData)((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__dst_fmt)
                     ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                         [0U][3U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                     [0U][2U])))
                     : VL_EXTENDS_QI(64,32, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                     [0U][2U])) >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__result_fmvx[4U] 
        = (IData)(((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__dst_fmt)
                    ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                        [0U][5U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                    [0U][4U])))
                    : VL_EXTENDS_QI(64,32, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                    [0U][4U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__result_fmvx[5U] 
        = (IData)((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__dst_fmt)
                     ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                         [0U][5U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                     [0U][4U])))
                     : VL_EXTENDS_QI(64,32, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                     [0U][4U])) >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__result_fmvx[6U] 
        = (IData)(((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__dst_fmt)
                    ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                        [0U][7U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                    [0U][6U])))
                    : VL_EXTENDS_QI(64,32, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                    [0U][6U])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__result_fmvx[7U] 
        = (IData)((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__dst_fmt)
                     ? (((QData)((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                         [0U][7U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                                     [0U][6U])))
                     : VL_EXTENDS_QI(64,32, vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__operands
                                     [0U][6U])) >> 0x20U));
    if ((0x10000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        if ((0x8000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
            if ((0x4000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                                }
                            } else if ((0x200000U & 
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                                }
                            } else if ((0x100000U & 
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                                }
                            } else if ((0x80000U & 
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                                }
                            }
                        } else {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        }
                    } else if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        } else if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x12U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x11U)))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                                }
                            }
                        }
                    } else {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    }
                } else {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                }
            } else if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            } else if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        if ((0x40000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        } else if ((0x20000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        }
                    } else if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                         >> 0x12U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x11U)))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        }
                    }
                } else {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                }
            } else {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            }
        } else if ((0x4000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
            if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x40000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        if ((0x20000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        }
                    }
                } else if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x40000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    if ((0x20000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    }
                }
            } else {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            }
        } else {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
            if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                        >> 0x11U))) 
                  & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                         >> 0x11U)))) 
                 | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x11U))) 
                    & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U)))))) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
            }
        }
    } else if ((0x8000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        if ((0x4000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
            if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        if ((0x40000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        } else if ((0x20000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                            }
                        }
                    } else {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    }
                } else {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                }
            } else {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            }
        } else {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
            if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                        >> 0x11U))) 
                  & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                         >> 0x11U)))) 
                 | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x11U))) 
                    & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U)))))) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
            }
        }
    } else if ((0x4000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
            if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x40000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    } else if ((0x20000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                        }
                    }
                } else {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                }
            } else if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                } else if ((0x40000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                }
            } else if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            } else if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((0x40000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                    }
                }
            }
        } else {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
            if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                        >> 0x11U))) 
                  & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                         >> 0x11U)))) 
                 | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x11U))) 
                    & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U)))))) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
            }
        }
    } else if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
            if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            } else if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            } else if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            } else if ((0x40000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            } else if ((0x20000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
                }
            }
        } else {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
            if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                        >> 0x11U))) 
                  & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                         >> 0x11U)))) 
                 | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x11U))) 
                    & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U)))))) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
            }
        }
    } else if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
        }
    } else if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
        }
    } else if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
        }
    } else if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
        }
    } else if ((0x100000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
        }
    } else if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
        }
    } else if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                         >> 0x12U)))) {
        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                      >> 0x11U)))) {
            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 0U;
            if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                        >> 0x11U))) 
                  & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                         >> 0x11U)))) 
                 | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x11U))) 
                    & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                           >> 0x11U)))))) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_r = 1U;
            }
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT____VdfgRegularize_h6d72849d_0_0 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_req_valid) 
           & (1U == (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__core_select)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fcvt__DOT__fcvt_valid 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_req_valid) 
           & (2U == (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__core_select)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fma__DOT__fma_valid 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_req_valid) 
           & (0U == (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__core_select)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__fncp__DOT__fncp_valid 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_req_valid) 
           & (3U == (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__core_select)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__mul_valid_in 
        = ((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_execute_if__DOT__valid) 
           & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                 >> 0x13U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_unit__DOT__div_valid_in 
        = ((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__muldiv_execute_if__DOT__valid) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
              >> 0x13U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT____VdfgRegularize_hbada5a32_0_9 
        = (0x1ffffffffULL & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__0__KET____DOT__sub_in1 
                             - (((QData)((IData)(((
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                                   >> 0x11U) 
                                                  & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br[0U] 
                                                     >> 0x1fU)))) 
                                 << 0x20U) | (QData)((IData)(
                                                             Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br[0U])))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT____VdfgRegularize_hbada5a32_0_10 
        = (0x1ffffffffULL & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__1__KET____DOT__sub_in1 
                             - (((QData)((IData)(((
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                                   >> 0x11U) 
                                                  & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br[1U] 
                                                     >> 0x1fU)))) 
                                 << 0x20U) | (QData)((IData)(
                                                             Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br[1U])))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT____VdfgRegularize_hbada5a32_0_11 
        = (0x1ffffffffULL & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__2__KET____DOT__sub_in1 
                             - (((QData)((IData)(((
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                                   >> 0x11U) 
                                                  & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br[2U] 
                                                     >> 0x1fU)))) 
                                 << 0x20U) | (QData)((IData)(
                                                             Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br[2U])))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT____VdfgRegularize_hbada5a32_0_12 
        = (0x1ffffffffULL & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__3__KET____DOT__sub_in1 
                             - (((QData)((IData)(((
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
                                                   >> 0x11U) 
                                                  & (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br[3U] 
                                                     >> 0x1fU)))) 
                                 << 0x20U) | (QData)((IData)(
                                                             Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_br[3U])))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__add_result_w[0U] 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
             << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
                          >> 3U)) + vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__add_result_w[1U] 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
             << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
                          >> 3U)) + vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[1U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__add_result_w[2U] 
        = (IData)((((QData)((IData)((((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                                       << 0x1dU) | 
                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                       >> 3U)) + vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[3U]))) 
                    << 0x20U) | (QData)((IData)((((
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                                   << 0x1dU) 
                                                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                                                     >> 3U)) 
                                                 + 
                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[2U])))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__add_result_w[3U] 
        = (IData)(((((QData)((IData)((((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                                        << 0x1dU) | 
                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                        >> 3U)) + vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[3U]))) 
                     << 0x20U) | (QData)((IData)(((
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                                    << 0x1dU) 
                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                                                      >> 3U)) 
                                                  + 
                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[2U])))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__sub_result_w[0U] 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
             << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
                          >> 3U)) - vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__sub_result_w[1U] 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
             << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
                          >> 3U)) - vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[1U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__sub_result_w[2U] 
        = (IData)((((QData)((IData)((((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                                       << 0x1dU) | 
                                      (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                       >> 3U)) - vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[3U]))) 
                    << 0x20U) | (QData)((IData)((((
                                                   vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                                   << 0x1dU) 
                                                  | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                                                     >> 3U)) 
                                                 - 
                                                 vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[2U])))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__sub_result_w[3U] 
        = (IData)(((((QData)((IData)((((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
                                        << 0x1dU) | 
                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                        >> 3U)) - vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[3U]))) 
                     << 0x20U) | (QData)((IData)(((
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                                                    << 0x1dU) 
                                                   | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                                                      >> 3U)) 
                                                  - 
                                                  vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[2U])))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT____VdfgRegularize_hbada5a32_0_1 
        = (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in1_PC[0U] 
           + vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT____VdfgExtracted_hdacb4d6f__0 
        = (IData)((0x1ffffffffULL & VL_SHIFTRS_QQI(33,33,5, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__0__KET____DOT__sub_in1, 
                                                   (0x1fU 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[0U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT____VdfgExtracted_h93b5c3e3__0 
        = (IData)((0x1ffffffffULL & VL_SHIFTRS_QQI(33,33,5, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__1__KET____DOT__sub_in1, 
                                                   (0x1fU 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[1U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT____VdfgExtracted_hc0d37bb0__0 
        = (IData)((0x1ffffffffULL & VL_SHIFTRS_QQI(33,33,5, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__2__KET____DOT__sub_in1, 
                                                   (0x1fU 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[2U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT____VdfgExtracted_h161d47aa__0 
        = (IData)((0x1ffffffffULL & VL_SHIFTRS_QQI(33,33,5, Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__genblk3__BRA__3__KET____DOT__sub_in1, 
                                                   (0x1fU 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[3U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT____VdfgExtracted_h876ea80e__0 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
             << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[8U] 
                          >> 3U)) << (0x1fU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[0U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT____VdfgExtracted_h908a0459__0 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
             << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[9U] 
                          >> 3U)) << (0x1fU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[1U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT____VdfgExtracted_h91fa86cf__0 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
             << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
                          >> 3U)) << (0x1fU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[2U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT____VdfgExtracted_h8e9ff27e__0 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
             << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
                          >> 3U)) << (0x1fU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__alu_int__DOT__alu_in2_imm[3U]));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_init_st0) 
           | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st0) 
              | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_flush_st0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_init_st0) 
           | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st0) 
              | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_flush_st0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_init_st0) 
           | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st0) 
              | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_flush_st0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_init_st0) 
           | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st0) 
              | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_flush_st0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__genblk3__BRA__0__KET____DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_init_st0) 
           | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st0) 
              | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_flush_st0)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r 
        = vlSelf->__Vdly__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__stream_unpack__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_data_in[0U] 
        = (IData)((((QData)((IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[2U] 
                                           >> 7U)))) 
                    << 0x30U) | (((QData)((IData)((0x3ffU 
                                                   & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_addr)))) 
                                  << 0x26U) | (((QData)((IData)(
                                                                (0xfU 
                                                                 & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[2U] 
                                                                    >> 3U)))) 
                                                << 0x22U) 
                                               | (0x3ffffffffULL 
                                                  & (((QData)((IData)(
                                                                      vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[0U]))))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_data_in[1U] 
        = ((0xfffe0000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_data_in[1U]) 
           | (IData)(((((QData)((IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[2U] 
                                               >> 7U)))) 
                        << 0x30U) | (((QData)((IData)(
                                                      (0x3ffU 
                                                       & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_addr)))) 
                                      << 0x26U) | (
                                                   ((QData)((IData)(
                                                                    (0xfU 
                                                                     & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[2U] 
                                                                        >> 3U)))) 
                                                    << 0x22U) 
                                                   | (0x3ffffffffULL 
                                                      & (((QData)((IData)(
                                                                          vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[1U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[0U]))))))) 
                      >> 0x20U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_data_in[1U] 
        = ((0x1ffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_data_in[1U]) 
           | ((IData)((((QData)((IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[2U] 
                                               >> 7U)))) 
                        << 0x30U) | (((QData)((IData)(
                                                      (0x3ffU 
                                                       & (IData)(
                                                                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_addr 
                                                                  >> 0xaU))))) 
                                      << 0x26U) | (
                                                   ((QData)((IData)(
                                                                    (0xfU 
                                                                     & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[2U] 
                                                                        >> 3U)))) 
                                                    << 0x22U) 
                                                   | (0x3ffffffffULL 
                                                      & (((QData)((IData)(
                                                                          vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[1U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[0U])))))))) 
              << 0x11U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_data_in[2U] 
        = (((IData)((((QData)((IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[2U] 
                                             >> 7U)))) 
                      << 0x30U) | (((QData)((IData)(
                                                    (0x3ffU 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_addr 
                                                                >> 0xaU))))) 
                                    << 0x26U) | (((QData)((IData)(
                                                                  (0xfU 
                                                                   & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[2U] 
                                                                      >> 3U)))) 
                                                  << 0x22U) 
                                                 | (0x3ffffffffULL 
                                                    & (((QData)((IData)(
                                                                        vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[1U])) 
                                                        << 0x20U) 
                                                       | (QData)((IData)(
                                                                         vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[0U])))))))) 
            >> 0xfU) | ((IData)(((((QData)((IData)(
                                                   (1U 
                                                    & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[2U] 
                                                       >> 7U)))) 
                                   << 0x30U) | (((QData)((IData)(
                                                                 (0x3ffU 
                                                                  & (IData)(
                                                                            (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_addr 
                                                                             >> 0xaU))))) 
                                                 << 0x26U) 
                                                | (((QData)((IData)(
                                                                    (0xfU 
                                                                     & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[2U] 
                                                                        >> 3U)))) 
                                                    << 0x22U) 
                                                   | (0x3ffffffffULL 
                                                      & (((QData)((IData)(
                                                                          vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[1U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[0U]))))))) 
                                 >> 0x20U)) << 0x11U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_data_in[3U] 
        = ((0xfffffffcU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_data_in[3U]) 
           | ((IData)(((((QData)((IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[2U] 
                                                >> 7U)))) 
                         << 0x30U) | (((QData)((IData)(
                                                       (0x3ffU 
                                                        & (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_addr 
                                                                   >> 0xaU))))) 
                                       << 0x26U) | 
                                      (((QData)((IData)(
                                                        (0xfU 
                                                         & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[2U] 
                                                            >> 3U)))) 
                                        << 0x22U) | 
                                       (0x3ffffffffULL 
                                        & (((QData)((IData)(
                                                            vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[1U])) 
                                            << 0x20U) 
                                           | (QData)((IData)(
                                                             vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[0U]))))))) 
                       >> 0x20U)) >> 0xfU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_data_in[3U] 
        = ((3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_data_in[3U]) 
           | ((IData)((((QData)((IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[2U] 
                                               >> 7U)))) 
                        << 0x30U) | (((QData)((IData)(
                                                      (0x3ffU 
                                                       & (IData)(
                                                                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_addr 
                                                                  >> 0x14U))))) 
                                      << 0x26U) | (
                                                   ((QData)((IData)(
                                                                    (0xfU 
                                                                     & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[2U] 
                                                                        >> 3U)))) 
                                                    << 0x22U) 
                                                   | (0x3ffffffffULL 
                                                      & (((QData)((IData)(
                                                                          vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[1U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[0U])))))))) 
              << 2U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_data_in[4U] 
        = ((0xfff80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_data_in[4U]) 
           | (((IData)((((QData)((IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[2U] 
                                                >> 7U)))) 
                         << 0x30U) | (((QData)((IData)(
                                                       (0x3ffU 
                                                        & (IData)(
                                                                  (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_addr 
                                                                   >> 0x14U))))) 
                                       << 0x26U) | 
                                      (((QData)((IData)(
                                                        (0xfU 
                                                         & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[2U] 
                                                            >> 3U)))) 
                                        << 0x22U) | 
                                       (0x3ffffffffULL 
                                        & (((QData)((IData)(
                                                            vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[1U])) 
                                            << 0x20U) 
                                           | (QData)((IData)(
                                                             vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[0U])))))))) 
               >> 0x1eU) | ((IData)(((((QData)((IData)(
                                                       (1U 
                                                        & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[2U] 
                                                           >> 7U)))) 
                                       << 0x30U) | 
                                      (((QData)((IData)(
                                                        (0x3ffU 
                                                         & (IData)(
                                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_addr 
                                                                    >> 0x14U))))) 
                                        << 0x26U) | 
                                       (((QData)((IData)(
                                                         (0xfU 
                                                          & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[2U] 
                                                             >> 3U)))) 
                                         << 0x22U) 
                                        | (0x3ffffffffULL 
                                           & (((QData)((IData)(
                                                               vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[1U])) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[0U]))))))) 
                                     >> 0x20U)) << 2U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_data_in[4U] 
        = ((0x7ffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_data_in[4U]) 
           | ((IData)((((QData)((IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[2U] 
                                               >> 7U)))) 
                        << 0x30U) | (((QData)((IData)(
                                                      (0x3ffU 
                                                       & (IData)(
                                                                 (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_addr 
                                                                  >> 0x1eU))))) 
                                      << 0x26U) | (
                                                   ((QData)((IData)(
                                                                    (0xfU 
                                                                     & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[2U] 
                                                                        >> 3U)))) 
                                                    << 0x22U) 
                                                   | (0x3ffffffffULL 
                                                      & (((QData)((IData)(
                                                                          vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[1U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[0U])))))))) 
              << 0x13U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_data_in[5U] 
        = (((IData)((((QData)((IData)((1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[2U] 
                                             >> 7U)))) 
                      << 0x30U) | (((QData)((IData)(
                                                    (0x3ffU 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_addr 
                                                                >> 0x1eU))))) 
                                    << 0x26U) | (((QData)((IData)(
                                                                  (0xfU 
                                                                   & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[2U] 
                                                                      >> 3U)))) 
                                                  << 0x22U) 
                                                 | (0x3ffffffffULL 
                                                    & (((QData)((IData)(
                                                                        vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[1U])) 
                                                        << 0x20U) 
                                                       | (QData)((IData)(
                                                                         vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[0U])))))))) 
            >> 0xdU) | ((IData)(((((QData)((IData)(
                                                   (1U 
                                                    & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[2U] 
                                                       >> 7U)))) 
                                   << 0x30U) | (((QData)((IData)(
                                                                 (0x3ffU 
                                                                  & (IData)(
                                                                            (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_addr 
                                                                             >> 0x1eU))))) 
                                                 << 0x26U) 
                                                | (((QData)((IData)(
                                                                    (0xfU 
                                                                     & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[2U] 
                                                                        >> 3U)))) 
                                                    << 0x22U) 
                                                   | (0x3ffffffffULL 
                                                      & (((QData)((IData)(
                                                                          vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[1U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[0U]))))))) 
                                 >> 0x20U)) << 0x13U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_data_in[6U] 
        = (0xfU & ((IData)(((((QData)((IData)((1U & 
                                               (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[2U] 
                                                >> 7U)))) 
                              << 0x30U) | (((QData)((IData)(
                                                            (0x3ffU 
                                                             & (IData)(
                                                                       (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_bank_addr 
                                                                        >> 0x1eU))))) 
                                            << 0x26U) 
                                           | (((QData)((IData)(
                                                               (0xfU 
                                                                & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[2U] 
                                                                   >> 3U)))) 
                                               << 0x22U) 
                                              | (0x3ffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[1U])) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[0U]))))))) 
                            >> 0x20U)) >> 0xdU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual 
        = ((0U != (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel))
            ? (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel)
            : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in));
    vlSelf->mem_req_rw = (1U & (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x13U] 
                                >> 5U));
    vlSelf->mem_req_byteen = (((QData)((IData)(TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x13U])) 
                               << 0x3bU) | (((QData)((IData)(
                                                             TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x12U])) 
                                             << 0x1bU) 
                                            | ((QData)((IData)(
                                                               TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x11U])) 
                                               >> 5U)));
    vlSelf->mem_req_addr = (0x3ffffffU & ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x11U] 
                                           << 0x15U) 
                                          | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x10U] 
                                             >> 0xbU)));
    vlSelf->mem_req_data[0U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[1U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0U] 
                                              >> 8U));
    vlSelf->mem_req_data[1U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[2U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[1U] 
                                              >> 8U));
    vlSelf->mem_req_data[2U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[3U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[2U] 
                                              >> 8U));
    vlSelf->mem_req_data[3U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[4U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[3U] 
                                              >> 8U));
    vlSelf->mem_req_data[4U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[5U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[4U] 
                                              >> 8U));
    vlSelf->mem_req_data[5U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[6U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[5U] 
                                              >> 8U));
    vlSelf->mem_req_data[6U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[7U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[6U] 
                                              >> 8U));
    vlSelf->mem_req_data[7U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[8U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[7U] 
                                              >> 8U));
    vlSelf->mem_req_data[8U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[9U] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[8U] 
                                              >> 8U));
    vlSelf->mem_req_data[9U] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xaU] 
                                 << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[9U] 
                                              >> 8U));
    vlSelf->mem_req_data[0xaU] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xbU] 
                                   << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xaU] 
                                                >> 8U));
    vlSelf->mem_req_data[0xbU] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xcU] 
                                   << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xbU] 
                                                >> 8U));
    vlSelf->mem_req_data[0xcU] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xdU] 
                                   << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xcU] 
                                                >> 8U));
    vlSelf->mem_req_data[0xdU] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xeU] 
                                   << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xdU] 
                                                >> 8U));
    vlSelf->mem_req_data[0xeU] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xfU] 
                                   << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xeU] 
                                                >> 8U));
    vlSelf->mem_req_data[0xfU] = ((TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0x10U] 
                                   << 0x18U) | (TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0xfU] 
                                                >> 8U));
    vlSelf->mem_req_tag = (0xffU & TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET____DOT__req_data[0U]);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r = 0U;
    if ((0x10000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        if ((0x8000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
            if ((0x4000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x16U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x15U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x14U)))) {
                                        if ((1U & (~ 
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x13U)))) {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                                = (
                                                   (0x40000U 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
                                                    ? 
                                                   ((0x20000U 
                                                     & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
                                                     ? 0xffff0000U
                                                     : 1U)
                                                    : 4U);
                                        }
                                    }
                                }
                            }
                        }
                    } else if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                         >> 0x17U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x16U)))) {
                            if ((0x200000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x14U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x13U)))) {
                                        if ((0x40000U 
                                             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r = 0U;
                                        } else if (
                                                   (0x20000U 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r = 0U;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            } else if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                 >> 0x19U)))) {
                if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x16U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x15U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x14U)))) {
                                    if ((0x80000U & 
                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                        if ((1U & (~ 
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x12U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U)))) {
                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                                    = 
                                                    (0xfU 
                                                     & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks) 
                                                        >> 
                                                        (0xfU 
                                                         & VL_SHIFTL_III(4,32,32, 
                                                                         (3U 
                                                                          & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                                             >> 0x18U)), 2U))));
                                            }
                                        }
                                    } else if ((0x40000U 
                                                & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                            = ((0x20000U 
                                                & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
                                                ? (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps)
                                                : 0U);
                                    } else if ((0x20000U 
                                                & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                            = (3U & 
                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                >> 0x18U));
                                    }
                                }
                            }
                        }
                    }
                }
            }
        } else if ((0x4000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
            if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0x17U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x16U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x15U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x14U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x13U)))) {
                                        if ((0x40000U 
                                             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U)))) {
                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                                    = 
                                                    (0xfffU 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__instret 
                                                                >> 0x20U)));
                                            }
                                        } else {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                                = (
                                                   (0x20000U 
                                                    & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
                                                    ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT____Vxrand_h8df4b479__1
                                                    : 
                                                   (0xfffU 
                                                    & (IData)(
                                                              (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__cycles 
                                                               >> 0x20U))));
                                        }
                                    }
                                }
                            }
                        }
                    }
                } else if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                     >> 0x17U)))) {
                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0x16U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x15U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x14U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x13U)))) {
                                    if ((0x40000U & 
                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                        if ((1U & (~ 
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x11U)))) {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                                = (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__instret);
                                        }
                                    } else {
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                            = ((0x20000U 
                                                & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
                                                ? vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT____Vxrand_h8df4b479__0
                                                : (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__cycles));
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else if ((0x8000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        if ((0x4000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
            if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                              >> 0x18U)))) {
                    if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x16U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x15U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x14U)))) {
                                    if ((0x80000U & 
                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                        if ((1U & (~ 
                                                   (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                    >> 0x12U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                     >> 0x11U)))) {
                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r = 0U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else if ((0x4000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
            if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                              >> 0x17U)))) {
                    if ((0x400000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x14U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x13U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x12U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) {
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r = 0U;
                                    }
                                }
                            }
                        }
                    }
                }
            } else if ((0x800000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                              >> 0x16U)))) {
                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0x15U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x14U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x13U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x12U)))) {
                                    if ((0x20000U & 
                                         vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r = 0U;
                                    }
                                }
                            }
                        }
                    }
                }
            } else if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                 >> 0x16U)))) {
                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                              >> 0x15U)))) {
                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0x14U)))) {
                        if ((0x80000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x12U)))) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r = 0U;
                            }
                        } else {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r 
                                = ((0x40000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
                                    ? 0U : ((0x20000U 
                                             & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])
                                             ? 0x40901120U
                                             : 0U));
                        }
                    }
                }
            }
        }
    } else if ((0x2000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
        if ((0x1000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU])) {
            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                          >> 0x17U)))) {
                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                              >> 0x16U)))) {
                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                  >> 0x15U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                      >> 0x14U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                          >> 0x13U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                              >> 0x12U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                  >> 0x11U)))) {
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_r = 0U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__ready_warps 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps)) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__fill_enable 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__fill_grant) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_valid_out));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[0U] 
        = (((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
             << 0x1cU) | (0xffffff8U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U] 
                                        >> 4U))) | 
           (7U & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__data_table__DOT__ram
                         [(1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U])])));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[1U] 
        = ((7U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                  >> 4U)) | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                              << 0x1cU) | (0xffffff8U 
                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[1U] 
                                              >> 4U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[2U] 
        = ((7U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                  >> 4U)) | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U] 
                              << 0x1cU) | (0xffffff8U 
                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[2U] 
                                              >> 4U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[3U] 
        = ((7U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U] 
                  >> 4U)) | ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U] 
                              << 0x1cU) | (0xffffff8U 
                                           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[3U] 
                                              >> 4U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[4U] 
        = (((IData)((0xfffffffffffULL & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__data_table__DOT__ram
                                         [(1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U])] 
                                         >> 3U))) << 3U) 
           | (7U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[4U] 
                    >> 4U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_buf__data_in[5U] 
        = (((IData)((0xfffffffffffULL & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__data_table__DOT__ram
                                         [(1U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U])] 
                                         >> 3U))) >> 0x1dU) 
           | ((IData)(((0xfffffffffffULL & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__tag_store__DOT__data_table__DOT__ram
                                            [(1U & 
                                              vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__data_out_r[0U])] 
                                            >> 3U)) 
                       >> 0x20U)) << 3U));
    if ((1U & ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
               & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                  >> 8U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[0U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[0U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[1U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[1U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[2U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[2U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[3U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[3U];
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__buffer[4U] 
            = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__genblk1__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[4U];
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r = 0ULL;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
        = (((~ (0xffffULL << (0x3fU & VL_SHIFTL_III(6,32,32, 
                                                    (3U 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                        >> 0xfU)), 4U)))) 
            & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r) 
           | ((QData)((IData)((0xffffU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                           << 0xfU) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                             >> 0x11U))))) 
              << (0x3fU & VL_SHIFTL_III(6,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                     >> 0xfU)), 4U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_creq_wr_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0xa000000U == (0xa000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__mshr_release_st1 
        = (1U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                  >> 2U) | ((~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 0x19U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x1dU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT____VdfgRegularize_h93a04614_0_4 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x1eU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__do_creq_rd_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0x8000000U == (0xa000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r = 0ULL;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
        = (((~ (0xffffULL << (0x3fU & VL_SHIFTL_III(6,32,32, 
                                                    (3U 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                        >> 0xfU)), 4U)))) 
            & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r) 
           | ((QData)((IData)((0xffffU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                           << 0xfU) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                             >> 0x11U))))) 
              << (0x3fU & VL_SHIFTL_III(6,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                     >> 0xfU)), 4U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_creq_wr_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0xa000000U == (0xa000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__mshr_release_st1 
        = (1U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                  >> 2U) | ((~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 0x19U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x1dU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT____VdfgRegularize_h62b89d93_0_4 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x1eU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__do_creq_rd_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0x8000000U == (0xa000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r = 0ULL;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
        = (((~ (0xffffULL << (0x3fU & VL_SHIFTL_III(6,32,32, 
                                                    (3U 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                        >> 0xfU)), 4U)))) 
            & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r) 
           | ((QData)((IData)((0xffffU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                           << 0xfU) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                             >> 0x11U))))) 
              << (0x3fU & VL_SHIFTL_III(6,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                     >> 0xfU)), 4U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_creq_wr_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0xa000000U == (0xa000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__mshr_release_st1 
        = (1U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                  >> 2U) | ((~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 0x19U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x1dU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT____VdfgRegularize_h0dbd6671_0_4 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x1eU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__do_creq_rd_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0x8000000U == (0xa000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT_____05Fcache_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT_____05Fcache_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r = 0ULL;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r 
        = (((~ (0xffffULL << (0x3fU & VL_SHIFTL_III(6,32,32, 
                                                    (3U 
                                                     & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                        >> 0xfU)), 4U)))) 
            & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__genblk7__DOT__write_byteen_r) 
           | ((QData)((IData)((0xffffU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[1U] 
                                           << 0xfU) 
                                          | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                             >> 0x11U))))) 
              << (0x3fU & VL_SHIFTL_III(6,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                                                     >> 0xfU)), 4U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0xa000000U == (0xa000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mshr_release_st1 
        = (1U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                  >> 2U) | ((~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 0x19U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x1dU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_h8ecff9fe_0_4 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x1eU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0x8000000U == (0xa000000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT_____05Fcache_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT_____05Fcache_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0xa0000U == (0xa0000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__mshr_release_st1 
        = (1U & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U] 
                  >> 2U) | ((~ vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                            & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
                               >> 0x11U))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_hae94a066_0_4 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U] 
              >> 0x16U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (IData)((0x80000U == (0xa0000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__stall_out 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__valid_in 
        = ((0xdU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__valid_in)) 
           | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
              << 1U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__stall_out 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__valid_in 
        = ((0xbU & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__valid_in)) 
           | ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__genblk5__BRA__0__KET____DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
              << 2U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_qual 
        = ((0U != (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel))
            ? (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__requests_sel)
            : (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__rsp_arb__valid_in));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT_____05Farb_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT_____05Fschedule_reset__DOT__genblk1__DOT__reset_r;
    Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_valid 
        = Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__stall_out 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__genblk1__BRA__0__KET____DOT__genblk1__DOT__mem_coalescer__DOT__in_req_ready_n)) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__req_global_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT_____05Fissue_reset__DOT__genblk1__DOT__reset_r;
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__core_bus2_if__BRA__0__KET__.req_valid 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__flush_unit__DOT__genblk3__BRA__0__KET____DOT__input_enable));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__icache_req_fire 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_if_fire 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_global_buf__valid_in 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_global));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT____Vcellinp__genblk3__BRA__0__KET____DOT__req_local_buf__valid_in 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk3__BRA__0__KET____DOT__is_addr_local));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_ready 
        = ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__ibuf_ready));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT_____05Fmem_scheduler_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[0U] 
        = (IData)((((QData)((IData)((7U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                           >> 2U)))) 
                    << 0x20U) | (QData)((IData)(((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[1U] 
                                                  << 0x1eU) 
                                                 | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[0U] 
                                                    >> 2U))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[1U] 
        = ((0xfffffff8U & ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[5U] 
                            << 0x15U) | (0x1ffff8U 
                                         & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                            >> 0xbU)))) 
           | (IData)(((((QData)((IData)((7U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                               >> 2U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[1U] 
                                                      << 0x1eU) 
                                                     | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[0U] 
                                                        >> 2U))))) 
                      >> 0x20U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[2U] 
        = ((0xffffffc0U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[2U]) 
           | ((0x20U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[8U] 
                        >> 0x15U)) | ((0x1eU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[8U] 
                                                >> 5U)) 
                                      | (1U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[5U] 
                                               >> 0xbU)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[2U] 
        = ((0x3fU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[2U]) 
           | ((IData)((((QData)((IData)((7U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                               >> 5U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[2U] 
                                                      << 0x1eU) 
                                                     | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[1U] 
                                                        >> 2U)))))) 
              << 6U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[3U] 
        = (((IData)((((QData)((IData)((7U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                             >> 5U)))) 
                      << 0x20U) | (QData)((IData)((
                                                   (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[2U] 
                                                    << 0x1eU) 
                                                   | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[1U] 
                                                      >> 2U)))))) 
            >> 0x1aU) | ((0xfffffe00U & ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[6U] 
                                          << 0x1dU) 
                                         | (0x1ffffe00U 
                                            & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[5U] 
                                               >> 3U)))) 
                         | ((IData)(((((QData)((IData)(
                                                       (7U 
                                                        & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                                           >> 5U)))) 
                                       << 0x20U) | (QData)((IData)(
                                                                   ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[2U] 
                                                                     << 0x1eU) 
                                                                    | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[1U] 
                                                                       >> 2U))))) 
                                     >> 0x20U)) << 6U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[4U] 
        = ((0xfffff000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[4U]) 
           | (((0x3fU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[6U] 
                         >> 3U)) | ((IData)(((((QData)((IData)(
                                                               (7U 
                                                                & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                                                   >> 5U)))) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[2U] 
                                                                  << 0x1eU) 
                                                                 | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[1U] 
                                                                    >> 2U))))) 
                                             >> 0x20U)) 
                                    >> 0x1aU)) | ((0x800U 
                                                   & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[8U] 
                                                      >> 0xfU)) 
                                                  | ((0x780U 
                                                      & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[8U] 
                                                         >> 3U)) 
                                                     | (0x40U 
                                                        & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[6U] 
                                                           >> 3U))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[4U] 
        = ((0xfffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[4U]) 
           | ((IData)((((QData)((IData)((7U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                               >> 8U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[3U] 
                                                      << 0x1eU) 
                                                     | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[2U] 
                                                        >> 2U)))))) 
              << 0xcU));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[5U] 
        = (((IData)((((QData)((IData)((7U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                             >> 8U)))) 
                      << 0x20U) | (QData)((IData)((
                                                   (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[3U] 
                                                    << 0x1eU) 
                                                   | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[2U] 
                                                      >> 2U)))))) 
            >> 0x14U) | ((0xffff8000U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[6U] 
                                         << 5U)) | 
                         ((IData)(((((QData)((IData)(
                                                     (7U 
                                                      & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                                         >> 8U)))) 
                                     << 0x20U) | (QData)((IData)(
                                                                 ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[3U] 
                                                                   << 0x1eU) 
                                                                  | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[2U] 
                                                                     >> 2U))))) 
                                   >> 0x20U)) << 0xcU)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[6U] 
        = ((0xfffc0000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[6U]) 
           | (((0xfffU & ((0xfe0U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[7U] 
                                     << 5U)) | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[6U] 
                                                >> 0x1bU))) 
               | ((IData)(((((QData)((IData)((7U & 
                                              (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                               >> 8U)))) 
                             << 0x20U) | (QData)((IData)(
                                                         ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[3U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[2U] 
                                                             >> 2U))))) 
                           >> 0x20U)) >> 0x14U)) | 
              ((0x20000U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[8U] 
                            >> 9U)) | ((0x1e000U & 
                                        (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[8U] 
                                         >> 1U)) | 
                                       (0x1000U & (
                                                   vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[7U] 
                                                   << 5U))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[6U] 
        = ((0x3ffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[6U]) 
           | ((IData)((((QData)((IData)((7U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                               >> 0xbU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                                      << 0x1eU) 
                                                     | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[3U] 
                                                        >> 2U)))))) 
              << 0x12U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[7U] 
        = (((IData)((((QData)((IData)((7U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                             >> 0xbU)))) 
                      << 0x20U) | (QData)((IData)((
                                                   (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                                    << 0x1eU) 
                                                   | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[3U] 
                                                      >> 2U)))))) 
            >> 0xeU) | ((0xffe00000U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[7U] 
                                        << 0xdU)) | 
                        ((IData)(((((QData)((IData)(
                                                    (7U 
                                                     & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                                        >> 0xbU)))) 
                                    << 0x20U) | (QData)((IData)(
                                                                ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                                                  << 0x1eU) 
                                                                 | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[3U] 
                                                                    >> 2U))))) 
                                  >> 0x20U)) << 0x12U)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__genblk4__BRA__0__KET____DOT__lsu_adapter__DOT__req_data_in[8U] 
        = (0xffffffU & (((0x3ffffU & ((0x3e000U & (
                                                   vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[8U] 
                                                   << 0xdU)) 
                                      | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[7U] 
                                         >> 0x13U))) 
                         | ((IData)(((((QData)((IData)(
                                                       (7U 
                                                        & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                                           >> 0xbU)))) 
                                       << 0x20U) | (QData)((IData)(
                                                                   ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[4U] 
                                                                     << 0x1eU) 
                                                                    | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[3U] 
                                                                       >> 2U))))) 
                                     >> 0x20U)) >> 0xeU)) 
                        | ((0x800000U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[8U] 
                                         >> 3U)) | 
                           ((0x780000U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[8U] 
                                          << 1U)) | 
                            (0x40000U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__lsu_switch_if__BRA__0__KET__.req_data[8U] 
                                         << 0xdU))))));
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT____Vcellinp__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__ready_out) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                 >> 8U) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT____Vcellinp__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__ready_out) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                 >> 8U) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT____Vcellinp__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__ready_out) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                 >> 8U) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
    }
    if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT____Vcellinp__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__ready_out) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 0U;
    } else if ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__fair_arbiter__DOT__genblk1__DOT__priority_arbiter__DOT__genblk1__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                 >> 8U) & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer = 1U;
    }
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.ready 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT____Vcellinp__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__ready_out) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__has_collision_n)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q 
        = (((IData)((((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_valid) 
                      >> 2U) & (0U == (0x3000U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs)))) 
            << 2U) | (((IData)((((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_valid) 
                                 >> 1U) & (0U == (0xc0U 
                                                  & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs)))) 
                       << 1U) | ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_valid) 
                                 & (0U == (3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q 
        = (((IData)((((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_valid) 
                      >> 2U) & (0x1000U == (0x3000U 
                                            & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs)))) 
            << 2U) | (((IData)((((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_valid) 
                                 >> 1U) & (0x40U == 
                                           (0xc0U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs)))) 
                       << 1U) | ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_valid) 
                                 & (1U == (3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q 
        = (((IData)((((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_valid) 
                      >> 2U) & (0x2000U == (0x3000U 
                                            & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs)))) 
            << 2U) | (((IData)((((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_valid) 
                                 >> 1U) & (0x80U == 
                                           (0xc0U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs)))) 
                       << 1U) | ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_valid) 
                                 & (2U == (3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q 
        = (((IData)((((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_valid) 
                      >> 2U) & (0x3000U == (0x3000U 
                                            & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs)))) 
            << 2U) | (((IData)((((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_valid) 
                                 >> 1U) & (0xc0U == 
                                           (0xc0U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs)))) 
                       << 1U) | ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_in_valid) 
                                 & (3U == (3U & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__issue__DOT__issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_regs)))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_valid) 
           & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellinp__csr_data__write_enable 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_valid) 
           & ((6U == (0xfU & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                              >> 0x11U))) | (0U != Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_first 
        = ((7U & VL_COUNTONES_I((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_n))) 
           >= (7U & VL_COUNTONES_I((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_n))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT_____05Flmem_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT_____05Flmem_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT_____05Flmem_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__per_output_ready_in 
        = (((((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
              & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arb_onehot) 
                 >> 3U)) << 0xfU) | ((0x4000U & (((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
                                                  << 0xeU) 
                                                 & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arb_onehot) 
                                                    << 0xcU))) 
                                     | (0x3000U & (
                                                   ((- (IData)(
                                                               (1U 
                                                                & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer))))) 
                                                    & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arb_onehot)) 
                                                   << 0xcU)))) 
           | (((((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
                 & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arb_onehot) 
                    >> 3U)) << 0xbU) | ((0x400U & (
                                                   ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
                                                    << 0xaU) 
                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arb_onehot) 
                                                      << 8U))) 
                                        | (0x300U & 
                                           (((- (IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer))))) 
                                             & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arb_onehot)) 
                                            << 8U)))) 
              | (((((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
                    & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arb_onehot) 
                       >> 3U)) << 7U) | ((0x40U & (
                                                   ((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
                                                    << 6U) 
                                                   & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arb_onehot) 
                                                      << 4U))) 
                                         | (0x30U & 
                                            (((- (IData)(
                                                         (1U 
                                                          & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer))))) 
                                              & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arb_onehot)) 
                                             << 4U)))) 
                 | ((((~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
                      & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arb_onehot) 
                         >> 3U)) << 3U) | ((4U & ((
                                                   (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer)) 
                                                   << 2U) 
                                                  & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arb_onehot))) 
                                           | (3U & 
                                              ((- (IData)(
                                                          (1U 
                                                           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__use_buffer))))) 
                                               & (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__arb_onehot))))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_valid_out 
        = (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
            << 3U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
                       << 2U) | (((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r) 
                                  << 1U) | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__xbar_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__valid_out_r))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT_____05Fslice_reset__DOT__genblk1__DOT__reset_r 
        = vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__lmem_unit__DOT_____05Flmem_reset__DOT__genblk1__DOT__reset_r;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__push 
        = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r) 
           & ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__mem_req_buf__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
              | (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk2__DOT__cache_bypass__DOT__core_req_nc_valids)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__genblk3__DOT__cache__DOT__flush_unit__DOT__flush_req_mask 
        = ((IData)(vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__caches__BRA__0__KET____DOT__cache_wrap__DOT__core_bus_cache_if__BRA__0__KET__.req_valid) 
           & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[4U] 
              >> 3U));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_valid 
        = ((((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_r) 
             & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_skip))) 
            & (~ ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf_enable) 
                  & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk1__DOT__stream_buffer__DOT__genblk1__DOT__genblk1__DOT__ready_in_r))))) 
           & (~ (IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__fence_lock)));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__0__KET____DOT__mem_req_byteen_r = 0U;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__1__KET____DOT__mem_req_byteen_r = 0U;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__2__KET____DOT__mem_req_byteen_r = 0U;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__3__KET____DOT__mem_req_byteen_r = 0U;
    if ((0U == (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                      >> 0x11U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__0__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__0__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (3U & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__1__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__1__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                >> 2U)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__2__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__2__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                >> 4U)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__3__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__3__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                >> 6U)))));
    } else if ((1U == (3U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                             >> 0x11U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__0__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__0__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (2U & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__0__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__0__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (1U | (2U 
                                                & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__1__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__1__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (2U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                >> 2U)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__1__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__1__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (1U | (2U 
                                                & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                   >> 2U))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__2__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__2__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (2U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                >> 4U)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__2__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__2__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (1U | (2U 
                                                & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                   >> 4U))))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__3__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__3__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (2U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                >> 6U)))));
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__3__KET____DOT__mem_req_byteen_r 
            = ((IData)(vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__3__KET____DOT__mem_req_byteen_r) 
               | (0xfU & ((IData)(1U) << (1U | (2U 
                                                & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                   >> 6U))))));
    } else {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__0__KET____DOT__mem_req_byteen_r = 0xfU;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__1__KET____DOT__mem_req_byteen_r = 0xfU;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__2__KET____DOT__mem_req_byteen_r = 0xfU;
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__genblk8__BRA__3__KET____DOT__mem_req_byteen_r = 0xfU;
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_tag 
        = (((QData)((IData)((7U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                   >> 0x18U)))) << 0x35U) 
           | (((QData)((IData)(((0xfffffffeU & ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xeU] 
                                                 << 0xcU) 
                                                | (0xffeU 
                                                   & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                      >> 0x14U)))) 
                                | (1U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                         >> 0xbU))))) 
               << 0x15U) | (QData)((IData)(((0x1f8000U 
                                             & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xcU] 
                                                << 0xaU)) 
                                            | ((0x7800U 
                                                & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                   >> 6U)) 
                                               | (((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                                                   << 3U) 
                                                  | ((4U 
                                                      & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0U]) 
                                                     | (3U 
                                                        == 
                                                        (3U 
                                                         & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[0xdU] 
                                                            >> 0x13U)))))))))));
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[0U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                         >> 3U));
    if ((1U == (3U & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[0U] 
            = ((0xffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[0U]) 
               | (0xffffff00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                 << 5U)));
    } else if ((2U == (3U & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[0U] 
            = ((0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[0U]) 
               | (0xffff0000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                 << 0xdU)));
    } else if ((3U == (3U & (IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[0U] 
            = ((0xffffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[0U]) 
               | (0xff000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[4U] 
                                 << 0x15U)));
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[1U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                         >> 3U));
    if ((1U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                      >> 2U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[1U] 
            = ((0xffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[1U]) 
               | (0xffffff00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                 << 5U)));
    } else if ((2U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                             >> 2U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[1U] 
            = ((0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[1U]) 
               | (0xffff0000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                 << 0xdU)));
    } else if ((3U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                             >> 2U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[1U] 
            = ((0xffffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[1U]) 
               | (0xff000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[5U] 
                                 << 0x15U)));
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[2U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                         >> 3U));
    if ((1U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                      >> 4U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[2U] 
            = ((0xffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[2U]) 
               | (0xffffff00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                 << 5U)));
    } else if ((2U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                             >> 4U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[2U] 
            = ((0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[2U]) 
               | (0xffff0000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                 << 0xdU)));
    } else if ((3U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                             >> 4U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[2U] 
            = ((0xffffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[2U]) 
               | (0xff000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[6U] 
                                 << 0x15U)));
    }
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[3U] 
        = ((vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[8U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                         >> 3U));
    if ((1U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                      >> 6U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[3U] 
            = ((0xffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[3U]) 
               | (0xffffff00U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                                 << 5U)));
    } else if ((2U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                             >> 6U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[3U] 
            = ((0xffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[3U]) 
               | (0xffff0000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                                 << 0xdU)));
    } else if ((3U == (3U & ((IData)(Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__req_align) 
                             >> 6U)))) {
        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[3U] 
            = ((0xffffffU & vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_slices__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_data[3U]) 
               | (0xff000000U & (vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk5__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__pipe_buffer__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__pipe_register__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__value_d[7U] 
                                 << 0x15U)));
    }
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__cache_mem_bus_if__BRA__0__KET__.rsp_data[0U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0U] 
            << 7U) | (0x7fU & Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0x10U]));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__cache_mem_bus_if__BRA__0__KET__.rsp_data[1U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0U] 
            >> 0x19U) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[1U] 
                         << 7U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__cache_mem_bus_if__BRA__0__KET__.rsp_data[2U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[1U] 
            >> 0x19U) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[2U] 
                         << 7U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__cache_mem_bus_if__BRA__0__KET__.rsp_data[3U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[2U] 
            >> 0x19U) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[3U] 
                         << 7U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__cache_mem_bus_if__BRA__0__KET__.rsp_data[4U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[3U] 
            >> 0x19U) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[4U] 
                         << 7U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__cache_mem_bus_if__BRA__0__KET__.rsp_data[5U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[4U] 
            >> 0x19U) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[5U] 
                         << 7U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__cache_mem_bus_if__BRA__0__KET__.rsp_data[6U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[5U] 
            >> 0x19U) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[6U] 
                         << 7U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__cache_mem_bus_if__BRA__0__KET__.rsp_data[7U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[6U] 
            >> 0x19U) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[7U] 
                         << 7U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__cache_mem_bus_if__BRA__0__KET__.rsp_data[8U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[7U] 
            >> 0x19U) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[8U] 
                         << 7U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__cache_mem_bus_if__BRA__0__KET__.rsp_data[9U] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[8U] 
            >> 0x19U) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[9U] 
                         << 7U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__cache_mem_bus_if__BRA__0__KET__.rsp_data[0xaU] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[9U] 
            >> 0x19U) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xaU] 
                         << 7U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__cache_mem_bus_if__BRA__0__KET__.rsp_data[0xbU] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xaU] 
            >> 0x19U) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xbU] 
                         << 7U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__cache_mem_bus_if__BRA__0__KET__.rsp_data[0xcU] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xbU] 
            >> 0x19U) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xcU] 
                         << 7U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__cache_mem_bus_if__BRA__0__KET__.rsp_data[0xdU] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xcU] 
            >> 0x19U) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xdU] 
                         << 7U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__cache_mem_bus_if__BRA__0__KET__.rsp_data[0xeU] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xdU] 
            >> 0x19U) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xeU] 
                         << 7U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__cache_mem_bus_if__BRA__0__KET__.rsp_data[0xfU] 
        = ((Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xeU] 
            >> 0x19U) | (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xfU] 
                         << 7U));
    vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__cache_mem_bus_if__BRA__0__KET__.rsp_data[0x10U] 
        = (Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__rsp_data_in[0xfU] 
           >> 0x19U);
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__is_wstall = 0U;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs3_r = 0U;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r = 0U;
    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r = 0U;
    if ((0x40U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
        if ((0x20U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
            if ((0x10U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                              >> 3U)))) {
                    if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                  >> 2U)))) {
                        if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                            if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__is_wstall 
                                    = ((0U == (3U & 
                                               (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                >> 0xcU))) 
                                       || (3U >= (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                  >> 0x14U)));
                                if ((0U != (3U & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                  >> 0xcU)))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 2U;
                                    if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                  >> 0xeU)))) {
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                            = (0x1fU 
                                               & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                  >> 0xfU));
                                    }
                                } else {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                    if ((4U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                        if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                            if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__is_wstall = 1U;
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
                            }
                        }
                    }
                } else if ((4U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                    if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                        if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__is_wstall = 1U;
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
                        }
                    }
                } else if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                    if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__is_wstall = 1U;
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
                    }
                }
                if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                              >> 3U)))) {
                    if ((4U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                        if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                            if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                    = (0x1fU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                >> 0xfU));
                            }
                        }
                    } else if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                        if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                = (0x1fU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                            >> 0xfU));
                        }
                    }
                }
            }
            if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                          >> 4U)))) {
                if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                              >> 3U)))) {
                    if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                  >> 2U)))) {
                        if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                            if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                                    = (0x1fU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                >> 0x14U));
                            }
                        }
                    }
                }
            }
        } else if ((0x10U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
            if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                          >> 3U)))) {
                if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                              >> 2U)))) {
                    if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                        if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 3U;
                            if ((vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                 >> 0x1fU)) {
                                if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                              >> 0x1eU)))) {
                                    if ((0x20000000U 
                                         & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                        if ((1U & (~ 
                                                   (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                    >> 0x1cU)))) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                     >> 0x1bU)))) {
                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                                                    = 
                                                    (0x20U 
                                                     | (0x1fU 
                                                        & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                           >> 0x14U)));
                                            }
                                        }
                                    }
                                }
                                if ((0x40000000U & 
                                     vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                    if ((0x20000000U 
                                         & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                        if ((0x10000000U 
                                             & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                     >> 0x1bU)))) {
                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                                    = 
                                                    (0x1fU 
                                                     & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                        >> 0xfU));
                                            }
                                        } else if (
                                                   (1U 
                                                    & (~ 
                                                       (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                        >> 0x1bU)))) {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                                = (0x20U 
                                                   | (0x1fU 
                                                      & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                         >> 0xfU)));
                                        }
                                    } else if ((0x10000000U 
                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                        if ((1U & (~ 
                                                   (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                    >> 0x1bU)))) {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                                = (0x1fU 
                                                   & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                      >> 0xfU));
                                        }
                                    } else if ((1U 
                                                & (~ 
                                                   (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                    >> 0x1bU)))) {
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                            = (0x20U 
                                               | (0x1fU 
                                                  & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                     >> 0xfU)));
                                    }
                                } else if ((0x20000000U 
                                            & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                    if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                  >> 0x1cU)))) {
                                        if ((1U & (~ 
                                                   (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                    >> 0x1bU)))) {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                                = (0x20U 
                                                   | (0x1fU 
                                                      & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                         >> 0xfU)));
                                        }
                                    }
                                }
                            } else {
                                if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                              >> 0x1eU)))) {
                                    if ((0x20000000U 
                                         & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                        if ((1U & (~ 
                                                   (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                    >> 0x1cU)))) {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                                                = (
                                                   (0x8000000U 
                                                    & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])
                                                    ? 
                                                   (0x20U 
                                                    | (0x1fU 
                                                       & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                          >> 0x14U)))
                                                    : 
                                                   (0x20U 
                                                    | (0x1fU 
                                                       & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                          >> 0x14U))));
                                        }
                                    } else {
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                                            = (0x20U 
                                               | (0x1fU 
                                                  & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                     >> 0x14U)));
                                    }
                                }
                                if ((0x40000000U & 
                                     vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                    if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                  >> 0x1dU)))) {
                                        if ((0x10000000U 
                                             & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                            if ((0x8000000U 
                                                 & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                                    = 
                                                    (0x20U 
                                                     | (0x1fU 
                                                        & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                           >> 0xfU)));
                                            }
                                        }
                                    }
                                } else if ((0x20000000U 
                                            & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                    if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                  >> 0x1cU)))) {
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                            = ((0x8000000U 
                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])
                                                ? (0x20U 
                                                   | (0x1fU 
                                                      & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                         >> 0xfU)))
                                                : (0x20U 
                                                   | (0x1fU 
                                                      & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                         >> 0xfU))));
                                    }
                                } else {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                        = (0x20U | 
                                           (0x1fU & 
                                            (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                             >> 0xfU)));
                                }
                            }
                        }
                    }
                }
            }
        } else if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
            if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 3U;
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                    = (0x20U | (0x1fU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                         >> 0x14U)));
                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                    = (0x20U | (0x1fU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                         >> 0xfU)));
            }
        }
        if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                      >> 5U)))) {
            if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                          >> 4U)))) {
                if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                    if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs3_r 
                            = (0x20U | (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                        >> 0x1bU));
                    }
                }
            }
        }
    } else {
        if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                      >> 5U)))) {
            if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                          >> 4U)))) {
                if ((8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                    if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                  >> 2U)))) {
                        if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                            if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                if ((0U == (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                            >> 0x19U))) {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__is_wstall = 1U;
                                }
                            }
                        }
                    }
                }
            }
        }
        if ((0x20U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
            if ((0x10U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                              >> 3U)))) {
                    if ((4U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                        if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                            if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
                            }
                        }
                    } else if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                        if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
                        }
                    }
                    if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                  >> 2U)))) {
                        if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                            if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                                    = (0x1fU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                >> 0x14U));
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                    = (0x1fU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                >> 0xfU));
                            }
                        }
                    }
                }
            } else if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                 >> 3U)))) {
                if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                    if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 1U;
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                            = ((4U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])
                                ? (0x20U | (0x1fU & 
                                            (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                             >> 0x14U)))
                                : (0x1fU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                            >> 0x14U)));
                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                            = (0x1fU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                        >> 0xfU));
                    }
                }
            }
        } else {
            if ((0x10U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                              >> 3U)))) {
                    if ((4U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                        if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                            if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
                            }
                        }
                    } else if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                        if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 0U;
                        }
                    }
                    if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                  >> 2U)))) {
                        if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                            if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                    = (0x1fU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                >> 0xfU));
                            }
                        }
                    }
                }
            } else if ((8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                if ((4U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                    if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                        if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 1U;
                        }
                    }
                } else if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                    if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                        if ((0U == (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                    >> 0x19U))) {
                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 2U;
                        }
                    }
                }
                if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                              >> 2U)))) {
                    if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                        if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                            if ((0U == (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                        >> 0x19U))) {
                                if ((0x4000U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                    if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                  >> 0xdU)))) {
                                        vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                            = ((0x1000U 
                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])
                                                ? (0x1fU 
                                                   & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                      >> 0xfU))
                                                : (0x1fU 
                                                   & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                      >> 0xfU)));
                                    }
                                } else {
                                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                                        = ((0x2000U 
                                            & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])
                                            ? ((0x1000U 
                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])
                                                ? (0x1fU 
                                                   & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                      >> 0xfU))
                                                : (0x1fU 
                                                   & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                      >> 0xfU)))
                                            : ((0x1000U 
                                                & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])
                                                ? (0x1fU 
                                                   & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                      >> 0xfU))
                                                : (0x1fU 
                                                   & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                      >> 0xfU))));
                                }
                            }
                        }
                    }
                }
            } else if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__ex_type = 1U;
                    vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs1_r 
                        = (0x1fU & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                    >> 0xfU));
                }
            }
            if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                          >> 4U)))) {
                if ((8U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                    if ((1U & (~ (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                  >> 2U)))) {
                        if ((2U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                            if ((1U & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                if ((0U == (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                            >> 0x19U))) {
                                    if ((0x4000U & 
                                         vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                        if ((1U & (~ 
                                                   (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                    >> 0xdU)))) {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                                                = (
                                                   (0x1000U 
                                                    & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])
                                                    ? 
                                                   (0x1fU 
                                                    & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                       >> 0x14U))
                                                    : 
                                                   (0x1fU 
                                                    & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                       >> 0x14U)));
                                        }
                                    } else if ((1U 
                                                & (~ 
                                                   (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                    >> 0xdU)))) {
                                        if ((0x1000U 
                                             & vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U])) {
                                            vlSelf->Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__decode__DOT__rs2_r 
                                                = (0x1fU 
                                                   & (vlSymsp->TOP__Vortex__DOT__clusters__BRA__0__KET____DOT__cluster__DOT__sockets__BRA__0__KET____DOT__socket__DOT__cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[0U] 
                                                      >> 0x14U));
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
}
