0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Kartik/Desktop/Digital Design labs/Lab 6/D-Flip Flop with asynchronous and synchronous reset/D-Flip Flop with asynchronous and synchronous reset.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Kartik/Desktop/Digital Design labs/Lab 6/D-Flip Flop with asynchronous and synchronous reset/D-Flip Flop with asynchronous and synchronous reset.srcs/sources_1/new/dff_async_sync_reset.v,1646395042,verilog,,C:/Users/Kartik/Desktop/Digital Design labs/Lab 6/D-Flip Flop with asynchronous and synchronous reset/D-Flip Flop with asynchronous and synchronous reset.srcs/sources_1/new/dff_test_bench.v,,dff_async_sync_reset,,,,,,,,
C:/Users/Kartik/Desktop/Digital Design labs/Lab 6/D-Flip Flop with asynchronous and synchronous reset/D-Flip Flop with asynchronous and synchronous reset.srcs/sources_1/new/dff_test_bench.v,1646395042,verilog,,,,dff_test_bench,,,,,,,,
