Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b3607008cb68435185361db4ce132f70 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot FP_to_posit_tb_v_func_impl xil_defaultlib.FP_to_posit_tb_v xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'FP_to_posit' does not have a parameter named N [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/FP_to_Posit_tb.v:24]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'in' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/FP_to_Posit_tb.v:25]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'out' [/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sim_2/imports/positfiles/FP_to_Posit_tb.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.FP_to_posit
Compiling module xil_defaultlib.FP_to_posit_tb_v
Compiling module xil_defaultlib.glbl
Built simulation snapshot FP_to_posit_tb_v_func_impl
