

================================================================
== Vitis HLS Report for 'sha256_Pipeline_VITIS_LOOP_89_3'
================================================================
* Date:           Thu Jul 27 01:34:25 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        shat
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.720 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_3  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     9613|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      528|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      528|     9658|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+------+------------+------------+
    |       Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+------+------------+------------+
    |add_ln90_1_fu_120_p2      |         +|   0|  0|    13|           6|           1|
    |add_ln90_2_fu_133_p2      |         +|   0|  0|    16|           9|           2|
    |i_8_fu_97_p2              |         +|   0|  0|    14|           7|           1|
    |and_ln388_1_fu_260_p2     |       and|   0|  0|   511|         512|         512|
    |and_ln388_2_fu_266_p2     |       and|   0|  0|   511|         512|         512|
    |and_ln388_fu_248_p2       |       and|   0|  0|   511|         512|         512|
    |icmp_ln388_fu_150_p2      |      icmp|   0|  0|    11|           9|           9|
    |icmp_ln89_fu_91_p2        |      icmp|   0|  0|    11|           7|           8|
    |lshr_ln388_fu_242_p2      |      lshr|   0|  0|  2171|           2|         512|
    |p_Result_s_fu_272_p2      |        or|   0|  0|   511|         512|         512|
    |select_ln388_1_fu_178_p3  |    select|   0|  0|    10|           1|          10|
    |select_ln388_2_fu_186_p3  |    select|   0|  0|    10|           1|          10|
    |select_ln388_3_fu_228_p3  |    select|   0|  0|   428|           1|         512|
    |select_ln388_fu_170_p3    |    select|   0|  0|    10|           1|          10|
    |shl_ln388_1_fu_236_p2     |       shl|   0|  0|  2171|           2|         512|
    |shl_ln388_fu_212_p2       |       shl|   0|  0|  2171|         512|         512|
    |ap_enable_pp0             |       xor|   0|  0|     2|           1|           2|
    |xor_ln388_1_fu_194_p2     |       xor|   0|  0|    10|          10|           9|
    |xor_ln388_2_fu_254_p2     |       xor|   0|  0|   511|           2|         512|
    |xor_ln388_fu_164_p2       |       xor|   0|  0|    10|          10|           9|
    +--------------------------+----------+----+---+------+------------+------------+
    |Total                     |          |   0|  0|  9613|        2629|        4679|
    +--------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |   9|          2|    7|         14|
    |i_fu_54                  |   9|          2|    7|         14|
    |p_Val2_s_fu_50           |   9|          2|  512|       1024|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  528|       1056|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_54                  |    7|   0|    7|          0|
    |p_Val2_s_fu_50           |  512|   0|  512|          0|
    |trunc_ln90_reg_310       |    6|   0|    6|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  528|   0|  528|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  sha256_Pipeline_VITIS_LOOP_89_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  sha256_Pipeline_VITIS_LOOP_89_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  sha256_Pipeline_VITIS_LOOP_89_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  sha256_Pipeline_VITIS_LOOP_89_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  sha256_Pipeline_VITIS_LOOP_89_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  sha256_Pipeline_VITIS_LOOP_89_3|  return value|
|signature_address0   |  out|    6|   ap_memory|                        signature|         array|
|signature_ce0        |  out|    1|   ap_memory|                        signature|         array|
|signature_q0         |   in|    8|   ap_memory|                        signature|         array|
|p_Val2_1_out         |  out|  512|      ap_vld|                     p_Val2_1_out|       pointer|
|p_Val2_1_out_ap_vld  |  out|    1|      ap_vld|                     p_Val2_1_out|       pointer|
+---------------------+-----+-----+------------+---------------------------------+--------------+

