#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Oct  8 17:31:17 2023
# Process ID: 29624
# Current directory: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration
# Command line: vivado
# Log file: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/vivado.log
# Journal file: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/vivado.jou
# Running On: harigovind-MS-7C91, OS: Linux, CPU Frequency: 3719.368 MHz, CPU Physical cores: 12, Host memory: 16676 MB
#-----------------------------------------------------------
start_gui
open_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
open_run impl_1
report_utilization -name utilization_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property STEPS.OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {250} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
close_bd_design [get_bd_designs design_1]
reset_run design_1_processing_system7_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
close_bd_design [get_bd_designs design_1]
reset_run design_1_processing_system7_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/BSP/Testing/20_91_100MHz_opt.xsa
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
close_bd_design [get_bd_designs design_1]
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
write_hw_platform -fixed -include_bit -force -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/BSP/Testing/20_91_50MHz_opt.xsa
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {105} [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {110} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
write_hw_platform -fixed -include_bit -force -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/BSP/Testing/20_91_106MHz_opt.xsa
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {125} [get_bd_cells processing_system7_0]
endgroup
startgroup
endgroup
save_bd_design
close_bd_design [get_bd_designs design_1]
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
write_hw_platform -fixed -include_bit -force -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/BSP/Testing/20_91_125MHz_opt.xsa
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {150} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
close_bd_design [get_bd_designs design_1]
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {140} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {130} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
write_hw_platform -fixed -include_bit -force -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/BSP/Testing/20_91_133MHz_opt.xsa
close_project
open_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name BCP_accelerator_v2_0_project -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 72 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0
report_ip_status -name ip_status 
upgrade_ip -vlnv carleton.ca:user:BCP_accelerator:2.0 [get_ips  design_1_BCP_accelerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_BCP_accelerator_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { [ delete_ip_run [get_ips -all design_1_axi_smc_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_BCP_accelerator_0_0] }
export_ip_user_files -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_BCP_accelerator_0_0_synth_1 -jobs 8
wait_on_run design_1_BCP_accelerator_0_0_synth_1
export_simulation -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/sim_scripts -ip_user_files_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files -ipstatic_source_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/modelsim} {questa=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/questa} {xcelium=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/xcelium} {vcs=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/vcs} {riviera=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
write_hw_platform -fixed -include_bit -force -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/BSP/Testing/64_128_133MHz_opt.xsa
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name BCP_accelerator_v2_0_project -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 73 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0
report_ip_status -name ip_status 
upgrade_ip -vlnv carleton.ca:user:BCP_accelerator:2.0 [get_ips  design_1_BCP_accelerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_BCP_accelerator_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_BCP_accelerator_0_0] }
export_ip_user_files -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1 design_1_axi_smc_0_synth_1 design_1_BCP_accelerator_0_0_synth_1 -jobs 8
wait_on_run design_1_processing_system7_0_0_synth_1
wait_on_run design_1_rst_ps7_0_50M_0_synth_1
wait_on_run design_1_axi_smc_0_synth_1
wait_on_run design_1_BCP_accelerator_0_0_synth_1
export_simulation -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/sim_scripts -ip_user_files_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files -ipstatic_source_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/modelsim} {questa=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/questa} {xcelium=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/xcelium} {vcs=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/vcs} {riviera=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
ipx::edit_ip_in_project -upgrade true -name BCP_accelerator_v2_0_project -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 74 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv carleton.ca:user:BCP_accelerator:2.0 [get_ips  design_1_BCP_accelerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_BCP_accelerator_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { [ delete_ip_run [get_ips -all design_1_axi_smc_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_BCP_accelerator_0_0] }
export_ip_user_files -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_BCP_accelerator_0_0_synth_1 -jobs 8
wait_on_run design_1_BCP_accelerator_0_0_synth_1
export_simulation -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/sim_scripts -ip_user_files_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files -ipstatic_source_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/modelsim} {questa=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/questa} {xcelium=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/xcelium} {vcs=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/vcs} {riviera=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv carleton.ca:user:BCP_accelerator:2.0 [get_ips  design_1_BCP_accelerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_BCP_accelerator_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_BCP_accelerator_0_0] }
export_ip_user_files -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_BCP_accelerator_0_0_synth_1 -jobs 8
wait_on_run design_1_BCP_accelerator_0_0_synth_1
export_simulation -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/sim_scripts -ip_user_files_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files -ipstatic_source_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/modelsim} {questa=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/questa} {xcelium=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/xcelium} {vcs=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/vcs} {riviera=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
close_bd_design [get_bd_designs design_1]
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {130} [get_bd_cells processing_system7_0]
endgroup
ipx::edit_ip_in_project -upgrade true -name BCP_accelerator_v2_0_project -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name BCP_accelerator_v2_0_project -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 75 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0
report_ip_status -name ip_status 
upgrade_ip -vlnv carleton.ca:user:BCP_accelerator:2.0 [get_ips  design_1_BCP_accelerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_BCP_accelerator_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_BCP_accelerator_0_0] }
export_ip_user_files -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_0_synth_1 design_1_BCP_accelerator_0_0_synth_1 -jobs 8
wait_on_run design_1_processing_system7_0_0_synth_1
wait_on_run design_1_BCP_accelerator_0_0_synth_1
export_simulation -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/sim_scripts -ip_user_files_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files -ipstatic_source_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/modelsim} {questa=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/questa} {xcelium=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/xcelium} {vcs=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/vcs} {riviera=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/BSP/Testing/32_130_133MHz_opt.xsa
ipx::edit_ip_in_project -upgrade true -name BCP_accelerator_v2_0_project -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 76 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv carleton.ca:user:BCP_accelerator:2.0 [get_ips  design_1_BCP_accelerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_BCP_accelerator_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_BCP_accelerator_0_0] }
export_ip_user_files -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_BCP_accelerator_0_0_synth_1 -jobs 8
wait_on_run design_1_BCP_accelerator_0_0_synth_1
export_simulation -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/sim_scripts -ip_user_files_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files -ipstatic_source_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/modelsim} {questa=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/questa} {xcelium=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/xcelium} {vcs=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/vcs} {riviera=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
close_bd_design [get_bd_designs design_1]
close_design
write_hw_platform -fixed -include_bit -force -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/BSP/Testing/32_140_133MHz_opt.xsa
ipx::edit_ip_in_project -upgrade true -name BCP_accelerator_v2_0_project -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 77 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0
report_ip_status -name ip_status 
upgrade_ip -vlnv carleton.ca:user:BCP_accelerator:2.0 [get_ips  design_1_BCP_accelerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_BCP_accelerator_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_BCP_accelerator_0_0] }
export_ip_user_files -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_BCP_accelerator_0_0_synth_1 -jobs 8
wait_on_run design_1_BCP_accelerator_0_0_synth_1
export_simulation -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/sim_scripts -ip_user_files_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files -ipstatic_source_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/modelsim} {questa=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/questa} {xcelium=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/xcelium} {vcs=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/vcs} {riviera=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {125} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
report_ip_status -name ip_status 
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list \
  CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {110} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
write_hw_platform -fixed -include_bit -force -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/BSP/Testing/32_150_106MHz_opt.xsa
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {120} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
close_bd_design [get_bd_designs design_1]
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name BCP_accelerator_v2_0_project -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 78 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
ipx::edit_ip_in_project -upgrade true -name BCP_accelerator_v2_0_project -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 79 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {106} [get_bd_cells processing_system7_0]
endgroup
report_ip_status -name ip_status 
upgrade_ip -vlnv carleton.ca:user:BCP_accelerator:2.0 [get_ips  design_1_BCP_accelerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_BCP_accelerator_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { [ delete_ip_run [get_ips -all design_1_axi_smc_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { [ delete_ip_run [get_ips -all design_1_rst_ps7_0_50M_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_BCP_accelerator_0_0] }
export_ip_user_files -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_0_synth_1 design_1_BCP_accelerator_0_0_synth_1 -jobs 8
wait_on_run design_1_processing_system7_0_0_synth_1
wait_on_run design_1_BCP_accelerator_0_0_synth_1
export_simulation -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/sim_scripts -ip_user_files_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files -ipstatic_source_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/modelsim} {questa=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/questa} {xcelium=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/xcelium} {vcs=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/vcs} {riviera=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {120} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
close_bd_design [get_bd_designs design_1]
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_project
open_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {110} [get_bd_cells processing_system7_0]
endgroup
ipx::edit_ip_in_project -upgrade true -name BCP_accelerator_v2_0_project -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
update_compile_order -fileset sources_1
close_project
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {125} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
ipx::edit_ip_in_project -upgrade true -name BCP_accelerator_v2_0_project -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 80 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {120} [get_bd_cells processing_system7_0]
endgroup
report_ip_status -name ip_status 
upgrade_ip -vlnv carleton.ca:user:BCP_accelerator:2.0 [get_ips  design_1_BCP_accelerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_BCP_accelerator_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_BCP_accelerator_0_0] }
export_ip_user_files -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_0_synth_1 design_1_BCP_accelerator_0_0_synth_1 -jobs 8
wait_on_run design_1_processing_system7_0_0_synth_1
wait_on_run design_1_BCP_accelerator_0_0_synth_1
export_simulation -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/sim_scripts -ip_user_files_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files -ipstatic_source_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/modelsim} {questa=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/questa} {xcelium=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/xcelium} {vcs=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/vcs} {riviera=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name BCP_accelerator_v2_0_project -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
update_compile_order -fileset sources_1
close_project
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {125} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list \
  CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {120} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/BSP/Testing/32_170_123MHz_opt.xsa
ipx::edit_ip_in_project -upgrade true -name BCP_accelerator_v2_0_project -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 81 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0
report_ip_status -name ip_status 
upgrade_ip -vlnv carleton.ca:user:BCP_accelerator:2.0 [get_ips  design_1_BCP_accelerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_BCP_accelerator_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_BCP_accelerator_0_0] }
export_ip_user_files -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_BCP_accelerator_0_0_synth_1 -jobs 8
wait_on_run design_1_BCP_accelerator_0_0_synth_1
export_simulation -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/sim_scripts -ip_user_files_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files -ipstatic_source_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/modelsim} {questa=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/questa} {xcelium=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/xcelium} {vcs=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/vcs} {riviera=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
