#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01189C80 .scope module, "tb_risc_cpu" "tb_risc_cpu" 2 6;
 .timescale -9 -12;
v011C0700_0 .var "clk", 0 0;
v011C07B0_0 .net "data_out", 7 0, L_011CDD20; 1 drivers
v011C03E8_0 .var "rst", 0 0;
S_011890D0 .scope module, "uut" "risc_cpu" 2 16, 3 14, S_01189C80;
 .timescale -9 -12;
L_011CDD20 .functor BUFZ 8, v011C9D50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_011CDB28 .functor BUFZ 8, L_011C0860, C4<00000000>, C4<00000000>, C4<00000000>;
v011C0C28_0 .net *"_s8", 7 0, C4<00000000>; 1 drivers
v011C0C80_0 .net "addr", 4 0, L_011C08B8; 1 drivers
v011C0CD8_0 .net "alu_inB", 7 0, v011C0A18_0; 1 drivers
v011C0D30_0 .net "alu_out", 7 0, v011BA558_0; 1 drivers
v011C0D88_0 .net "clk", 0 0, v011C0700_0; 1 drivers
v011C04F0_0 .net "data_e", 0 0, v011BAA80_0; 1 drivers
v011C0128_0 .net "data_in", 7 0, L_011C0860; 1 drivers
v011C0A70_0 .net "data_in_out", 7 0, L_011CDB28; 1 drivers
v011C0020_0 .alias "data_out", 7 0, v011C07B0_0;
v011C0A18_0 .var "data_reg", 7 0;
v011BFFC8_0 .net "halt", 0 0, v011BAAD8_0; 1 drivers
v011C0650_0 .net "inc_pc", 0 0, v011BA920_0; 1 drivers
v011C0968_0 .var "ir", 7 0;
v011C09C0_0 .net "ld_ac", 0 0, v011BA608_0; 1 drivers
v011C0078_0 .net "ld_ir", 0 0, v011BA5B0_0; 1 drivers
v011C0180_0 .net "ld_pc", 0 0, v011BA870_0; 1 drivers
v011C0230_0 .net "mem_out", 7 0, v011B6B88_0; 1 drivers
v011C0440_0 .net "opcode", 2 0, L_011C0808; 1 drivers
v011C00D0_0 .net "pc", 4 0, v011C0E38_0; 1 drivers
v011C06A8_0 .var "prev_state", 2 0;
v011C01D8_0 .net "rd", 0 0, v011BA4A8_0; 1 drivers
v011C05F8_0 .net "reg_out", 7 0, v011C9D50_0; 1 drivers
v011C0288_0 .net "rst", 0 0, v011C03E8_0; 1 drivers
v011C02E0_0 .net "sel", 0 0, v011BA9D0_0; 1 drivers
v011C0338_0 .net "state", 2 0, v011BA768_0; 1 drivers
v011C0498_0 .net "wr", 0 0, v011BA450_0; 1 drivers
v011C0390_0 .net "zero", 0 0, L_011C0758; 1 drivers
L_011C0548 .part v011B6B88_0, 0, 5;
L_011C05A0 .part v011C0968_0, 0, 5;
L_011C0808 .part v011C0968_0, 5, 3;
L_011C0860 .functor MUXZ 8, C4<00000000>, v011C9D50_0, v011BAA80_0, C4<>;
S_01189268 .scope module, "pc0" "program_counter" 3 35, 4 5, S_011890D0;
 .timescale -9 -12;
v011C0B20_0 .alias "clk", 0 0, v011C0D88_0;
v011C0EE8_0 .alias "inc_pc", 0 0, v011C0650_0;
v011C0AC8_0 .alias "load", 0 0, v011C0180_0;
v011C0B78_0 .net "load_val", 4 0, L_011C0548; 1 drivers
v011C0E38_0 .var "pc", 4 0;
v011C0BD0_0 .alias "rst", 0 0, v011C0288_0;
S_01189D90 .scope module, "mux0" "address_mux" 3 44, 5 5, S_011890D0;
 .timescale -9 -12;
P_011B64C4 .param/l "WIDTH" 5 6, +C4<0101>;
v011BA818_0 .alias "addr", 4 0, v011C0C80_0;
v011C0F40_0 .alias "inst_addr", 4 0, v011C00D0_0;
v011C0DE0_0 .net "op_addr", 4 0, L_011C05A0; 1 drivers
v011C0E90_0 .alias "sel", 0 0, v011C02E0_0;
L_011C08B8 .functor MUXZ 5, L_011C05A0, v011C0E38_0, v011BA9D0_0, C4<>;
S_01189D08 .scope module, "alu0" "alu" 3 51, 6 7, S_011890D0;
 .timescale -9 -12;
v011BA7C0_0 .net *"_s0", 7 0, C4<00000000>; 1 drivers
v011BA500_0 .alias "inA", 7 0, v011C05F8_0;
v011BA660_0 .alias "inB", 7 0, v011C0CD8_0;
v011BA8C8_0 .alias "is_zero", 0 0, v011C0390_0;
v011BA978_0 .alias "opcode", 2 0, v011C0440_0;
v011BA558_0 .var "out", 7 0;
E_011B6060 .event edge, v011BAA28_0, v011C9D50_0, v011BA660_0;
L_011C0758 .cmp/eq 8, v011BA558_0, C4<00000000>;
S_01189B70 .scope module, "ctrl0" "controller" 3 59, 7 8, S_011890D0;
 .timescale -9 -12;
v011BA710_0 .alias "clk", 0 0, v011C0D88_0;
v011BAA80_0 .var "data_e", 0 0;
v011BAAD8_0 .var "halt", 0 0;
v011BA920_0 .var "inc_pc", 0 0;
v011BA608_0 .var "ld_ac", 0 0;
v011BA5B0_0 .var "ld_ir", 0 0;
v011BA870_0 .var "ld_pc", 0 0;
v011BAA28_0 .alias "opcode", 2 0, v011C0440_0;
v011BA4A8_0 .var "rd", 0 0;
v011BA3A0_0 .alias "rst", 0 0, v011C0288_0;
v011BA9D0_0 .var "sel", 0 0;
v011BA768_0 .var "state", 2 0;
v011BA450_0 .var "wr", 0 0;
v011BA3F8_0 .alias "zero", 0 0, v011C0390_0;
E_011B5E40 .event edge, v011BAA28_0, v011BA768_0, v011BAAD8_0;
S_01189AE8 .scope module, "reg0" "register" 3 76, 8 5, S_011890D0;
 .timescale -9 -12;
v011CE098_0 .alias "clk", 0 0, v011C0D88_0;
v011CE0F0_0 .alias "in", 7 0, v011C0D30_0;
v011C9CF8_0 .alias "load", 0 0, v011C09C0_0;
v011C9D50_0 .var "out", 7 0;
v011BA6B8_0 .alias "rst", 0 0, v011C0288_0;
E_011B61C0 .event posedge, v011BA6B8_0, v011B9580_0;
S_011891E0 .scope module, "mem0" "memory" 3 84, 9 5, S_011890D0;
 .timescale -9 -12;
v0118ACF0_0 .alias "addr", 4 0, v011C0C80_0;
v011B9580_0 .alias "clk", 0 0, v011C0D88_0;
v011B6B30_0 .alias "data_in", 7 0, v011C0128_0;
v011B6B88_0 .var "data_out", 7 0;
v0118B8F8 .array "mem", 31 0, 7 0;
v0118B950_0 .alias "rd", 0 0, v011C01D8_0;
v011CE040_0 .alias "wr", 0 0, v011C0498_0;
E_011B5E80 .event posedge, v011B9580_0;
    .scope S_01189268;
T_0 ;
    %wait E_011B61C0;
    %load/v 8, v011C0BD0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v011C0E38_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v011C0AC8_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v011C0B78_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011C0E38_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v011C0EE8_0, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v011C0E38_0, 5;
    %mov 13, 0, 27;
    %addi 8, 1, 32;
    %ix/load 0, 5, 0;
    %assign/v0 v011C0E38_0, 0, 8;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_01189D08;
T_1 ;
    %wait E_011B6060;
    %load/v 8, v011BA978_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_1.7, 6;
    %set/v v011BA558_0, 0, 8;
    %jmp T_1.9;
T_1.0 ;
    %load/v 8, v011BA500_0, 8;
    %set/v v011BA558_0, 8, 8;
    %jmp T_1.9;
T_1.1 ;
    %load/v 8, v011BA500_0, 8;
    %set/v v011BA558_0, 8, 8;
    %jmp T_1.9;
T_1.2 ;
    %load/v 8, v011BA500_0, 8;
    %load/v 16, v011BA660_0, 8;
    %add 8, 16, 8;
    %set/v v011BA558_0, 8, 8;
    %jmp T_1.9;
T_1.3 ;
    %load/v 8, v011BA500_0, 8;
    %load/v 16, v011BA660_0, 8;
    %and 8, 16, 8;
    %set/v v011BA558_0, 8, 8;
    %jmp T_1.9;
T_1.4 ;
    %load/v 8, v011BA500_0, 8;
    %load/v 16, v011BA660_0, 8;
    %xor 8, 16, 8;
    %set/v v011BA558_0, 8, 8;
    %jmp T_1.9;
T_1.5 ;
    %load/v 8, v011BA660_0, 8;
    %set/v v011BA558_0, 8, 8;
    %jmp T_1.9;
T_1.6 ;
    %load/v 8, v011BA500_0, 8;
    %set/v v011BA558_0, 8, 8;
    %jmp T_1.9;
T_1.7 ;
    %load/v 8, v011BA500_0, 8;
    %set/v v011BA558_0, 8, 8;
    %jmp T_1.9;
T_1.9 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_01189B70;
T_2 ;
    %wait E_011B61C0;
    %load/v 8, v011BA3A0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v011BA768_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011BA608_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v011BAAD8_0, 1;
    %load/v 9, v011BA768_0, 3;
    %cmpi/u 9, 7, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v011BA768_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v011BA768_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v011BA768_0, 3;
    %cmpi/u 8, 6, 3;
    %mov 8, 4, 1;
    %jmp/0  T_2.4, 8;
    %movi 9, 7, 32;
    %jmp/1  T_2.6, 8;
T_2.4 ; End of true expr.
    %load/v 41, v011BA768_0, 3;
    %cmpi/u 41, 7, 3;
    %mov 41, 4, 1;
    %jmp/0  T_2.7, 41;
    %mov 42, 0, 32;
    %jmp/1  T_2.9, 41;
T_2.7 ; End of true expr.
    %load/v 74, v011BA768_0, 3;
    %mov 77, 0, 29;
    %addi 74, 1, 32;
    %jmp/0  T_2.8, 41;
 ; End of false expr.
    %blend  42, 74, 32; Condition unknown.
    %jmp  T_2.9;
T_2.8 ;
    %mov 42, 74, 32; Return false value
T_2.9 ;
    %jmp/0  T_2.5, 8;
 ; End of false expr.
    %blend  9, 42, 32; Condition unknown.
    %jmp  T_2.6;
T_2.5 ;
    %mov 9, 42, 32; Return false value
T_2.6 ;
    %ix/load 0, 3, 0;
    %assign/v0 v011BA768_0, 0, 9;
T_2.3 ;
    %load/v 8, v011BA768_0, 3;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_2.10, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_2.11, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v011BA608_0, 0, 0;
    %jmp T_2.13;
T_2.10 ;
    %load/v 8, v011BAA28_0, 3;
    %cmpi/u 8, 2, 3;
    %mov 8, 4, 1;
    %load/v 9, v011BAA28_0, 3;
    %cmpi/u 9, 3, 3;
    %or 8, 4, 1;
    %load/v 9, v011BAA28_0, 3;
    %cmpi/u 9, 4, 3;
    %or 8, 4, 1;
    %load/v 9, v011BAA28_0, 3;
    %cmpi/u 9, 5, 3;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011BA608_0, 0, 8;
    %jmp T_2.13;
T_2.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011BA608_0, 0, 0;
    %jmp T_2.13;
T_2.13 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_01189B70;
T_3 ;
    %wait E_011B5E40;
    %set/v v011BA9D0_0, 0, 1;
    %set/v v011BA4A8_0, 0, 1;
    %set/v v011BA5B0_0, 0, 1;
    %set/v v011BAAD8_0, 0, 1;
    %set/v v011BA920_0, 0, 1;
    %set/v v011BA870_0, 0, 1;
    %set/v v011BA450_0, 0, 1;
    %set/v v011BAA80_0, 0, 1;
    %load/v 8, v011BAA28_0, 3;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %set/v v011BAAD8_0, 8, 1;
    %load/v 8, v011BA768_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_3.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_3.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_3.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %set/v v011BA9D0_0, 1, 1;
    %jmp T_3.8;
T_3.1 ;
    %set/v v011BA9D0_0, 1, 1;
    %set/v v011BA4A8_0, 1, 1;
    %jmp T_3.8;
T_3.2 ;
    %set/v v011BA9D0_0, 1, 1;
    %set/v v011BA4A8_0, 1, 1;
    %set/v v011BA5B0_0, 1, 1;
    %jmp T_3.8;
T_3.3 ;
    %set/v v011BA9D0_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %set/v v011BA9D0_0, 0, 1;
    %set/v v011BA4A8_0, 1, 1;
    %jmp T_3.8;
T_3.5 ;
    %load/v 8, v011BAA28_0, 3;
    %cmpi/u 8, 7, 3;
    %mov 8, 4, 1;
    %set/v v011BA870_0, 8, 1;
    %jmp T_3.8;
T_3.6 ;
    %load/v 8, v011BAA28_0, 3;
    %cmpi/u 8, 6, 3;
    %mov 8, 4, 1;
    %set/v v011BA450_0, 8, 1;
    %load/v 8, v011BAA28_0, 3;
    %cmpi/u 8, 6, 3;
    %mov 8, 4, 1;
    %set/v v011BAA80_0, 8, 1;
    %set/v v011BA9D0_0, 0, 1;
    %jmp T_3.8;
T_3.7 ;
    %load/v 8, v011BAAD8_0, 1;
    %inv 8, 1;
    %set/v v011BA920_0, 8, 1;
    %jmp T_3.8;
T_3.8 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_01189AE8;
T_4 ;
    %wait E_011B61C0;
    %load/v 8, v011BA6B8_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v011C9D50_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v011C9CF8_0, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v011CE0F0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v011C9D50_0, 0, 8;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_011891E0;
T_5 ;
    %vpi_call 9 16 "$readmemh", "test1.mem", v0118B8F8;
    %end;
    .thread T_5;
    .scope S_011891E0;
T_6 ;
    %wait E_011B5E80;
    %load/v 8, v011CE040_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v011B6B30_0, 8;
    %ix/getv 3, v0118ACF0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0118B8F8, 0, 8;
t_0 ;
T_6.0 ;
    %load/v 8, v0118B950_0, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/getv 3, v0118ACF0_0;
    %load/av 8, v0118B8F8, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v011B6B88_0, 0, 8;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_011890D0;
T_7 ;
    %wait E_011B61C0;
    %load/v 8, v011C0288_0, 1;
    %jmp/0xz  T_7.0, 8;
    %movi 8, 160, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v011C0968_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v011C0078_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v011C0230_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v011C0968_0, 0, 8;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_011890D0;
T_8 ;
    %wait E_011B61C0;
    %load/v 8, v011C0288_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v011C0A18_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v011C06A8_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v011C0338_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v011C06A8_0, 0, 8;
    %load/v 8, v011C06A8_0, 3;
    %cmpi/u 8, 4, 3;
    %jmp/0xz  T_8.2, 4;
    %load/v 8, v011C0230_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v011C0A18_0, 0, 8;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_01189C80;
T_9 ;
    %set/v v011C0700_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/v 8, v011C0700_0, 1;
    %inv 8, 1;
    %set/v v011C0700_0, 8, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_01189C80;
T_10 ;
    %set/v v011C03E8_0, 1, 1;
    %delay 20000, 0;
    %set/v v011C03E8_0, 0, 1;
    %vpi_call 2 37 "$readmemb", "tb/test_programs/test1.mem", v0118B8F8;
    %delay 1000000, 0;
    %vpi_call 2 44 "$display", "Final Accumulator value: %h", v011C07B0_0;
    %vpi_call 2 45 "$display", "Memory at address 7: %h", &A<v0118B8F8, 7>;
    %vpi_call 2 46 "$finish";
    %end;
    .thread T_10;
    .scope S_01189C80;
T_11 ;
    %vpi_call 2 51 "$monitor", "Time=%0t rst=%b clk=%b PC=%d State=%d IR=%h Opcode=%b Wr=%b Data_e=%b Sel=%b Addr=%h Data_in=%h Data_reg=%h Accumulator=%h Mem[7]=%h Ld_ac=%b Alu_out=%h", $time, v011C03E8_0, v011C0700_0, v011C00D0_0, v011BA768_0, v011C0968_0, v011C0440_0, v011C0498_0, v011C04F0_0, v011C02E0_0, v011C0C80_0, v011C0A70_0, v011C0A18_0, v011C07B0_0, &A<v0118B8F8, 7>, v011BA608_0, v011BA558_0;
    %end;
    .thread T_11;
    .scope S_01189C80;
T_12 ;
    %vpi_call 2 58 "$dumpfile", "sim/waveform.vcd";
    %vpi_call 2 59 "$dumpvars", 1'sb0, S_01189C80;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "tb/risc_cpu_tb.v";
    "./src/risc_cpu.v";
    "./src/program_counter.v";
    "./src/address_mux.v";
    "./src/alu.v";
    "./src/controller.v";
    "./src/register.v";
    "./src/memory.v";
