{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594470591386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594470591401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 11 08:29:51 2020 " "Processing started: Sat Jul 11 08:29:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594470591401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1594470591401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TS2_68000 -c TS2_68000 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TS2_68000 -c TS2_68000" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1594470591401 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TS2_68000_8_1200mv_85c_slow.vho C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TS2_68000_Tutor/simulation/modelsim/ simulation " "Generated file TS2_68000_8_1200mv_85c_slow.vho in folder \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TS2_68000_Tutor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1594470594745 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TS2_68000_8_1200mv_0c_slow.vho C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TS2_68000_Tutor/simulation/modelsim/ simulation " "Generated file TS2_68000_8_1200mv_0c_slow.vho in folder \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TS2_68000_Tutor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1594470595849 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TS2_68000_min_1200mv_0c_fast.vho C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TS2_68000_Tutor/simulation/modelsim/ simulation " "Generated file TS2_68000_min_1200mv_0c_fast.vho in folder \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TS2_68000_Tutor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1594470596884 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TS2_68000.vho C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TS2_68000_Tutor/simulation/modelsim/ simulation " "Generated file TS2_68000.vho in folder \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TS2_68000_Tutor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1594470597942 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TS2_68000_8_1200mv_85c_vhd_slow.sdo C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TS2_68000_Tutor/simulation/modelsim/ simulation " "Generated file TS2_68000_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TS2_68000_Tutor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1594470599805 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TS2_68000_8_1200mv_0c_vhd_slow.sdo C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TS2_68000_Tutor/simulation/modelsim/ simulation " "Generated file TS2_68000_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TS2_68000_Tutor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1594470601726 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TS2_68000_min_1200mv_0c_vhd_fast.sdo C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TS2_68000_Tutor/simulation/modelsim/ simulation " "Generated file TS2_68000_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TS2_68000_Tutor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1594470603617 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TS2_68000_vhd.sdo C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TS2_68000_Tutor/simulation/modelsim/ simulation " "Generated file TS2_68000_vhd.sdo in folder \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/TS2_68000_Tutor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1594470605509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594470606665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 11 08:30:06 2020 " "Processing ended: Sat Jul 11 08:30:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594470606665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594470606665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594470606665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1594470606665 ""}
