#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov 21 14:10:59 2018
# Process ID: 22344
# Current directory: D:/prj/pynq/end/zynq_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22284 D:\prj\pynq\end\zynq_prj\zynq_prj.xpr
# Log file: D:/prj/pynq/end/zynq_prj/vivado.log
# Journal file: D:/prj/pynq/end/zynq_prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/prj/pynq/end/zynq_prj/zynq_prj.xpr
INFO: [Project 1-313] Project file moved from 'D:/prj/pynq/zynq_prj' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/prj/360Downloads/project/prj_move/S03_CH03_AXI_DMA_OV7725_HDMI/ip_repo/image_process_1.0'; using path 'D:/360Downloads/project/prj_move/S03_CH03_AXI_DMA_OV7725_HDMI/ip_repo/image_process_1.0' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/prj/360Downloads/project/prj_move/S03_CH03_AXI_DMA_OV7725_HDMI/DOC/Miz_ip_lib'; using path 'D:/360Downloads/project/prj_move/S03_CH03_AXI_DMA_OV7725_HDMI/DOC/Miz_ip_lib' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/360Downloads/project/prj_move/S03_CH03_AXI_DMA_OV7725_HDMI/ip_repo/image_process_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/360Downloads/project/prj_move/S03_CH03_AXI_DMA_OV7725_HDMI/DOC/Miz_ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 885.227 ; gain = 183.184
update_compile_order -fileset sources_1
set_property  ip_repo_paths  d:/360Downloads/project/prj_move/S03_CH03_AXI_DMA_OV7725_HDMI/ip_repo/image_process_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/360Downloads/project/prj_move/S03_CH03_AXI_DMA_OV7725_HDMI/ip_repo/image_process_1.0'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
open_bd_design {D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
Adding cell -- xilinx.com:user:OV_Sensor_ML:1.0 - OV_Sensor_ML_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:image_process:1.0 - image_process_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /OV_Sensor_ML_0/CLK_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV_Sensor_ML_0/vid_clk_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1060.301 ; gain = 94.676
set_property  ip_repo_paths  D:/prj/pynq/end/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/prj/pynq/end/ip_repo'.
open_bd_design {D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name image_process_v1_0_project -directory D:/prj/pynq/end/zynq_prj/zynq_prj.tmp/image_process_v1_0_project d:/prj/pynq/end/ip_repo/image_process_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1098.453 ; gain = 12.141
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/prj/pynq/end/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1102.266 ; gain = 15.953
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 41 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/prj/pynq/end/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/prj/pynq/end/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:image_process:1.0 [get_ips  system_image_process_0_0] -log ip_upgrade.log
Upgrading 'D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_image_process_0_0 (image_process_v1.0 1.0) from revision 40 to revision 41
Wrote  : <D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/prj/pynq/end/zynq_prj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_image_process_0_0] -no_script -sync -force -quiet
export_ip_user_files -of_objects  [get_files D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/imports/hdl/system_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/imports/hdl/system_wrapper.v
file delete -force D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/imports/hdl/system_wrapper.v
open_bd_design {D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd}
close_project
open_project D:/prj/pynq/end/zynq_prj/zynq_prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/prj/pynq/end/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1127.449 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
Adding cell -- xilinx.com:user:OV_Sensor_ML:1.0 - OV_Sensor_ML_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:image_process:1.0 - image_process_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /OV_Sensor_ML_0/CLK_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV_Sensor_ML_0/vid_clk_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1131.176 ; gain = 3.727
open_bd_design {D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd}
generate_target all [get_files  D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd]
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-55] 'get_property' expects at least one object.
    ::xilinx.com_ip_axi_dma_7.1::post_propagate Line 200
WARNING: [BD 41-927] Following properties on pin /HDMI_FPGA_ML_0/HDMI_CLK_P have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_HDMI_FPGA_ML_0_0_HDMI_CLK_P 
WARNING: [BD 41-927] Following properties on pin /HDMI_FPGA_ML_0/HDMI_CLK_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_HDMI_FPGA_ML_0_0_HDMI_CLK_N 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/image_process_0/sw

Wrote  : <D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_dma_0_m_axis_mm2s_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/image_process_0/s00_axis_tdata'(32) to net 'v_vid_in_axi4s_0_m_axis_video_tdata'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_dma_0_m_axis_mm2s_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/image_process_0/s00_axis_tdata'(32) to net 'v_vid_in_axi4s_0_m_axis_video_tdata'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV_Sensor_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_FPGA_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_process_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1273.938 ; gain = 142.762
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
generate_target all [get_files  D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'system' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all system_image_process_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 302ee2a81716e9c8; cache size = 29.741 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = cafdd444ef20eb77; cache size = 29.741 MB.
catch { config_ip_cache -export [get_ips -all system_auto_us_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_1, cache-ID = 83046d046631e16a; cache size = 29.741 MB.
catch { config_ip_cache -export [get_ips -all system_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = e92998b7db9de43f; cache size = 29.741 MB.
export_ip_user_files -of_objects [get_files D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd]
reset_run system_xbar_0_synth_1
reset_run system_xbar_1_synth_1
launch_runs -jobs 4 {system_xbar_0_synth_1 system_xbar_1_synth_1 system_image_process_0_0_synth_1}
[Wed Nov 21 14:23:28 2018] Launched system_xbar_0_synth_1, system_xbar_1_synth_1, system_image_process_0_0_synth_1...
Run output will be captured here:
system_xbar_0_synth_1: D:/prj/pynq/end/zynq_prj/zynq_prj.runs/system_xbar_0_synth_1/runme.log
system_xbar_1_synth_1: D:/prj/pynq/end/zynq_prj/zynq_prj.runs/system_xbar_1_synth_1/runme.log
system_image_process_0_0_synth_1: D:/prj/pynq/end/zynq_prj/zynq_prj.runs/system_image_process_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1287.539 ; gain = 7.797
export_simulation -of_objects [get_files D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd] -directory D:/prj/pynq/end/zynq_prj/zynq_prj.ip_user_files/sim_scripts -ip_user_files_dir D:/prj/pynq/end/zynq_prj/zynq_prj.ip_user_files -ipstatic_source_dir D:/prj/pynq/end/zynq_prj/zynq_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/prj/pynq/end/zynq_prj/zynq_prj.cache/compile_simlib/modelsim} {questa=D:/prj/pynq/end/zynq_prj/zynq_prj.cache/compile_simlib/questa} {riviera=D:/prj/pynq/end/zynq_prj/zynq_prj.cache/compile_simlib/riviera} {activehdl=D:/prj/pynq/end/zynq_prj/zynq_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/constrs_1/new/Miz_sys_pin.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/constrs_1/new/Miz_sys_pin.xdc
file delete -force D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/constrs_1/new/Miz_sys_pin.xdc
add_files -fileset constrs_1 -norecurse D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/constrs_1/new/pin.xdc
import_files -norecurse C:/Users/zhanglingli/Desktop/top.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 21 14:33:46 2018] Launched synth_1...
Run output will be captured here: D:/prj/pynq/end/zynq_prj/zynq_prj.runs/synth_1/runme.log
[Wed Nov 21 14:33:47 2018] Launched impl_1...
Run output will be captured here: D:/prj/pynq/end/zynq_prj/zynq_prj.runs/impl_1/runme.log
open_bd_design {D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd}
file copy -force D:/prj/pynq/end/zynq_prj/zynq_prj.runs/impl_1/top.sysdef D:/prj/pynq/end/zynq_prj/zynq_prj.sdk/top.hdf

launch_sdk -workspace D:/prj/pynq/end/zynq_prj/zynq_prj.sdk -hwspec D:/prj/pynq/end/zynq_prj/zynq_prj.sdk/top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/prj/pynq/end/zynq_prj/zynq_prj.sdk -hwspec D:/prj/pynq/end/zynq_prj/zynq_prj.sdk/top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
open_project D:/prj/pynq/end/zynq_prj/zynq_prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/prj/pynq/end/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1519.668 ; gain = 0.000
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 414 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/prj/pynq/end/zynq_prj/zynq_prj.runs/impl_1/.Xil/Vivado-20520-hubbery/dcp11/system_clk_wiz_0_0.edf:334]
Parsing XDC File [D:/prj/pynq/end/zynq_prj/.Xil/Vivado-22344-hubbery/dcp23/top_board.xdc]
Finished Parsing XDC File [D:/prj/pynq/end/zynq_prj/.Xil/Vivado-22344-hubbery/dcp23/top_board.xdc]
Parsing XDC File [D:/prj/pynq/end/zynq_prj/.Xil/Vivado-22344-hubbery/dcp23/top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2358.168 ; gain = 572.117
Finished Parsing XDC File [D:/prj/pynq/end/zynq_prj/.Xil/Vivado-22344-hubbery/dcp23/top_early.xdc]
Parsing XDC File [D:/prj/pynq/end/zynq_prj/.Xil/Vivado-22344-hubbery/dcp23/top.xdc]
Finished Parsing XDC File [D:/prj/pynq/end/zynq_prj/.Xil/Vivado-22344-hubbery/dcp23/top.xdc]
Parsing XDC File [D:/prj/pynq/end/zynq_prj/.Xil/Vivado-22344-hubbery/dcp23/top_late.xdc]
Finished Parsing XDC File [D:/prj/pynq/end/zynq_prj/.Xil/Vivado-22344-hubbery/dcp23/top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2375.281 ; gain = 16.777
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2375.281 ; gain = 16.777
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:01:03 ; elapsed = 00:00:53 . Memory (MB): peak = 2477.867 ; gain = 958.199
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2510.668 ; gain = 15.355
launch_sdk -workspace D:/prj/pynq/end/zynq_prj/zynq_prj.sdk -hwspec D:/prj/pynq/end/zynq_prj/zynq_prj.sdk/top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/prj/pynq/end/zynq_prj/zynq_prj.sdk -hwspec D:/prj/pynq/end/zynq_prj/zynq_prj.sdk/top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 21 19:02:52 2018...
