Vivado Simulator 2018.3
Time resolution is 1 ps
Info:                    0Info: ---Assertion passed and value is =00000100
Time: 0 ps  Iteration: 0  Process: /assert_countones/Always24_2  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/assert_countones/assert_countones.srcs/sources_1/new/assert_countones.sv
Error:                   10Error: ---Assertion Failed and value is =00000101
Time: 10 ns  Iteration: 0  Process: /assert_countones/Always24_2  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/assert_countones/assert_countones.srcs/sources_1/new/assert_countones.sv
Error:                   20Error: ---Assertion Failed and value is =00001001
Time: 20 ns  Iteration: 0  Process: /assert_countones/Always24_2  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/assert_countones/assert_countones.srcs/sources_1/new/assert_countones.sv
Info:                   30Info: ---Assertion passed and value is =00000001
Time: 30 ns  Iteration: 0  Process: /assert_countones/Always24_2  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/assert_countones/assert_countones.srcs/sources_1/new/assert_countones.sv
Info:                   40Info: ---Assertion passed and value is =00001000
Time: 40 ns  Iteration: 0  Process: /assert_countones/Always24_2  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/assert_countones/assert_countones.srcs/sources_1/new/assert_countones.sv
Info:                   50Info: ---Assertion passed and value is =00000100
Time: 50 ns  Iteration: 0  Process: /assert_countones/Always24_2  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/assert_countones/assert_countones.srcs/sources_1/new/assert_countones.sv
Info:                   60Info: ---Assertion passed and value is =00000010
Time: 60 ns  Iteration: 0  Process: /assert_countones/Always24_2  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/assert_countones/assert_countones.srcs/sources_1/new/assert_countones.sv
Info:                   70Info: ---Assertion passed and value is =00000001
Time: 70 ns  Iteration: 0  Process: /assert_countones/Always24_2  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/assert_countones/assert_countones.srcs/sources_1/new/assert_countones.sv
Error:                   80Error: ---Assertion Failed and value is =00000101
Time: 80 ns  Iteration: 0  Process: /assert_countones/Always24_2  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/assert_countones/assert_countones.srcs/sources_1/new/assert_countones.sv
Error:                   90Error: ---Assertion Failed and value is =00001010
Time: 90 ns  Iteration: 0  Process: /assert_countones/Always24_2  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/assert_countones/assert_countones.srcs/sources_1/new/assert_countones.sv
