	component keyled is
		port (
			clk_clk       : in  std_logic                    := 'X'; -- clk
			reset_reset_n : in  std_logic                    := 'X'; -- reset_n
			seg7_export   : out std_logic_vector(6 downto 0);        -- export
			keyin_export  : in  std_logic                    := 'X'  -- export
		);
	end component keyled;

