Analysis & Synthesis report for Lab1Demo
Sat Sep 05 17:53:36 2020
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Sep 05 17:53:36 2020       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Lab1Demo                                    ;
; Top-level Entity Name           ; game_controller                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 337                                         ;
; Total pins                      ; 86                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; game_controller    ; Lab1Demo           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; RTL/levelFsm.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/levelFsm.sv            ;         ;
; RTL/VGA/game_controller.sv       ; yes             ; User SystemVerilog HDL File  ; C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 250       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 430       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 68        ;
;     -- 5 input functions                    ; 28        ;
;     -- 4 input functions                    ; 23        ;
;     -- <=3 input functions                  ; 311       ;
;                                             ;           ;
; Dedicated logic registers                   ; 337       ;
;                                             ;           ;
; I/O pins                                    ; 86        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 337       ;
; Total fan-out                               ; 2990      ;
; Average fan-out                             ; 3.18      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                        ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                 ; Entity Name     ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------+-----------------+--------------+
; |game_controller           ; 430 (422)           ; 337 (334)                 ; 0                 ; 0          ; 86   ; 0            ; |game_controller                    ; game_controller ; work         ;
;    |levelFSM:level_fsm|    ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |game_controller|levelFSM:level_fsm ; levelFSM        ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; time_to_add[1][2]~reg0                 ; Stuck at GND due to stuck port data_in ;
; time_to_add[1][1]~reg0                 ; Stuck at GND due to stuck port data_in ;
; time_to_add[0][2]~reg0                 ; Stuck at GND due to stuck port data_in ;
; time_to_add[0][1]~reg0                 ; Stuck at GND due to stuck port data_in ;
; last_birds[4..31]                      ; Stuck at GND due to stuck port data_in ;
; levelFSM:level_fsm|level[3]            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 33 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 337   ;
; Number of registers using Synchronous Clear  ; 233   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 305   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 328   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; player_active~reg0                      ; 3       ;
; add_time~reg0                           ; 1       ;
; time_to_add[0][0]~reg0                  ; 1       ;
; time_to_add[0][3]~reg0                  ; 1       ;
; time_to_add[1][0]~reg0                  ; 1       ;
; time_to_add[1][3]~reg0                  ; 1       ;
; player_life[0]                          ; 3       ;
; player_life[1]                          ; 4       ;
; tree_counter[8]                         ; 2       ;
; tree_counter[5]                         ; 2       ;
; tree_counter[3]                         ; 3       ;
; tree_counter[2]                         ; 3       ;
; start_level                             ; 38      ;
; Total number of inverted registers = 13 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |game_controller|red_counter[15]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |game_controller|cooldown[5]          ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |game_controller|cooldown[16]         ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |game_controller|player_life[16]      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |game_controller|power_up_counter[3]  ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |game_controller|power_up_counter[26] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |game_controller|level_counter[2]     ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |game_controller|level_counter[9]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |game_controller|player_life[1]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 337                         ;
;     CLR               ; 9                           ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 63                          ;
;     ENA CLR SCLR      ; 233                         ;
; arriav_lcell_comb     ; 441                         ;
;     arith             ; 288                         ;
;         1 data inputs ; 225                         ;
;         2 data inputs ; 61                          ;
;         5 data inputs ; 2                           ;
;     normal            ; 153                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 23                          ;
;         5 data inputs ; 26                          ;
;         6 data inputs ; 68                          ;
; boundary_port         ; 86                          ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 3.05                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sat Sep 05 17:53:24 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/text/heartdraw.sv
    Info (12023): Found entity 1: heartDraw File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/heartDraw.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/text/heartbmp.sv
    Info (12023): Found entity 1: heartBMP File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/heartBMP.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/text/heart_mux.sv
    Info (12023): Found entity 1: heart_mux File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/heart_mux.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/text/bardraw.sv
    Info (12023): Found entity 1: barDraw File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/barDraw.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/text/bar_mux.sv
    Info (12023): Found entity 1: bar_mux File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/bar_mux.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/shit/collision_player_shit.sv
    Info (12023): Found entity 1: collision_player_shit File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shit/collision_player_shit.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/shit/shitlogic.sv
    Info (12023): Found entity 1: shitLogic File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shit/shitLogic.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/shit/shitdraw.sv
    Info (12023): Found entity 1: shitDraw File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shit/shitDraw.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/shit/shitbmp.sv
    Info (12023): Found entity 1: shitBMP File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shit/shitBMP.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/shit/shit_top.sv
    Info (12023): Found entity 1: SHIT_TOP File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shit/SHIT_TOP.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/shit/shit_mux.sv
    Info (12023): Found entity 1: shit_mux File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shit/shit_mux.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pickup/pickuplogic.sv
    Info (12023): Found entity 1: pickupLogic File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Pickup/pickupLogic.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pickup/pickupdraw.sv
    Info (12023): Found entity 1: pickupDraw File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Pickup/pickupDraw.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pickup/pickupbmp.sv
    Info (12023): Found entity 1: pickupBMP File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Pickup/pickupBMP.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pickup/pickup_top.sv
    Info (12023): Found entity 1: PICKUP_TOP File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/collision_player_pickup.sv
    Info (12023): Found entity 1: collision_player_pickup File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/collision_player_pickup.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/top_bar_top.sv
    Info (12023): Found entity 1: TOP_BAR_TOP File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/TOP_BAR_TOP.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ground_top.sv
    Info (12023): Found entity 1: GROUND_TOP File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/GROUND_TOP.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/player_top.sv
    Info (12023): Found entity 1: PLAYER_TOP File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/PLAYER_TOP.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tree_top.sv
    Info (12023): Found entity 1: TREE_TOP File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/TREE_TOP.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/shot_top.sv
    Info (12023): Found entity 1: SHOT_TOP File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/SHOT_TOP.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/bird_top.sv
    Info (12023): Found entity 1: BIRD_TOP File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/BIRD_TOP.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_groundlogic.sv
    Info (12023): Found entity 1: dynamic_groundLogic File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_grounddraw.sv
    Info (12023): Found entity 1: dynamic_groundDraw File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/dynamic_groundDraw.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_groundbmp.sv
    Info (12023): Found entity 1: dynamic_groundBMP File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/dynamic_groundBMP.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/bird/birdbmp.sv
    Info (12023): Found entity 1: birdBMP File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Bird/birdBMP.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tree/treebmp.sv
    Info (12023): Found entity 1: treeBMP File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Tree/treeBMP.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/digits_mux.sv
    Info (12023): Found entity 1: digits_mux File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/digits_mux.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/text/timer_4_digits_counter.sv
    Info (12023): Found entity 1: timer_4_digits_counter File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/text/numbersbitmap.sv
    Info (12023): Found entity 1: NumbersBitMap File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/NumbersBitMap.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/text/decimal_down_counter.sv
    Info (12023): Found entity 1: decimal_down_counter File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/decimal_down_counter.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/one_sec_counter.sv
    Info (12023): Found entity 1: one_sec_counter File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/one_sec_counter.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/levelfsm.sv
    Info (12023): Found entity 1: levelFSM File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/levelFsm.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/game_top.sv
    Info (12023): Found entity 1: GAME_TOP File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/GAME_TOP.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/collision_player_tree.sv
    Info (12023): Found entity 1: collision_player_tree File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/collision_player_tree.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/collision_bird_shot.sv
    Info (12023): Found entity 1: collision_bird_shot File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/collision_bird_shot.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/trees_mux.sv
    Info (12023): Found entity 1: trees_mux File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/trees_mux.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/birds_mux.sv
    Info (12023): Found entity 1: birds_mux File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/birds_mux.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/shots_mux.sv
    Info (12023): Found entity 1: shots_mux File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/shots_mux.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tree/treelogic.sv
    Info (12023): Found entity 1: treeLogic File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Tree/treeLogic.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tree/treedraw.sv
    Info (12023): Found entity 1: treeDraw File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Tree/treeDraw.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/shot/shotlogic.sv
    Info (12023): Found entity 1: shotLogic File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shot/shotLogic.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/shot/shotdraw.sv
    Info (12023): Found entity 1: shotDraw File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shot/shotDraw.sv Line: 2
Warning (10090): Verilog HDL syntax warning at birdLogic.sv(3): extra block comment delimiter characters /* within block comment File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Bird/birdLogic.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/bird/birdlogic.sv
    Info (12023): Found entity 1: birdLogic File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Bird/birdLogic.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/bird/birddraw.sv
    Info (12023): Found entity 1: birdDraw File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Bird/birdDraw.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/player/playerlogic.sv
    Info (12023): Found entity 1: playerLogic File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Player/playerLogic.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/player/playerdraw.sv
    Info (12023): Found entity 1: playerDraw File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Player/playerDraw.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv
    Info (12023): Found entity 1: back_ground_drawSquare File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/back_ground_drawSquare.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv
    Info (12023): Found entity 1: game_controller File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux_all.sv
    Info (12023): Found entity 1: objects_mux_all File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/objects_mux_all.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv
    Info (12023): Found entity 1: square_object File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/square_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/VGA_Controller.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv
    Info (12023): Found entity 1: ToneDecoder File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/MSS/ToneDecoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf
    Info (12023): Found entity 1: TOP_MSS_DEMO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv
    Info (12023): Found entity 1: sintable File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/MSS/SinTable.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv
    Info (12023): Found entity 1: prescaler File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/MSS/prescaler.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv
    Info (12023): Found entity 1: data_conversion File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/MSS/data_conversion.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv
    Info (12023): Found entity 1: addr_counter File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/MSS/addr_counter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp
    Info (12023): Found entity 1: audio_codec_controller File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf
    Info (12023): Found entity 1: TOP_KBD_DEMOALL
Warning (10229): Verilog HDL Expression warning at random.sv(43): truncated literal to match 26 bits File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/KEYBOARD/random.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv
    Info (12023): Found entity 1: random File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/KEYBOARD/random.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv
    Info (12023): Found entity 1: keyToggle_decoder File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/KEYBOARD/keyToggle_decoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv
    Info (12023): Found entity 1: keyPad_decoder File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/KEYBOARD/keyPad_decoder.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv
    Info (12023): Found entity 1: SEG7 File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Seg7/SEG7.SV Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/valx.v
    Info (12023): Found entity 1: valX File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/valX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/numberposition.v
    Info (12023): Found entity 1: numberPosition File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/numberPosition.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/game_architecture_top.bdf
    Info (12023): Found entity 1: game_architecture_TOP
Info (12021): Found 1 design units, including 1 entities, in source file rtl/shot/shotbmp.sv
    Info (12023): Found entity 1: shotBMP File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shot/shotBMP.sv Line: 2
Warning (10236): Verilog HDL Implicit Net warning at timer_4_digits_counter.sv(39): created implicit net for "tc_ones" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv Line: 39
Warning (10236): Verilog HDL Implicit Net warning at timer_4_digits_counter.sv(54): created implicit net for "tc_tens" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv Line: 54
Critical Warning (10846): Verilog HDL Instantiation warning at TOP_BAR_TOP.sv(91): instance has no name File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/TOP_BAR_TOP.sv Line: 91
Info (12127): Elaborating entity "game_controller" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at game_controller.sv(209): truncated value with size 32 to match size of target (2) File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 209
Info (12128): Elaborating entity "levelFSM" for hierarchy "levelFSM:level_fsm" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 54
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "bird_life[3]" is stuck at GND File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 25
    Warning (13410): Pin "time_to_add[0][1]" is stuck at GND File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 113
    Warning (13410): Pin "time_to_add[0][2]" is stuck at GND File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 113
    Warning (13410): Pin "time_to_add[1][1]" is stuck at GND File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 113
    Warning (13410): Pin "time_to_add[1][2]" is stuck at GND File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 113
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/output_files/Lab1Demo.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "playerCoordinates[0]" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 11
    Warning (15610): No output dependent on input pin "playerCoordinates[1]" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 11
    Warning (15610): No output dependent on input pin "playerCoordinates[2]" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 11
    Warning (15610): No output dependent on input pin "playerCoordinates[3]" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 11
    Warning (15610): No output dependent on input pin "playerCoordinates[4]" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 11
    Warning (15610): No output dependent on input pin "playerCoordinates[5]" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 11
    Warning (15610): No output dependent on input pin "playerCoordinates[6]" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 11
    Warning (15610): No output dependent on input pin "playerCoordinates[7]" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 11
    Warning (15610): No output dependent on input pin "playerCoordinates[8]" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 11
    Warning (15610): No output dependent on input pin "playerCoordinates[9]" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 11
    Warning (15610): No output dependent on input pin "playerCoordinates[10]" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 11
    Warning (15610): No output dependent on input pin "random[0]" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 12
    Warning (15610): No output dependent on input pin "random[1]" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 12
    Warning (15610): No output dependent on input pin "random[2]" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 12
    Warning (15610): No output dependent on input pin "random[3]" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 12
    Warning (15610): No output dependent on input pin "random[6]" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 12
    Warning (15610): No output dependent on input pin "random[7]" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 12
    Warning (15610): No output dependent on input pin "collision" File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv Line: 14
Info (21057): Implemented 530 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 444 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Sat Sep 05 17:53:36 2020
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/output_files/Lab1Demo.map.smsg.


