#e1(01Dec2025:12:49:58): source ./xcelium.d/env.d/env.history.01Dec2025_12_49_58
s1(01Dec2025:12:49:58):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile0.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/Resistor_load/systemVerilog/verilog.sv 
#e2(01Dec2025:12:50:59): source ./xcelium.d/env.d/env.history.01Dec2025_12_50_59
s2(01Dec2025:12:50:59):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile0.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/Resistor_load/systemVerilog/verilog.sv 
#e3(01Dec2025:12:51:02): source ./xcelium.d/env.d/env.history.01Dec2025_12_51_02
s3(01Dec2025:12:51:02):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile0.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -xmvlogargs " -messages " -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/Resistor_load/systemVerilog/verilog.sv 
#e4(01Dec2025:12:51:31): source ./xcelium.d/env.d/env.history.01Dec2025_12_51_31
s4(01Dec2025:12:51:31):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile1.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/resistor_load/systemVerilog/verilog.sv 
#e5(01Dec2025:12:53:07): source ./xcelium.d/env.d/env.history.01Dec2025_12_53_07
s5(01Dec2025:12:53:07):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile1.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/resistor_load/systemVerilog/verilog.sv 
#e6(01Dec2025:12:54:59): source ./xcelium.d/env.d/env.history.01Dec2025_12_54_59
s6(01Dec2025:12:54:59):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile1.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/resistor_load/systemVerilog/verilog.sv 
#e7(01Dec2025:12:55:27): source ./xcelium.d/env.d/env.history.01Dec2025_12_55_27
s7(01Dec2025:12:55:27):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile1.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -xmvlogargs " -messages " -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/resistor_load/systemVerilog/verilog.sv 
#e8(01Dec2025:12:58:13): source ./xcelium.d/env.d/env.history.01Dec2025_12_58_13
s8(01Dec2025:12:58:13):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile1.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/resistor_load/systemVerilog/verilog.sv 
#e9(01Dec2025:13:00:04): source ./xcelium.d/env.d/env.history.01Dec2025_13_00_04
s9(01Dec2025:13:00:04):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile1.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/resistor_load/systemVerilog/verilog.sv 
#e10(01Dec2025:13:00:08): source ./xcelium.d/env.d/env.history.01Dec2025_13_00_08
s10(01Dec2025:13:00:08):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile1.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/resistor_load/systemVerilog/verilog.sv 
#e11(01Dec2025:13:00:11): source ./xcelium.d/env.d/env.history.01Dec2025_13_00_11
s11(01Dec2025:13:00:11):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile1.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -xmvlogargs " -messages " -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/resistor_load/systemVerilog/verilog.sv 
#e12(01Dec2025:13:03:42): source ./xcelium.d/env.d/env.history.01Dec2025_13_03_42
s12(01Dec2025:13:03:42):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile1.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/resistor_load/systemVerilog/verilog.sv 
#e13(01Dec2025:13:04:18): source ./xcelium.d/env.d/env.history.01Dec2025_13_04_18
s13(01Dec2025:13:04:18):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile1.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/resistor_load/systemVerilog/verilog.sv 
#e14(01Dec2025:13:04:33): source ./xcelium.d/env.d/env.history.01Dec2025_13_04_33
s14(01Dec2025:13:04:33):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile1.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/resistor_load/systemVerilog/verilog.sv 
#e15(01Dec2025:13:07:38): source ./xcelium.d/env.d/env.history.01Dec2025_13_07_38
s15(01Dec2025:13:07:38):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile1.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/resistor_load/systemVerilog/verilog.sv 
#e16(01Dec2025:13:14:09): source ./xcelium.d/env.d/env.history.01Dec2025_13_14_09
s16(01Dec2025:13:14:09):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile1.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/resistor_load/systemVerilog/verilog.sv 
#e17(01Dec2025:13:15:11): source ./xcelium.d/env.d/env.history.01Dec2025_13_15_11
s17(01Dec2025:13:15:11):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile1.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/resistor_load/systemVerilog/verilog.sv 
#e18(01Dec2025:13:15:43): source ./xcelium.d/env.d/env.history.01Dec2025_13_15_43
s18(01Dec2025:13:15:43):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile1.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/resistor_load/systemVerilog/verilog.sv 
#e19(01Dec2025:13:16:11): source ./xcelium.d/env.d/env.history.01Dec2025_13_16_11
s19(01Dec2025:13:16:11):  xrun -compile -nocopy -nostdout -nowarn DLNOHV -nowarn SPDUSD -messages -update -log /home/msegper/Documents/TFM/Virtuoso_connect/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/top_level_DAC/systemVerilog/compile1.log -incdir "/home/msegper/Documents/TFM/Virtuoso_connect/" -sv -cdslib /home/msegper/Documents/TFM/Virtuoso_connect/cds.lib -view systemVerilog -work top_level_DAC /home/msegper/Documents/TFM/Virtuoso_connect/top_level_DAC/resistor_load/systemVerilog/verilog.sv 
