From 961a1babd76dc67e819962ffed5ef53d90e88af0 Mon Sep 17 00:00:00 2001
From: Fery Wibowo <ferywu@gmail.com>
Date: Mon, 8 Dec 2025 10:05:54 +0700
Subject: [PATCH] add s905x4 sc2 support

---
 .../devicetree/bindings/pwm/pwm-meson.txt     |   30 +
 arch/arm64/boot/dts/amlogic/Makefile          |    3 +
 .../boot/dts/amlogic/meson-g12a-b860h-v5.dts  |  546 ++++++
 .../boot/dts/amlogic/meson-g12a-hg680-fj.dts  |  174 ++
 arch/arm64/boot/dts/amlogic/meson-g12a.dtsi   |   28 -
 .../dts/amlogic/meson-sc2-s905x4-ah212.dts    |  500 ++++++
 .../amlogic/meson-sc2-s905x4-akari-ax810.dts  |  502 ++++++
 .../dts/amlogic/meson-sc2-s905x4-gbit.dts     |  499 ++++++
 arch/arm64/boot/dts/amlogic/meson-sc2.dtsi    | 1514 +++++++++++++++++
 .../boot/dts/amlogic/mesong12a-bifrost.dtsi   |  109 ++
 drivers/auxdisplay/Kconfig                    |    7 +
 drivers/auxdisplay/Makefile                   |    5 +
 drivers/clk/meson/Kconfig                     |   15 +
 drivers/clk/meson/Makefile                    |    1 +
 drivers/clk/meson/clk-mpll.h                  |    1 +
 drivers/clk/meson/clk-pll.c                   |   96 ++
 drivers/clk/meson/sc2.c                       |   11 +-
 drivers/irqchip/irq-meson-gpio.c              |    7 +-
 drivers/mmc/host/meson-gx-mmc.c               |    6 +
 drivers/pinctrl/meson/Kconfig                 |    6 +
 drivers/pinctrl/meson/Makefile                |    1 +
 drivers/pinctrl/meson/pinctrl-meson-sc2.c     | 1357 +++++++++++++++
 drivers/soc/amlogic/meson-clk-measure.c       |  135 +-
 drivers/soc/amlogic/meson-gx-socinfo.c        |    2 +
 drivers/thermal/amlogic_thermal.c             |   21 +-
 drivers/tty/serial/meson_uart.c               |    1 +
 include/dt-bindings/clock/amlogic,sc2-clkc.h  |  365 ++++
 include/dt-bindings/gpio/meson-sc2-gpio.h     |  103 ++
 include/dt-bindings/pwm/meson.h               |   30 +
 .../reset/amlogic,meson-sc2-reset.h           |  109 ++
 30 files changed, 6141 insertions(+), 43 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/pwm/pwm-meson.txt
 create mode 100644 arch/arm64/boot/dts/amlogic/meson-g12a-b860h-v5.dts
 create mode 100644 arch/arm64/boot/dts/amlogic/meson-g12a-hg680-fj.dts
 create mode 100644 arch/arm64/boot/dts/amlogic/meson-sc2-s905x4-ah212.dts
 create mode 100644 arch/arm64/boot/dts/amlogic/meson-sc2-s905x4-akari-ax810.dts
 create mode 100644 arch/arm64/boot/dts/amlogic/meson-sc2-s905x4-gbit.dts
 create mode 100644 arch/arm64/boot/dts/amlogic/meson-sc2.dtsi
 create mode 100644 arch/arm64/boot/dts/amlogic/mesong12a-bifrost.dtsi
 create mode 100644 drivers/pinctrl/meson/pinctrl-meson-sc2.c
 create mode 100644 include/dt-bindings/clock/amlogic,sc2-clkc.h
 create mode 100644 include/dt-bindings/gpio/meson-sc2-gpio.h
 create mode 100644 include/dt-bindings/pwm/meson.h
 create mode 100644 include/dt-bindings/reset/amlogic,meson-sc2-reset.h

diff --git a/Documentation/devicetree/bindings/pwm/pwm-meson.txt b/Documentation/devicetree/bindings/pwm/pwm-meson.txt
new file mode 100644
index 0000000000000..0fbedf20074fe
--- /dev/null
+++ b/Documentation/devicetree/bindings/pwm/pwm-meson.txt
@@ -0,0 +1,30 @@
+Amlogic Meson PWM Controller
+============================
+
+Required properties:
+- compatible: Shall contain "amlogic,meson8b-pwm"
+                         or "amlogic,meson-gxbb-pwm"
+                         or "amlogic,meson-gxbb-ao-pwm"
+                         or "amlogic,meson-axg-ee-pwm"
+                         or "amlogic,meson-axg-ao-pwm"
+                         or "amlogic,meson-g12a-ee-pwm"
+                         or "amlogic,meson-g12a-ao-pwm-ab"
+                         or "amlogic,meson-g12a-ao-pwm-cd"
+                         or "amlogic,meson-s4-pwm"
+- #pwm-cells: Should be 3. See pwm.yaml in this directory for a description of
+  the cells format.
+
+Optional properties:
+- clocks: Could contain one or two parents clocks phandle for each of the two
+  PWM channels.
+- clock-names: Could contain at least the "clkin0" and/or "clkin1" names.
+
+Example:
+
+	pwm_ab: pwm@8550 {
+		compatible = "amlogic,meson-gxbb-pwm";
+		reg = <0x0 0x08550 0x0 0x10>;
+		#pwm-cells = <3>;
+		clocks = <&xtal>, <&xtal>;
+		clock-names = "clkin0", "clkin1";
+	}
diff --git a/arch/arm64/boot/dts/amlogic/Makefile b/arch/arm64/boot/dts/amlogic/Makefile
index 619dce79b0204..ec3bd5c485bf0 100644
--- a/arch/arm64/boot/dts/amlogic/Makefile
+++ b/arch/arm64/boot/dts/amlogic/Makefile
@@ -97,6 +97,9 @@ dtb-$(CONFIG_ARCH_MESON) += meson-sm1-odroid-hc4.dtb
 dtb-$(CONFIG_ARCH_MESON) += meson-sm1-sei610.dtb
 dtb-$(CONFIG_ARCH_MESON) += meson-sm1-x96-air-gbit.dtb
 dtb-$(CONFIG_ARCH_MESON) += meson-sm1-x96-air.dtb
+dtb-$(CONFIG_ARCH_MESON) += meson-sc2-s905x4-ah212.dtb
+dtb-$(CONFIG_ARCH_MESON) += meson-sc2-s905x4-akari-ax810.dtb
+
 
 # Overlays
 meson-g12a-fbx8am-brcm-dtbs	:= meson-g12a-fbx8am.dtb meson-g12a-fbx8am-brcm.dtbo
diff --git a/arch/arm64/boot/dts/amlogic/meson-g12a-b860h-v5.dts b/arch/arm64/boot/dts/amlogic/meson-g12a-b860h-v5.dts
new file mode 100644
index 0000000000000..bd8bd3ac946c8
--- /dev/null
+++ b/arch/arm64/boot/dts/amlogic/meson-g12a-b860h-v5.dts
@@ -0,0 +1,546 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (c) 2018 BayLibre SAS. All rights reserved.
+ *
+ * sibondt
+ */
+
+/dts-v1/;
+
+#include "meson-g12a.dtsi"
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/gpio/meson-g12a-gpio.h>
+#include <dt-bindings/sound/meson-g12a-tohdmitx.h>
+
+/ {
+	compatible = "amlogic,g12a";
+	model = "ZTE B860H V5";
+
+	aliases {
+		serial0 = &uart_AO;
+		ethernet0 = &ethmac;
+	};
+
+	spdif_dit: audio-codec-1 {
+		#sound-dai-cells = <0>;
+		compatible = "linux,spdif-dit";
+		status = "okay";
+		sound-name-prefix = "DIT";
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0x0 0x0 0x0 0x80000000>;
+	};
+
+	cvbs-connector {
+		compatible = "composite-video-connector";
+
+		port {
+			cvbs_connector_in: endpoint {
+				remote-endpoint = <&cvbs_vdac_out>;
+			};
+		};
+	};
+
+	hdmi-connector {
+		compatible = "hdmi-connector";
+		type = "a";
+
+		port {
+			hdmi_connector_in: endpoint {
+				remote-endpoint = <&hdmi_tx_tmds_out>;
+			};
+		};
+	};
+
+	emmc_pwrseq: emmc-pwrseq {
+		compatible = "mmc-pwrseq-emmc";
+		reset-gpios = <&gpio BOOT_12 GPIO_ACTIVE_LOW>;
+	};
+
+	sdio_pwrseq: sdio-pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		reset-gpios = <&gpio GPIOX_6 GPIO_ACTIVE_LOW>;
+		clocks = <&wifi32k>;
+		clock-names = "ext_clock";
+	};
+
+	flash_1v8: regulator-flash_1v8 {
+		compatible = "regulator-fixed";
+		regulator-name = "FLASH_1V8";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+		vin-supply = <&vcc_3v3>;
+		regulator-always-on;
+	};
+
+	dc_in: regulator-dc_in {
+		compatible = "regulator-fixed";
+		regulator-name = "DC_IN";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		regulator-always-on;
+	};
+
+	vcc_1v8: regulator-vcc_1v8 {
+		compatible = "regulator-fixed";
+		regulator-name = "VCC_1V8";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+		vin-supply = <&vcc_3v3>;
+		regulator-always-on;
+	};
+
+	vcc_3v3: regulator-vcc_3v3 {
+		compatible = "regulator-fixed";
+		regulator-name = "VCC_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		vin-supply = <&vddao_3v3>;
+		regulator-always-on;
+		/* FIXME: actually controlled by VDDCPU_B_EN */
+	};
+
+	vcc_5v: regulator-vcc_5v {
+		compatible = "regulator-fixed";
+		regulator-name = "VCC_5V";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		vin-supply = <&dc_in>;
+
+		gpio = <&gpio GPIOH_8 GPIO_OPEN_DRAIN>;
+	};
+
+	vddao_1v8: regulator-vddao_1v8 {
+		compatible = "regulator-fixed";
+		regulator-name = "VDDAO_1V8";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+		vin-supply = <&vddao_3v3>;
+		regulator-always-on;
+	};
+
+	vddao_3v3: regulator-vddao_3v3 {
+		compatible = "regulator-fixed";
+		regulator-name = "VDDAO_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		vin-supply = <&dc_in>;
+		regulator-always-on;
+	};
+
+	vddcpu: regulator-vddcpu {
+		compatible = "pwm-regulator";
+
+		regulator-name = "VDDCPU";
+		regulator-min-microvolt = <721000>;
+		regulator-max-microvolt = <1022000>;
+
+		pwm-supply = <&dc_in>;
+
+		pwms = <&pwm_AO_cd 1 1250 0>;
+		pwm-dutycycle-range = <100 0>;
+
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+        vddgpu: regulator-vddgpu {
+                compatible = "regulator-fixed";
+                regulator-name = "mali";
+                regulator-min-microvolt = <800000>;
+                regulator-max-microvolt = <800000>;
+                vin-supply = <&dc_in>;
+                regulator-boot-on;
+                regulator-always-on;
+        };
+
+	sound {
+		compatible = "amlogic,axg-sound-card";
+		model = "G12";
+		audio-aux-devs = <&tdmout_b>;
+		audio-routing = "TDMOUT_B IN 0", "FRDDR_A OUT 1",
+				"TDMOUT_B IN 1", "FRDDR_B OUT 1",
+				"TDMOUT_B IN 2", "FRDDR_C OUT 1",
+				"TDM_B Playback", "TDMOUT_B OUT",
+				"SPDIFOUT IN 0", "FRDDR_A OUT 3",
+				"SPDIFOUT IN 1", "FRDDR_B OUT 3",
+				"SPDIFOUT IN 2", "FRDDR_C OUT 3";
+
+		assigned-clocks = <&clkc CLKID_MPLL2>,
+				  <&clkc CLKID_MPLL0>,
+				  <&clkc CLKID_MPLL1>;
+		assigned-clock-parents = <0>, <0>, <0>;
+		assigned-clock-rates = <294912000>,
+				       <270950400>,
+				       <393216000>;
+		status = "okay";
+
+		dai-link-0 {
+			sound-dai = <&frddr_a>;
+		};
+
+		dai-link-1 {
+			sound-dai = <&frddr_b>;
+		};
+
+		dai-link-2 {
+			sound-dai = <&frddr_c>;
+		};
+
+		/* 8ch hdmi interface */
+		dai-link-3 {
+			sound-dai = <&tdmif_b>;
+			dai-format = "i2s";
+			dai-tdm-slot-tx-mask-0 = <1 1>;
+			dai-tdm-slot-tx-mask-1 = <1 1>;
+			dai-tdm-slot-tx-mask-2 = <1 1>;
+			dai-tdm-slot-tx-mask-3 = <1 1>;
+			mclk-fs = <256>;
+
+			codec {
+				sound-dai = <&tohdmitx TOHDMITX_I2S_IN_B>;
+			};
+		};
+
+		/* spdif hdmi or toslink interface */
+		dai-link-4 {
+			sound-dai = <&spdifout>;
+
+			codec-0 {
+				sound-dai = <&spdif_dit>;
+			};
+
+			codec-1 {
+				sound-dai = <&tohdmitx TOHDMITX_SPDIF_IN_A>;
+			};
+		};
+
+		/* spdif hdmi interface */
+		dai-link-5 {
+			sound-dai = <&spdifout_b>;
+
+			codec {
+				sound-dai = <&tohdmitx TOHDMITX_SPDIF_IN_B>;
+			};
+		};
+
+		/* hdmi glue */
+		dai-link-6 {
+			sound-dai = <&tohdmitx TOHDMITX_I2S_OUT>;
+
+			codec {
+				sound-dai = <&hdmi_tx>;
+			};
+		};
+	};
+
+	wifi32k: wifi32k {
+		compatible = "pwm-clock";
+		#clock-cells = <0>;
+		clock-frequency = <32768>;
+		pwms = <&pwm_ef 0 30518 0>; /* PWM_E at 32.768KHz */
+	};
+};
+
+&arb {
+	status = "okay";
+};
+
+&cec_AO {
+	pinctrl-0 = <&cec_ao_a_h_pins>;
+	pinctrl-names = "default";
+	status = "disabled";
+	hdmi-phandle = <&hdmi_tx>;
+};
+
+&cecb_AO {
+	pinctrl-0 = <&cec_ao_b_h_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+	hdmi-phandle = <&hdmi_tx>;
+};
+
+&clkc_audio {
+	status = "okay";
+};
+
+&cpu0 {
+	cpu-supply = <&vddcpu>;
+	operating-points-v2 = <&cpu_opp_table>;
+	clocks = <&clkc CLKID_CPU_CLK>;
+	clock-latency = <50000>;
+};
+
+&cpu1 {
+	cpu-supply = <&vddcpu>;
+	operating-points-v2 = <&cpu_opp_table>;
+	clocks = <&clkc CLKID_CPU_CLK>;
+	clock-latency = <50000>;
+};
+
+&cpu2 {
+	cpu-supply = <&vddcpu>;
+	operating-points-v2 = <&cpu_opp_table>;
+	clocks = <&clkc CLKID_CPU_CLK>;
+	clock-latency = <50000>;
+};
+
+&cpu3 {
+	cpu-supply = <&vddcpu>;
+	operating-points-v2 = <&cpu_opp_table>;
+	clocks = <&clkc CLKID_CPU_CLK>;
+	clock-latency = <50000>;
+};
+
+&mali {
+	mali-supply=<&vddgpu>;
+};
+
+&cvbs_vdac_port {
+	cvbs_vdac_out: endpoint {
+		remote-endpoint = <&cvbs_connector_in>;
+	};
+};
+
+&frddr_a {
+	status = "okay";
+};
+
+&frddr_b {
+	status = "okay";
+};
+
+&frddr_c {
+	status = "okay";
+};
+
+&hdmi_tx {
+	status = "okay";
+	pinctrl-0 = <&hdmitx_hpd_pins>, <&hdmitx_ddc_pins>;
+	pinctrl-names = "default";
+	hdmi-supply = <&vcc_5v>;
+};
+
+&hdmi_tx_tmds_port {
+	hdmi_tx_tmds_out: endpoint {
+		remote-endpoint = <&hdmi_connector_in>;
+	};
+};
+
+&ir {
+	status = "okay";
+	pinctrl-0 = <&remote_input_ao_pins>;
+	pinctrl-names = "default";
+	linux,rc-map-name = "rc-aml";
+};
+
+&pwm_AO_cd {
+	pinctrl-0 = <&pwm_ao_d_e_pins>;
+	pinctrl-names = "default";
+	clocks = <&xtal>;
+	clock-names = "clkin1";
+	status = "okay";
+};
+
+&ext_mdio {
+	external_phy: ethernet-phy@0 {
+		/* Realtek RTL8211F (0x001cc916) */
+		reg = <0>;
+		max-speed = <1000>;
+		eee-broken-1000t;
+
+		reset-assert-us = <10000>;
+		reset-deassert-us = <80000>;
+		reset-gpios = <&gpio GPIOZ_15 (GPIO_ACTIVE_LOW | GPIO_OPEN_DRAIN)>;
+
+		interrupt-parent = <&gpio_intc>;
+		/* MAC_INTR on GPIOZ_14 */
+		interrupts = <26 IRQ_TYPE_LEVEL_LOW>;
+	};
+};
+
+&ethmac {
+        pinctrl-0 = <&eth_pins>;
+        pinctrl-names = "default";
+        status = "okay";
+        phy-mode = "rmii";
+        phy-handle = <&internal_ephy>;
+};
+
+&pwm_ef {
+	status = "okay";
+	pinctrl-0 = <&pwm_e_pins>;
+	pinctrl-names = "default";
+	clocks = <&xtal>;
+	clock-names = "clkin0";
+};
+
+&uart_A {
+	status = "okay";
+	pinctrl-0 = <&uart_a_pins>, <&uart_a_cts_rts_pins>;
+	pinctrl-names = "default";
+	uart-has-rtscts;
+
+	bluetooth {
+		compatible = "brcm,bcm43438-bt";
+		shutdown-gpios = <&gpio GPIOX_17 GPIO_ACTIVE_HIGH>;
+		max-speed = <2000000>;
+		clocks = <&wifi32k>;
+		clock-names = "lpo";
+	};
+};
+
+&uart_AO {
+	status = "okay";
+	pinctrl-0 = <&uart_ao_a_pins>;
+	pinctrl-names = "default";
+};
+
+&usb {
+	status = "okay";
+	dr_mode = "host";
+};
+
+/* SDIO */
+&sd_emmc_a {
+	status = "okay";
+	pinctrl-0 = <&sdio_pins>;
+	pinctrl-1 = <&sdio_clk_gate_pins>;
+	pinctrl-names = "default", "clk-gate";
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	bus-width = <4>;
+	cap-sd-highspeed;
+	sd-uhs-sdr104;
+	max-frequency = <200000000>;
+
+	non-removable;
+	disable-wp;
+
+	/* WiFi firmware requires power to be kept while in suspend */
+	keep-power-in-suspend;
+
+	mmc-pwrseq = <&sdio_pwrseq>;
+
+	vmmc-supply = <&vddao_3v3>;
+	vqmmc-supply = <&vddao_1v8>;
+};
+
+/* SD card */
+&sd_emmc_b {
+	status = "okay";
+	pinctrl-0 = <&sdcard_c_pins>;
+	pinctrl-1 = <&sdcard_clk_gate_c_pins>;
+	pinctrl-names = "default", "clk-gate";
+
+	bus-width = <4>;
+	cap-sd-highspeed;
+	max-frequency = <50000000>;
+	disable-wp;
+
+	cd-gpios = <&gpio GPIOC_6 GPIO_ACTIVE_LOW>;
+	vmmc-supply = <&vddao_3v3>;
+	vqmmc-supply = <&vddao_3v3>;
+};
+
+/* eMMC */
+&sd_emmc_c {
+	status = "okay";
+	pinctrl-0 = <&emmc_ctrl_pins>, <&emmc_data_8b_pins>, <&emmc_ds_pins>;
+	pinctrl-1 = <&emmc_clk_gate_pins>;
+	pinctrl-names = "default", "clk-gate";
+
+	bus-width = <8>;
+	cap-mmc-highspeed;
+	mmc-ddr-1_8v;
+	mmc-hs200-1_8v;
+	max-frequency = <200000000>;
+	non-removable;
+	disable-wp;
+
+	mmc-pwrseq = <&emmc_pwrseq>;
+	vmmc-supply = <&vcc_3v3>;
+	vqmmc-supply = <&flash_1v8>;
+};
+
+&spdifout {
+	pinctrl-0 = <&spdif_out_h_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&spdifout_b {
+	status = "okay";
+};
+
+&tdmif_b {
+	status = "okay";
+};
+
+&tdmout_b {
+	status = "okay";
+};
+
+&tohdmitx {
+	status = "okay";
+};
+
+&cpu_opp_table {
+        opp-1908000000 {
+                opp-hz = /bits/ 64 <1908000000>;
+                opp-microvolt = <1021000>;
+        };
+};
+
+&efuse {
+        eth_mac: eth_mac@0 {
+                reg = <0x0 0x06>;
+        };
+
+        bt_mac: bt_mac@6 {
+                reg = <0x6 0x06>;
+        };
+
+        wifi_mac: wifi_mac@12 {
+                reg = <0x0c 0x06>;
+        };
+
+        usid: usid@18 {
+                reg = <0x12 0x10>;
+        };
+};
+
+&cpu_opp_table {
+	opp-100000000 {
+		status = "disabled";
+	};
+
+	opp-250000000 {
+		status = "disabled";
+	};
+
+	opp-500000000 {
+		status = "disabled";
+	};
+
+	opp-667000000 {
+		status = "disabled";
+	};
+
+	opp-1908000000 {
+		opp-hz = /bits/ 64 <1908000000>;
+		opp-microvolt = <1001000>;
+	};
+
+	opp-2016000000 {
+			opp-hz = /bits/ 64 <2016000000>;
+			opp-microvolt = <1021000>;
+	};
+};
diff --git a/arch/arm64/boot/dts/amlogic/meson-g12a-hg680-fj.dts b/arch/arm64/boot/dts/amlogic/meson-g12a-hg680-fj.dts
new file mode 100644
index 0000000000000..5673d1032da84
--- /dev/null
+++ b/arch/arm64/boot/dts/amlogic/meson-g12a-hg680-fj.dts
@@ -0,0 +1,174 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (c) 2018 Amlogic, Inc. All rights reserved.
+ * 
+ * sibondt
+ */
+
+/dts-v1/;
+
+#include "meson-g12a-u200.dts"
+
+/ {
+	compatible = "amlogic,g12a";
+	model = "HG680 FJ";
+
+	vddgpu: regulator-vddgpu {
+		compatible = "regulator-fixed";
+		regulator-name = "mali";
+		regulator-min-microvolt = <800000>;
+		regulator-max-microvolt = <800000>;
+		vin-supply = <&main_12v>;
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	wifi32k: wifi32k {
+		compatible = "pwm-clock";
+		#clock-cells = <0>;
+		clock-frequency = <32768>;
+		pwms = <&pwm_ef 0 30518 0>; /* PWM_E at 32.768KHz */
+	};
+
+	sdio_pwrseq: sdio-pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		reset-gpios = <&gpio GPIOX_6 GPIO_ACTIVE_LOW>;
+		clocks = <&wifi32k>;
+		clock-names = "ext_clock";
+	};
+
+	leds {
+		compatible = "gpio-leds";
+		
+		power_led {
+			led_name = "power_led";
+                        gpios = <&gpio_ao GPIOAO_11 GPIO_ACTIVE_LOW>;
+			default-state = "on";
+		};
+
+		net_led {
+			led_name = "net_led";
+                        gpios = <&gpio_ao GPIOAO_9 GPIO_ACTIVE_LOW>;
+			default-state = "off";
+			linux,default-trigger = "0.0:00:link";
+		};
+
+		remote_led {
+			led_name = "remote_led";
+                        gpios = <&gpio_ao GPIOAO_10 GPIO_ACTIVE_LOW>;
+			default-state = "off";
+			linux,default-trigger = "rc-feedback";
+		};
+
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0x0 0x0 0x0 0x80000000>;
+	};
+};
+
+&mali {
+	mali-supply=<&vddgpu>;
+};
+
+&pwm_ef {
+	status = "okay";
+	pinctrl-0 = <&pwm_e_pins>;
+	pinctrl-names = "default";
+	clocks = <&xtal>;
+	clock-names = "clkin0";
+};
+
+/* SDIO */
+&sd_emmc_a {
+	status = "okay";
+	pinctrl-0 = <&sdio_pins>;
+	pinctrl-1 = <&sdio_clk_gate_pins>;
+	pinctrl-names = "default", "clk-gate";
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	bus-width = <4>;
+	cap-sd-highspeed;
+	sd-uhs-sdr104;
+	max-frequency = <200000000>;
+
+	non-removable;
+	disable-wp;
+
+	/* WiFi firmware requires power to be kept while in suspend */
+	keep-power-in-suspend;
+
+	mmc-pwrseq = <&sdio_pwrseq>;
+
+	vmmc-supply = <&vddao_3v3>;
+	vqmmc-supply = <&vddao_1v8>;
+};
+
+/* SD card */
+&sd_emmc_b {
+	status = "okay";
+	bus-width = <4>;
+	cap-sd-highspeed;
+	max-frequency = <50000000>;
+};
+
+/* eMMC */
+&sd_emmc_c {
+	status = "okay";
+	bus-width = <8>;
+	cap-mmc-highspeed;
+	mmc-ddr-1_8v;
+	mmc-hs200-1_8v;
+	max-frequency = <200000000>;
+};
+
+&uart_A {
+	status = "okay";
+	pinctrl-0 = <&uart_a_pins>, <&uart_a_cts_rts_pins>;
+	pinctrl-names = "default";
+	uart-has-rtscts;
+
+	bluetooth {
+		compatible = "brcm,bcm43438-bt";
+		shutdown-gpios = <&gpio GPIOX_17 GPIO_ACTIVE_HIGH>;
+		max-speed = <2000000>;
+		clocks = <&wifi32k>;
+		clock-names = "lpo";
+	};
+};
+
+&cpu_opp_table {
+	opp-100000000 {
+		status = "disabled";
+	};
+
+	opp-250000000 {
+		status = "disabled";
+	};
+
+	opp-500000000 {
+		status = "disabled";
+	};
+
+	opp-667000000 {
+		status = "disabled";
+	};
+
+	opp-1908000000 {
+		opp-hz = /bits/ 64 <1908000000>;
+		opp-microvolt = <1001000>;
+	};
+
+	opp-2016000000 {
+			opp-hz = /bits/ 64 <2016000000>;
+			opp-microvolt = <1021000>;
+	};
+};
+
+&ethmac {
+	phy-handle = <&internal_ephy>;
+	phy-mode = "rmii";
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi b/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi
index 1321ad95923d2..543e70669df54 100644
--- a/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi
+++ b/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi
@@ -17,12 +17,6 @@
 			compatible = "arm,cortex-a53";
 			reg = <0x0 0x0>;
 			enable-method = "psci";
-			d-cache-line-size = <32>;
-			d-cache-size = <0x8000>;
-			d-cache-sets = <32>;
-			i-cache-line-size = <32>;
-			i-cache-size = <0x8000>;
-			i-cache-sets = <32>;
 			next-level-cache = <&l2>;
 			#cooling-cells = <2>;
 		};
@@ -32,12 +26,6 @@
 			compatible = "arm,cortex-a53";
 			reg = <0x0 0x1>;
 			enable-method = "psci";
-			d-cache-line-size = <32>;
-			d-cache-size = <0x8000>;
-			d-cache-sets = <32>;
-			i-cache-line-size = <32>;
-			i-cache-size = <0x8000>;
-			i-cache-sets = <32>;
 			next-level-cache = <&l2>;
 			#cooling-cells = <2>;
 		};
@@ -47,12 +35,6 @@
 			compatible = "arm,cortex-a53";
 			reg = <0x0 0x2>;
 			enable-method = "psci";
-			d-cache-line-size = <32>;
-			d-cache-size = <0x8000>;
-			d-cache-sets = <32>;
-			i-cache-line-size = <32>;
-			i-cache-size = <0x8000>;
-			i-cache-sets = <32>;
 			next-level-cache = <&l2>;
 			#cooling-cells = <2>;
 		};
@@ -62,12 +44,6 @@
 			compatible = "arm,cortex-a53";
 			reg = <0x0 0x3>;
 			enable-method = "psci";
-			d-cache-line-size = <32>;
-			d-cache-size = <0x8000>;
-			d-cache-sets = <32>;
-			i-cache-line-size = <32>;
-			i-cache-size = <0x8000>;
-			i-cache-sets = <32>;
 			next-level-cache = <&l2>;
 			#cooling-cells = <2>;
 		};
@@ -76,9 +52,6 @@
 			compatible = "cache";
 			cache-level = <2>;
 			cache-unified;
-			cache-size = <0x80000>; /* L2. 512 KB */
-			cache-line-size = <64>;
-			cache-sets = <512>;
 		};
 	};
 
@@ -89,7 +62,6 @@
 		opp-1000000000 {
 			opp-hz = /bits/ 64 <1000000000>;
 			opp-microvolt = <731000>;
-			clock-latency-ns = <50000>;
 		};
 
 		opp-1200000000 {
diff --git a/arch/arm64/boot/dts/amlogic/meson-sc2-s905x4-ah212.dts b/arch/arm64/boot/dts/amlogic/meson-sc2-s905x4-ah212.dts
new file mode 100644
index 0000000000000..f715b73dc36a8
--- /dev/null
+++ b/arch/arm64/boot/dts/amlogic/meson-sc2-s905x4-ah212.dts
@@ -0,0 +1,500 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/input/input.h>
+#include <dt-bindings/leds/common.h>
+#include "meson-sc2.dtsi"
+
+/ {
+	model = "Amlogic SC2 AH212 ";
+	compatible = "amlogic,sc2";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		serial0 = &uart_B;
+		serial1 = &uart_E;
+		serial2 = &uart_C;
+		serial3 = &uart_D;
+		serial4 = &uart_A;
+		i2c0 = &i2c0;
+		i2c1 = &i2c1;
+		i2c2 = &i2c2;
+		i2c3 = &i2c3;
+		i2c4 = &i2c4;
+		spi1 = &spicc0;
+		spi2 = &spicc1;
+	};
+
+	memory {
+		device_type = "memory";
+		linux,usable-memory = <0x0 0x000000 0x0 0x80000000>;
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+
+	emmc_pwrseq: emmc-pwrseq {
+		compatible = "mmc-pwrseq-emmc";
+		reset-gpios = <&gpio GPIOB_12 GPIO_ACTIVE_LOW>;
+	};
+
+	wifi32k: wifi32k {
+		compatible = "pwm-clock";
+		#clock-cells = <0>;
+		clock-frequency = <32768>;
+		pwms = <&pwm_ef 0 30518 0>; /* PWM_E at 32.768KHz */
+	};
+
+	sdio_pwrseq: sdio-pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		reset-gpios = <&gpio GPIOX_6 GPIO_ACTIVE_LOW>;
+		clocks = <&wifi32k>;
+		clock-names = "ext_clock";
+	};
+
+	vdd_3v3: regulator-vdd_3v3 {
+                compatible = "regulator-fixed";
+                regulator-name = "VDD_3V3";
+                regulator-min-microvolt = <3300000>;
+                regulator-max-microvolt = <3300000>;
+        };
+
+	vdd_1v8: regulator-vdd_1v8 {
+                compatible = "regulator-fixed";
+                regulator-name = "VDD_1V8";
+                regulator-min-microvolt = <1800000>;
+                regulator-max-microvolt = <1800000>;
+        };
+
+	vbus_pwr: regulator-vbus_pwr {
+		compatible = "regulator-fixed";
+		regulator-name = "VBUS_PWR";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+//		vin-supply = <&vcc_5v>;
+
+		gpio = <&gpio GPIOH_6 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		/* 16 MiB reserved for Hardware ROM Firmware */
+		hwrom_reserved: hwrom@0 {
+			reg = <0x0 0x0 0x0 0x1000000>;
+			no-map;
+		};
+
+		/* Reserved for ARM Trusted Firmware (BL31) */
+		secmon_reserved1: secmon@10000000 {
+			reg = <0x0 0x10000000 0x0 0x200000>;
+			no-map;
+		};
+
+		/* Reserved for ARM Trusted Firmware (BL31) */
+		secmon_reserved2: secmon@5000000 {
+			reg = <0x0 0x05000000 0x0 0x3400000>;
+			no-map;
+		};
+
+		linux,cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x0 0xbc00000>;
+			alignment = <0x0 0x400000>;
+			linux,cma-default;
+		};
+
+	};
+
+	cpu_opp_table0: cpu_opp_table0 {
+		compatible = "operating-points-v2";
+		status = "okay";
+		opp-shared;
+
+		opp00 {
+			opp-hz = /bits/ 64 <100000000>;
+			opp-microvolt = <779000>;
+		};
+		opp01 {
+			opp-hz = /bits/ 64 <250000000>;
+			opp-microvolt = <779000>;
+		};
+		opp02 {
+			opp-hz = /bits/ 64 <500000000>;
+			opp-microvolt = <779000>;
+		};
+		opp03 {
+			opp-hz = /bits/ 64 <667000000>;
+			opp-microvolt = <799000>;
+		};
+		opp04 {
+			opp-hz = /bits/ 64 <1000000000>;
+			opp-microvolt = <799000>;
+		};
+		opp05 {
+			opp-hz = /bits/ 64 <1200000000>;
+			opp-microvolt = <809000>;
+		};
+		opp06 {
+			opp-hz = /bits/ 64 <1404000000>;
+			opp-microvolt = <839000>;
+		};
+		opp07 {
+			opp-hz = /bits/ 64 <1500000000>;
+			opp-microvolt = <849000>;
+		};
+		opp08 {
+			opp-hz = /bits/ 64 <1608000000>;
+			opp-microvolt = <879000>;
+		};
+		opp09 {
+			opp-hz = /bits/ 64 <1704000000>;
+			opp-microvolt = <919000>;
+		};
+		opp10 {
+			opp-hz = /bits/ 64 <1800000000>;
+			opp-microvolt = <959000>;
+		};
+		opp11 {
+			opp-hz = /bits/ 64 <1908000000>;
+			opp-microvolt = <989000>;
+		};
+		opp12 {
+			opp-hz = /bits/ 64 <2004000000>;
+			opp-microvolt = <1019000>;
+		};
+	};
+
+	cpufreq-meson {
+		compatible = "amlogic,cpufreq-meson";
+		status = "okay";
+	};
+
+	i2c-led {
+		compatible = "i2c-gpio";
+		sda-gpios = <&gpio GPIOA_14 GPIO_ACTIVE_HIGH>;
+		i2c-gpio,sda-output-only;
+		scl-gpios = <&gpio GPIOA_15 GPIO_ACTIVE_HIGH>;
+		i2c-gpio,scl-output-only;
+		i2c-gpio,delay-us = <5>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		disp_7seg@24 {
+			compatible = "fudahisi,fd6551";
+			reg = <0x24>, <0x37>, <0x36>, <0x35>, <0x34>, <0x33>;
+			reg-names = "cmd", "grid_0", "grid_1", "grid_2", "grid_3", "symbols";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			fudahisi,segment-mapping = /bits/ 8 <0 1 2 3 4 5 6>;
+
+			led@0 {
+				reg = <0>;
+				function = LED_FUNCTION_ALARM;
+			};
+
+			led@1 {
+				reg = <1>;
+				function = LED_FUNCTION_USB;
+			};
+
+			led@2 {
+				reg = <2>;
+				function = "pause";
+			};
+
+			led@3 {
+				reg = <3>;
+				function = "play";
+			};
+
+			led@4 {
+				reg = <4>;
+				function = "colon";
+			};
+
+			led@5 {
+				reg = <5>;
+				function = LED_FUNCTION_LAN;
+			};
+
+			led@6 {
+				reg = <6>;
+				function = LED_FUNCTION_WLAN;
+			};
+		};
+	};
+};
+
+&pwm_ij {
+	status = "okay";
+};
+
+&i2c2 {
+	status = "okay";
+	pinctrl-names="default";
+	pinctrl-0=<&i2c2_pins3>;
+	clock-frequency = <300000>;
+};
+
+&i2c3 {
+	status = "okay";
+	pinctrl-names="default";
+	pinctrl-0=<&i2c3_pins2>;
+	clock-frequency = <300000>; /* default 100k */
+};
+
+&vddcpu0 {
+	status = "okay";
+};
+
+&periphs_pinctrl {
+	tdm_a: tdm_a {
+		mux { /* GPIOX_11, GPIOX_10, GPIOX_8, GPIOX_9 */
+			groups = "tdm_sclk0",
+				"tdm_fs0",
+				"tdm_d3",
+				"tdm_d4";
+			function = "tdm";
+		};
+	};
+
+	tdmin_a: tdmin_a {
+		mux { /* GPIOX_8 */
+			groups = "tdma_din1";
+			function = "tdma_in";
+		};
+	};
+
+	tdmb_mclk: tdmb_mclk {
+		mux {
+			groups = "mclk0_a";
+			function = "mclk0";
+		};
+	};
+	tdmout_b: tdmout_b {
+		mux { /* GPIOA_1, GPIOA_2, GPIOA_3 */
+			groups = "tdmb_sclk",
+				"tdmb_fs",
+				"tdmb_dout0";
+			function = "tdmb_out";
+		};
+	};
+
+	tdmin_b:tdmin_b {
+		mux { /* GPIOA_4 */
+			groups = "tdmb_din1"
+				/*,"tdmb_slv_sclk", "tdmb_slv_fs"*/;
+			function = "tdmb_in";
+		};
+	};
+
+	tdmc_mclk: tdmc_mclk {
+		mux { /* GPIOA_11 */
+			groups = "mclk1_a";
+			function = "mclk1";
+		};
+	};
+
+	tdmout_c:tdmout_c {
+		mux { /* GPIOA_12, GPIOA_13 */
+			groups = "tdmc_sclk_a",
+				"tdmc_fs_a"
+				/*, "tdmc_dout0_a"
+				 *,	"tdmc_dout2"
+				 *, "tdmc_dout3"
+				 */;
+			function = "tdmc_out";
+		};
+	};
+
+	tdmin_c:tdmin_c {
+		mux { /* GPIOA_10 */
+			groups = "tdmc_din0_a";
+			function = "tdmc_in";
+		};
+	};
+
+	spdifin: spdifin {
+		mux {/* GPIOH_5 */
+			groups = "spdif_in_h";
+			function = "spdif_in";
+		};
+	};
+
+	pdmin: pdmin {
+		mux { /* GPIOC_0, GPIOC_4 */
+			groups = "pdm_din0_c",
+				"pdm_dclk_c";
+			function = "pdm";
+		};
+	};
+
+	spdifout: spdifout {
+		mux { /* GPIOD_10 */
+			groups = "spdif_out_d";
+			function = "spdif_out";
+		};
+	};
+
+	spdifout_a_mute: spdifout_a_mute {
+		mux { /* GPIOD_10 */
+			groups = "GPIOD_10";
+			function = "gpio_periphs";
+			output-low;
+		};
+	};
+
+	dvb_s_ts0_pins: dvb_s_ts0_pins {
+		tsin_a {
+			groups = "tsin_a_sop_d",
+				"tsin_a_valid_d",
+				"tsin_a_clk_d",
+				"tsin_a_din0_d";
+			function = "tsin_a";
+		};
+	};
+
+	dvb_s_ts1_pins: dvb_s_ts1_pins {
+		tsin_b {
+			groups = "tsin_b_sop",
+				"tsin_b_valid",
+				"tsin_b_clk",
+				"tsin_b_din0";
+			function = "tsin_b";
+		};
+	};
+
+	dvb_s_ts2_pins: dvb_s_ts2_pins {
+		tsin_c {
+			groups = "tsin_c_sop_z",
+				"tsin_c_valid_z",
+				"tsin_c_clk_z",
+				"tsin_c_din0_z";
+			function = "tsin_c";
+		};
+	};
+
+	dvb_s_ts3_pins: dvb_s_ts3_pins {
+		tsin_d {
+			groups = "tsin_d_sop_z",
+				"tsin_d_valid_z",
+				"tsin_d_clk_z",
+				"tsin_d_din0_z";
+			function = "tsin_d";
+		};
+	};
+}; /* end of periphs_pinctrl */
+
+&usb {
+	status = "okay";
+};
+
+/* SDIO */
+&sd_emmc_a {
+	status = "okay";
+	pinctrl-0 = <&sdio_pins>;
+	pinctrl-1 = <&sdio_clk_gate_pins>;
+	pinctrl-names = "default", "clk-gate";
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	bus-width = <4>;
+	cap-sd-highspeed;
+	sd-uhs-sdr50;
+	sd-uhs-ddr50;
+	sd-uhs-sdr104;
+	max-frequency = <200000000>;
+
+	non-removable;
+	disable-wp;
+
+	mmc-pwrseq = <&sdio_pwrseq>;
+	vmmc-supply = <&vdd_3v3>;
+	vqmmc-supply = <&vdd_1v8>;
+};
+
+/* SD card */
+&sd_emmc_b {
+	status = "okay";
+	pinctrl-0 = <&sdcard_pins>;
+	pinctrl-1 = <&sdcard_clk_gate_pins>;
+	pinctrl-names = "sd_default", "clk-gate";
+
+	bus-width = <4>;
+	cap-sd-highspeed;
+	max-frequency = <200000000>;
+	disable-wp;
+
+	cd-gpios = <&gpio GPIOC_6 GPIO_ACTIVE_HIGH>;
+	cd-inverted;
+	vmmc-supply = <&vdd_3v3>;
+	vqmmc-supply = <&vdd_1v8>;
+};
+
+&sd_emmc_c {
+	status = "okay";
+	pinctrl-0 = <&emmc_pins>, <&emmc_ds_pins>;
+	pinctrl-1 = <&emmc_clk_gate_pins>;
+	pinctrl-names = "default", "clk-gate";
+
+	bus-width = <8>;
+	cap-mmc-highspeed;
+	mmc-ddr-1_8v;
+	mmc-hs200-1_8v;
+	mmc-hs400-1_8v;
+	max-frequency = <200000000>;
+	non-removable;
+	disable-wp;
+
+	mmc-pwrseq = <&emmc_pwrseq>;
+	vmmc-supply = <&vdd_3v3>;
+	vqmmc-supply = <&vdd_1v8>;
+};
+
+&saradc {
+	status = "okay";
+};
+
+&ethmac {
+	status = "okay";
+	phy-handle = <&internal_ephy>;
+	phy-mode = "rmii";
+};
+
+&spicc0 {
+	status = "disabled";
+	pinctrl-names = "default";
+	pinctrl-0 = <&spicc0_pins_x>;
+	cs-gpios = <&gpio GPIOX_10 0>;
+};
+
+&spicc1 {
+	status = "disabled";
+	pinctrl-names = "default";
+	pinctrl-0 = <&spicc1_pins_h>;
+	cs-gpios = <&gpio GPIOH_6 0>;
+};
+
+&pwm_ef {
+	pinctrl-0 = <&pwm_e_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&uart_E {
+	status = "okay";
+	uart-has-rtscts;
+};
diff --git a/arch/arm64/boot/dts/amlogic/meson-sc2-s905x4-akari-ax810.dts b/arch/arm64/boot/dts/amlogic/meson-sc2-s905x4-akari-ax810.dts
new file mode 100644
index 0000000000000..0631c1222fecd
--- /dev/null
+++ b/arch/arm64/boot/dts/amlogic/meson-sc2-s905x4-akari-ax810.dts
@@ -0,0 +1,502 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
+ *
+ * sibondt
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/input/input.h>
+#include <dt-bindings/leds/common.h>
+#include "meson-sc2.dtsi"
+
+/ {
+	model = "Advan AT01 (S905X4)";
+	compatible = "advan,at01", "amlogic,sc2";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		serial0 = &uart_B;
+		serial1 = &uart_E;
+		serial2 = &uart_C;
+		serial3 = &uart_D;
+		serial4 = &uart_A;
+		i2c0 = &i2c0;
+		i2c1 = &i2c1;
+		i2c2 = &i2c2;
+		i2c3 = &i2c3;
+		i2c4 = &i2c4;
+		spi1 = &spicc0;
+		spi2 = &spicc1;
+	};
+
+	memory {
+		device_type = "memory";
+		linux,usable-memory = <0x0 0x000000 0x0 0x80000000>;
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+
+	emmc_pwrseq: emmc-pwrseq {
+		compatible = "mmc-pwrseq-emmc";
+		reset-gpios = <&gpio GPIOB_12 GPIO_ACTIVE_LOW>;
+	};
+
+	wifi32k: wifi32k {
+		compatible = "pwm-clock";
+		#clock-cells = <0>;
+		clock-frequency = <32768>;
+		pwms = <&pwm_ef 0 30518 0>; /* PWM_E at 32.768KHz */
+	};
+
+	sdio_pwrseq: sdio-pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		reset-gpios = <&gpio GPIOX_6 GPIO_ACTIVE_LOW>;
+		clocks = <&wifi32k>;
+		clock-names = "ext_clock";
+	};
+
+	vdd_3v3: regulator-vdd_3v3 {
+                compatible = "regulator-fixed";
+                regulator-name = "VDD_3V3";
+                regulator-min-microvolt = <3300000>;
+                regulator-max-microvolt = <3300000>;
+        };
+
+	vdd_1v8: regulator-vdd_1v8 {
+                compatible = "regulator-fixed";
+                regulator-name = "VDD_1V8";
+                regulator-min-microvolt = <1800000>;
+                regulator-max-microvolt = <1800000>;
+        };
+
+	vbus_pwr: regulator-vbus_pwr {
+		compatible = "regulator-fixed";
+		regulator-name = "VBUS_PWR";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+//		vin-supply = <&vcc_5v>;
+
+		gpio = <&gpio GPIOH_6 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		/* 16 MiB reserved for Hardware ROM Firmware */
+		hwrom_reserved: hwrom@0 {
+			reg = <0x0 0x0 0x0 0x1000000>;
+			no-map;
+		};
+
+		/* Reserved for ARM Trusted Firmware (BL31) */
+		secmon_reserved1: secmon@10000000 {
+			reg = <0x0 0x10000000 0x0 0x200000>;
+			no-map;
+		};
+
+		/* Reserved for ARM Trusted Firmware (BL31) */
+		secmon_reserved2: secmon@5000000 {
+			reg = <0x0 0x05000000 0x0 0x3400000>;
+			no-map;
+		};
+
+		linux,cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x0 0xbc00000>;
+			alignment = <0x0 0x400000>;
+			linux,cma-default;
+		};
+
+	};
+
+	cpu_opp_table0: cpu_opp_table0 {
+		compatible = "operating-points-v2";
+		status = "okay";
+		opp-shared;
+
+		opp00 {
+			opp-hz = /bits/ 64 <100000000>;
+			opp-microvolt = <779000>;
+		};
+		opp01 {
+			opp-hz = /bits/ 64 <250000000>;
+			opp-microvolt = <779000>;
+		};
+		opp02 {
+			opp-hz = /bits/ 64 <500000000>;
+			opp-microvolt = <779000>;
+		};
+		opp03 {
+			opp-hz = /bits/ 64 <667000000>;
+			opp-microvolt = <799000>;
+		};
+		opp04 {
+			opp-hz = /bits/ 64 <1000000000>;
+			opp-microvolt = <799000>;
+		};
+		opp05 {
+			opp-hz = /bits/ 64 <1200000000>;
+			opp-microvolt = <809000>;
+		};
+		opp06 {
+			opp-hz = /bits/ 64 <1404000000>;
+			opp-microvolt = <839000>;
+		};
+		opp07 {
+			opp-hz = /bits/ 64 <1500000000>;
+			opp-microvolt = <849000>;
+		};
+		opp08 {
+			opp-hz = /bits/ 64 <1608000000>;
+			opp-microvolt = <879000>;
+		};
+		opp09 {
+			opp-hz = /bits/ 64 <1704000000>;
+			opp-microvolt = <919000>;
+		};
+		opp10 {
+			opp-hz = /bits/ 64 <1800000000>;
+			opp-microvolt = <959000>;
+		};
+		opp11 {
+			opp-hz = /bits/ 64 <1908000000>;
+			opp-microvolt = <989000>;
+		};
+		opp12 {
+			opp-hz = /bits/ 64 <2004000000>;
+			opp-microvolt = <1019000>;
+		};
+	};
+
+	cpufreq-meson {
+		compatible = "amlogic,cpufreq-meson";
+		status = "okay";
+	};
+	
+	i2c-led {
+		compatible = "i2c-gpio";
+		sda-gpios = <&gpio GPIOA_14 GPIO_ACTIVE_HIGH>;
+		i2c-gpio,sda-output-only;
+		scl-gpios = <&gpio GPIOA_15 GPIO_ACTIVE_HIGH>;
+		i2c-gpio,scl-output-only;
+		i2c-gpio,delay-us = <5>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		disp_7seg@24 {
+			compatible = "fudahisi,fd6551";
+			reg = <0x24>, <0x37>, <0x36>, <0x35>, <0x34>, <0x33>;
+			reg-names = "cmd", "grid_0", "grid_1", "grid_2", "grid_3", "symbols";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			fudahisi,segment-mapping = /bits/ 8 <0 1 2 3 4 5 6>;
+
+			led@0 {
+				reg = <0>;
+				function = LED_FUNCTION_ALARM;
+			};
+
+			led@1 {
+				reg = <1>;
+				function = LED_FUNCTION_USB;
+			};
+
+			led@2 {
+				reg = <2>;
+				function = "pause";
+			};
+
+			led@3 {
+				reg = <3>;
+				function = "play";
+			};
+
+			led@4 {
+				reg = <4>;
+				function = "colon";
+			};
+
+			led@5 {
+				reg = <5>;
+				function = LED_FUNCTION_LAN;
+			};
+
+			led@6 {
+				reg = <6>;
+				function = LED_FUNCTION_WLAN;
+			};
+		};
+	};
+};
+
+&pwm_ij {
+	status = "okay";
+};
+
+&i2c2 {
+	status = "okay";
+	pinctrl-names="default";
+	pinctrl-0=<&i2c2_pins3>;
+	clock-frequency = <300000>;
+};
+
+&i2c3 {
+	status = "okay";
+	pinctrl-names="default";
+	pinctrl-0=<&i2c3_pins2>;
+	clock-frequency = <300000>; /* default 100k */
+};
+
+&vddcpu0 {
+	status = "okay";
+};
+
+&periphs_pinctrl {
+	tdm_a: tdm_a {
+		mux { /* GPIOX_11, GPIOX_10, GPIOX_8, GPIOX_9 */
+			groups = "tdm_sclk0",
+				"tdm_fs0",
+				"tdm_d3",
+				"tdm_d4";
+			function = "tdm";
+		};
+	};
+
+	tdmin_a: tdmin_a {
+		mux { /* GPIOX_8 */
+			groups = "tdma_din1";
+			function = "tdma_in";
+		};
+	};
+
+	tdmb_mclk: tdmb_mclk {
+		mux {
+			groups = "mclk0_a";
+			function = "mclk0";
+		};
+	};
+	tdmout_b: tdmout_b {
+		mux { /* GPIOA_1, GPIOA_2, GPIOA_3 */
+			groups = "tdmb_sclk",
+				"tdmb_fs",
+				"tdmb_dout0";
+			function = "tdmb_out";
+		};
+	};
+
+	tdmin_b:tdmin_b {
+		mux { /* GPIOA_4 */
+			groups = "tdmb_din1"
+				/*,"tdmb_slv_sclk", "tdmb_slv_fs"*/;
+			function = "tdmb_in";
+		};
+	};
+
+	tdmc_mclk: tdmc_mclk {
+		mux { /* GPIOA_11 */
+			groups = "mclk1_a";
+			function = "mclk1";
+		};
+	};
+
+	tdmout_c:tdmout_c {
+		mux { /* GPIOA_12, GPIOA_13 */
+			groups = "tdmc_sclk_a",
+				"tdmc_fs_a"
+				/*, "tdmc_dout0_a"
+				 *,	"tdmc_dout2"
+				 *, "tdmc_dout3"
+				 */;
+			function = "tdmc_out";
+		};
+	};
+
+	tdmin_c:tdmin_c {
+		mux { /* GPIOA_10 */
+			groups = "tdmc_din0_a";
+			function = "tdmc_in";
+		};
+	};
+
+	spdifin: spdifin {
+		mux {/* GPIOH_5 */
+			groups = "spdif_in_h";
+			function = "spdif_in";
+		};
+	};
+
+	pdmin: pdmin {
+		mux { /* GPIOC_0, GPIOC_4 */
+			groups = "pdm_din0_c",
+				"pdm_dclk_c";
+			function = "pdm";
+		};
+	};
+
+	spdifout: spdifout {
+		mux { /* GPIOD_10 */
+			groups = "spdif_out_d";
+			function = "spdif_out";
+		};
+	};
+
+	spdifout_a_mute: spdifout_a_mute {
+		mux { /* GPIOD_10 */
+			groups = "GPIOD_10";
+			function = "gpio_periphs";
+			output-low;
+		};
+	};
+
+	dvb_s_ts0_pins: dvb_s_ts0_pins {
+		tsin_a {
+			groups = "tsin_a_sop_d",
+				"tsin_a_valid_d",
+				"tsin_a_clk_d",
+				"tsin_a_din0_d";
+			function = "tsin_a";
+		};
+	};
+
+	dvb_s_ts1_pins: dvb_s_ts1_pins {
+		tsin_b {
+			groups = "tsin_b_sop",
+				"tsin_b_valid",
+				"tsin_b_clk",
+				"tsin_b_din0";
+			function = "tsin_b";
+		};
+	};
+
+	dvb_s_ts2_pins: dvb_s_ts2_pins {
+		tsin_c {
+			groups = "tsin_c_sop_z",
+				"tsin_c_valid_z",
+				"tsin_c_clk_z",
+				"tsin_c_din0_z";
+			function = "tsin_c";
+		};
+	};
+
+	dvb_s_ts3_pins: dvb_s_ts3_pins {
+		tsin_d {
+			groups = "tsin_d_sop_z",
+				"tsin_d_valid_z",
+				"tsin_d_clk_z",
+				"tsin_d_din0_z";
+			function = "tsin_d";
+		};
+	};
+}; /* end of periphs_pinctrl */
+
+&usb {
+	status = "okay";
+};
+
+/* SDIO */
+&sd_emmc_a {
+	status = "okay";
+	pinctrl-0 = <&sdio_pins>;
+	pinctrl-1 = <&sdio_clk_gate_pins>;
+	pinctrl-names = "default", "clk-gate";
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	bus-width = <4>;
+	cap-sd-highspeed;
+	sd-uhs-sdr50;
+	sd-uhs-ddr50;
+	sd-uhs-sdr104;
+	max-frequency = <200000000>;
+
+	non-removable;
+	disable-wp;
+
+	mmc-pwrseq = <&sdio_pwrseq>;
+	vmmc-supply = <&vdd_3v3>;
+	vqmmc-supply = <&vdd_1v8>;
+};
+
+/* SD card */
+&sd_emmc_b {
+	status = "okay";
+	pinctrl-0 = <&sdcard_pins>;
+	pinctrl-1 = <&sdcard_clk_gate_pins>;
+	pinctrl-names = "sd_default", "clk-gate";
+
+	bus-width = <4>;
+	cap-sd-highspeed;
+	max-frequency = <200000000>;
+	disable-wp;
+
+	cd-gpios = <&gpio GPIOC_6 GPIO_ACTIVE_HIGH>;
+	cd-inverted;
+	vmmc-supply = <&vdd_3v3>;
+	vqmmc-supply = <&vdd_1v8>;
+};
+
+&sd_emmc_c {
+	status = "okay";
+	pinctrl-0 = <&emmc_pins>, <&emmc_ds_pins>;
+	pinctrl-1 = <&emmc_clk_gate_pins>;
+	pinctrl-names = "default", "clk-gate";
+
+	bus-width = <8>;
+	cap-mmc-highspeed;
+	mmc-ddr-1_8v;
+	mmc-hs200-1_8v;
+	mmc-hs400-1_8v;
+	max-frequency = <200000000>;
+	non-removable;
+	disable-wp;
+
+	mmc-pwrseq = <&emmc_pwrseq>;
+	vmmc-supply = <&vdd_3v3>;
+	vqmmc-supply = <&vdd_1v8>;
+};
+
+&saradc {
+	status = "okay";
+};
+
+&ethmac {
+	status = "okay";
+	phy-handle = <&internal_ephy>;
+	phy-mode = "rmii";
+};
+
+&spicc0 {
+	status = "disabled";
+	pinctrl-names = "default";
+	pinctrl-0 = <&spicc0_pins_x>;
+	cs-gpios = <&gpio GPIOX_10 0>;
+};
+
+&spicc1 {
+	status = "disabled";
+	pinctrl-names = "default";
+	pinctrl-0 = <&spicc1_pins_h>;
+	cs-gpios = <&gpio GPIOH_6 0>;
+};
+
+&pwm_ef {
+	pinctrl-0 = <&pwm_e_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&uart_E {
+	status = "okay";
+	uart-has-rtscts;
+};
diff --git a/arch/arm64/boot/dts/amlogic/meson-sc2-s905x4-gbit.dts b/arch/arm64/boot/dts/amlogic/meson-sc2-s905x4-gbit.dts
new file mode 100644
index 0000000000000..745985d2f8264
--- /dev/null
+++ b/arch/arm64/boot/dts/amlogic/meson-sc2-s905x4-gbit.dts
@@ -0,0 +1,499 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
+*
+* sibondt
+*/
+
+/dts-v1/;
+
+#include <dt-bindings/input/input.h>
+#include <dt-bindings/leds/common.h>
+#include "meson-sc2.dtsi"
+
+/ {
+	model = "Amlogic S905X4";
+	compatible = "amlogic,sc2";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		serial0 = &uart_B;
+		serial1 = &uart_E;
+		serial2 = &uart_C;
+		serial3 = &uart_D;
+		serial4 = &uart_A;
+		i2c0 = &i2c0;
+		i2c1 = &i2c1;
+		i2c2 = &i2c2;
+		i2c3 = &i2c3;
+		i2c4 = &i2c4;
+		spi1 = &spicc0;
+		spi2 = &spicc1;
+	};
+
+	memory {
+		device_type = "memory";
+		linux,usable-memory = <0x0 0x000000 0x0 0x80000000>;
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+
+	emmc_pwrseq: emmc-pwrseq {
+		compatible = "mmc-pwrseq-emmc";
+		reset-gpios = <&gpio GPIOB_12 GPIO_ACTIVE_LOW>;
+	};
+
+	wifi32k: wifi32k {
+		compatible = "pwm-clock";
+		#clock-cells = <0>;
+		clock-frequency = <32768>;
+		pwms = <&pwm_ef 0 30518 0>; /* PWM_E at 32.768KHz */
+	};
+
+	sdio_pwrseq: sdio-pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		reset-gpios = <&gpio GPIOX_6 GPIO_ACTIVE_LOW>;
+		clocks = <&wifi32k>;
+		clock-names = "ext_clock";
+	};
+
+	vdd_3v3: regulator-vdd_3v3 {
+                compatible = "regulator-fixed";
+                regulator-name = "VDD_3V3";
+                regulator-min-microvolt = <3300000>;
+                regulator-max-microvolt = <3300000>;
+        };
+
+	vdd_1v8: regulator-vdd_1v8 {
+                compatible = "regulator-fixed";
+                regulator-name = "VDD_1V8";
+                regulator-min-microvolt = <1800000>;
+                regulator-max-microvolt = <1800000>;
+        };
+
+	vbus_pwr: regulator-vbus_pwr {
+		compatible = "regulator-fixed";
+		regulator-name = "VBUS_PWR";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+
+		gpio = <&gpio GPIOH_6 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		/* 16 MiB reserved for Hardware ROM Firmware */
+		hwrom_reserved: hwrom@0 {
+			reg = <0x0 0x0 0x0 0x1000000>;
+			no-map;
+		};
+
+		/* Reserved for ARM Trusted Firmware (BL31) */
+		secmon_reserved1: secmon@10000000 {
+			reg = <0x0 0x10000000 0x0 0x200000>;
+			no-map;
+		};
+
+		/* Reserved for ARM Trusted Firmware (BL31) */
+		secmon_reserved2: secmon@5000000 {
+			reg = <0x0 0x05000000 0x0 0x3400000>;
+			no-map;
+		};
+
+		linux,cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x0 0xbc00000>;
+			alignment = <0x0 0x400000>;
+			linux,cma-default;
+		};
+
+	};
+
+	cpu_opp_table0: cpu_opp_table0 {
+		compatible = "operating-points-v2";
+		status = "okay";
+		opp-shared;
+
+		opp00 {
+			opp-hz = /bits/ 64 <100000000>;
+			opp-microvolt = <779000>;
+		};
+		opp01 {
+			opp-hz = /bits/ 64 <250000000>;
+			opp-microvolt = <779000>;
+		};
+		opp02 {
+			opp-hz = /bits/ 64 <500000000>;
+			opp-microvolt = <779000>;
+		};
+		opp03 {
+			opp-hz = /bits/ 64 <667000000>;
+			opp-microvolt = <799000>;
+		};
+		opp04 {
+			opp-hz = /bits/ 64 <1000000000>;
+			opp-microvolt = <799000>;
+		};
+		opp05 {
+			opp-hz = /bits/ 64 <1200000000>;
+			opp-microvolt = <809000>;
+		};
+		opp06 {
+			opp-hz = /bits/ 64 <1404000000>;
+			opp-microvolt = <839000>;
+		};
+		opp07 {
+			opp-hz = /bits/ 64 <1500000000>;
+			opp-microvolt = <849000>;
+		};
+		opp08 {
+			opp-hz = /bits/ 64 <1608000000>;
+			opp-microvolt = <879000>;
+		};
+		opp09 {
+			opp-hz = /bits/ 64 <1704000000>;
+			opp-microvolt = <919000>;
+		};
+		opp10 {
+			opp-hz = /bits/ 64 <1800000000>;
+			opp-microvolt = <959000>;
+		};
+		opp11 {
+			opp-hz = /bits/ 64 <1908000000>;
+			opp-microvolt = <989000>;
+		};
+		opp12 {
+			opp-hz = /bits/ 64 <2004000000>;
+			opp-microvolt = <1019000>;
+		};
+	};
+
+	cpufreq-meson {
+		compatible = "amlogic,cpufreq-meson";
+		status = "okay";
+	};
+
+	i2c-led {
+		compatible = "i2c-gpio";
+		sda-gpios = <&gpio GPIOA_14 GPIO_ACTIVE_HIGH>;
+		i2c-gpio,sda-output-only;
+		scl-gpios = <&gpio GPIOA_15 GPIO_ACTIVE_HIGH>;
+		i2c-gpio,scl-output-only;
+		i2c-gpio,delay-us = <5>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		disp_7seg@24 {
+			compatible = "fudahisi,fd6551";
+			reg = <0x24>, <0x37>, <0x36>, <0x35>, <0x34>, <0x33>;
+			reg-names = "cmd", "grid_0", "grid_1", "grid_2", "grid_3", "symbols";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			fudahisi,segment-mapping = /bits/ 8 <0 1 2 3 4 5 6>;
+
+			led@0 {
+				reg = <0>;
+				function = LED_FUNCTION_ALARM;
+			};
+
+			led@1 {
+				reg = <1>;
+				function = LED_FUNCTION_USB;
+			};
+
+			led@2 {
+				reg = <2>;
+				function = "pause";
+			};
+
+			led@3 {
+				reg = <3>;
+				function = "play";
+			};
+
+			led@4 {
+				reg = <4>;
+				function = "colon";
+			};
+
+			led@5 {
+				reg = <5>;
+				function = LED_FUNCTION_LAN;
+			};
+
+			led@6 {
+				reg = <6>;
+				function = LED_FUNCTION_WLAN;
+			};
+		};
+	};
+};
+
+&pwm_ij {
+	status = "okay";
+};
+
+&i2c2 {
+	status = "okay";
+	pinctrl-names="default";
+	pinctrl-0=<&i2c2_pins3>;
+	clock-frequency = <300000>;
+};
+
+&i2c3 {
+	status = "okay";
+	pinctrl-names="default";
+	pinctrl-0=<&i2c3_pins2>;
+	clock-frequency = <300000>; /* default 100k */
+};
+
+&vddcpu0 {
+	status = "okay";
+};
+
+&periphs_pinctrl {
+	tdm_a: tdm_a {
+		mux { /* GPIOX_11, GPIOX_10, GPIOX_8, GPIOX_9 */
+			groups = "tdm_sclk0",
+				"tdm_fs0",
+				"tdm_d3",
+				"tdm_d4";
+			function = "tdm";
+		};
+	};
+
+	tdmin_a: tdmin_a {
+		mux { /* GPIOX_8 */
+			groups = "tdma_din1";
+			function = "tdma_in";
+		};
+	};
+
+	tdmb_mclk: tdmb_mclk {
+		mux {
+			groups = "mclk0_a";
+			function = "mclk0";
+		};
+	};
+	tdmout_b: tdmout_b {
+		mux { /* GPIOA_1, GPIOA_2, GPIOA_3 */
+			groups = "tdmb_sclk",
+				"tdmb_fs",
+				"tdmb_dout0";
+			function = "tdmb_out";
+		};
+	};
+
+	tdmin_b:tdmin_b {
+		mux { /* GPIOA_4 */
+			groups = "tdmb_din1"
+				/*,"tdmb_slv_sclk", "tdmb_slv_fs"*/;
+			function = "tdmb_in";
+		};
+	};
+
+	tdmc_mclk: tdmc_mclk {
+		mux { /* GPIOA_11 */
+			groups = "mclk1_a";
+			function = "mclk1";
+		};
+	};
+
+	tdmout_c:tdmout_c {
+		mux { /* GPIOA_12, GPIOA_13 */
+			groups = "tdmc_sclk_a",
+				"tdmc_fs_a"
+				/*, "tdmc_dout0_a"
+				 *,	"tdmc_dout2"
+				 *, "tdmc_dout3"
+				 */;
+			function = "tdmc_out";
+		};
+	};
+
+	tdmin_c:tdmin_c {
+		mux { /* GPIOA_10 */
+			groups = "tdmc_din0_a";
+			function = "tdmc_in";
+		};
+	};
+
+	spdifin: spdifin {
+		mux {/* GPIOH_5 */
+			groups = "spdif_in_h";
+			function = "spdif_in";
+		};
+	};
+
+	pdmin: pdmin {
+		mux { /* GPIOC_0, GPIOC_4 */
+			groups = "pdm_din0_c",
+				"pdm_dclk_c";
+			function = "pdm";
+		};
+	};
+
+	spdifout: spdifout {
+		mux { /* GPIOD_10 */
+			groups = "spdif_out_d";
+			function = "spdif_out";
+		};
+	};
+
+	spdifout_a_mute: spdifout_a_mute {
+		mux { /* GPIOD_10 */
+			groups = "GPIOD_10";
+			function = "gpio_periphs";
+			output-low;
+		};
+	};
+
+	dvb_s_ts0_pins: dvb_s_ts0_pins {
+		tsin_a {
+			groups = "tsin_a_sop_d",
+				"tsin_a_valid_d",
+				"tsin_a_clk_d",
+				"tsin_a_din0_d";
+			function = "tsin_a";
+		};
+	};
+
+	dvb_s_ts1_pins: dvb_s_ts1_pins {
+		tsin_b {
+			groups = "tsin_b_sop",
+				"tsin_b_valid",
+				"tsin_b_clk",
+				"tsin_b_din0";
+			function = "tsin_b";
+		};
+	};
+
+	dvb_s_ts2_pins: dvb_s_ts2_pins {
+		tsin_c {
+			groups = "tsin_c_sop_z",
+				"tsin_c_valid_z",
+				"tsin_c_clk_z",
+				"tsin_c_din0_z";
+			function = "tsin_c";
+		};
+	};
+
+	dvb_s_ts3_pins: dvb_s_ts3_pins {
+		tsin_d {
+			groups = "tsin_d_sop_z",
+				"tsin_d_valid_z",
+				"tsin_d_clk_z",
+				"tsin_d_din0_z";
+			function = "tsin_d";
+		};
+	};
+}; /* end of periphs_pinctrl */
+
+&usb {
+	status = "okay";
+};
+
+/* SDIO */
+&sd_emmc_a {
+	status = "okay";
+	pinctrl-0 = <&sdio_pins>;
+	pinctrl-1 = <&sdio_clk_gate_pins>;
+	pinctrl-names = "default", "clk-gate";
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	bus-width = <4>;
+	cap-sd-highspeed;
+	sd-uhs-sdr104;
+	max-frequency = <200000000>;
+
+	non-removable;
+	disable-wp;
+
+	mmc-pwrseq = <&sdio_pwrseq>;
+	vmmc-supply = <&vdd_3v3>;
+	vqmmc-supply = <&vdd_1v8>;
+};
+
+/* SD card */
+&sd_emmc_b {
+	status = "okay";
+	pinctrl-0 = <&sdcard_pins>;
+	pinctrl-1 = <&sdcard_clk_gate_pins>;
+	pinctrl-names = "sd_default", "clk-gate";
+
+	bus-width = <4>;
+	cap-sd-highspeed;
+	max-frequency = <200000000>;
+	disable-wp;
+
+	cd-gpios = <&gpio GPIOC_6 GPIO_ACTIVE_HIGH>;
+	cd-inverted;
+	vmmc-supply = <&vdd_3v3>;
+	vqmmc-supply = <&vdd_1v8>;
+};
+
+&sd_emmc_c {
+	status = "okay";
+	pinctrl-0 = <&emmc_pins>, <&emmc_ds_pins>;
+	pinctrl-1 = <&emmc_clk_gate_pins>;
+	pinctrl-names = "default", "clk-gate";
+
+	bus-width = <8>;
+	cap-mmc-highspeed;
+	mmc-ddr-1_8v;
+	mmc-hs200-1_8v;
+	mmc-hs400-1_8v;
+	max-frequency = <200000000>;
+	non-removable;
+	disable-wp;
+
+	mmc-pwrseq = <&emmc_pwrseq>;
+	vmmc-supply = <&vdd_3v3>;
+	vqmmc-supply = <&vdd_1v8>;
+};
+
+&saradc {
+	status = "okay";
+};
+
+&ethmac {
+	status = "okay";
+	phy-handle = <&internal_ephy>;
+	phy-mode = "rgmii";
+};
+
+&spicc0 {
+	status = "disabled";
+	pinctrl-names = "default";
+	pinctrl-0 = <&spicc0_pins_x>;
+	cs-gpios = <&gpio GPIOX_10 0>;
+};
+
+&spicc1 {
+	status = "disabled";
+	pinctrl-names = "default";
+	pinctrl-0 = <&spicc1_pins_h>;
+	cs-gpios = <&gpio GPIOH_6 0>;
+};
+
+&pwm_ef {
+	pinctrl-0 = <&pwm_e_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&uart_E {
+	status = "okay";
+	uart-has-rtscts;
+};
diff --git a/arch/arm64/boot/dts/amlogic/meson-sc2.dtsi b/arch/arm64/boot/dts/amlogic/meson-sc2.dtsi
new file mode 100644
index 0000000000000..e73deeb5b2e13
--- /dev/null
+++ b/arch/arm64/boot/dts/amlogic/meson-sc2.dtsi
@@ -0,0 +1,1514 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
+ */
+
+#include <dt-bindings/phy/phy.h>
+#include <dt-bindings/clock/axg-audio-clkc.h>
+#include <dt-bindings/clock/amlogic,sc2-clkc.h>
+#include <dt-bindings/clock/g12a-aoclkc.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/gpio/meson-sc2-gpio.h>
+#include <dt-bindings/reset/amlogic,meson-sc2-reset.h>
+#include <dt-bindings/pwm/pwm.h>
+#include <dt-bindings/pwm/meson.h>
+#include <dt-bindings/input/input.h>
+// #include <dt-bindings/mailbox/amlogic,mbox.h>
+#include "mesong12a-bifrost.dtsi"
+
+/ {
+	cpus:cpus {
+		#address-cells = <2>;
+		#size-cells = <0>;
+
+		CPU0:cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x0>;
+			enable-method = "psci";
+			next-level-cache = <&l2>;
+			dynamic-power-coefficient = <230>;
+			#cooling-cells = <2>;
+			clocks = <&clkc CLKID_CPU_CLK>,
+				<&clkc CLKID_CPU_CLK_DYN>,
+				<&clkc CLKID_SYS_PLL>,
+				<&clkc CLKID_DSU_CLK>,
+				<&clkc CLKID_DSU_CLK_FINAL>;
+			clock-names = "core_clk",
+				"low_freq_clk_parent",
+				"high_freq_clk_parent",
+				"dsu_clk",
+				"dsu_pre_parent";
+			operating-points-v2 = <&cpu_opp_table0>;
+			cpu-supply = <&vddcpu0>;
+			voltage-tolerance = <0>;
+			clock-latency = <50000>;
+		};
+
+		CPU1:cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x1>;
+			enable-method = "psci";
+			next-level-cache = <&l2>;
+			dynamic-power-coefficient = <230>;
+			#cooling-cells = <2>;
+			clocks = <&clkc CLKID_CPU_CLK>,
+				<&clkc CLKID_CPU_CLK_DYN>,
+				<&clkc CLKID_SYS_PLL>,
+				<&clkc CLKID_DSU_CLK>,
+				<&clkc CLKID_DSU_CLK_FINAL>;
+			clock-names = "core_clk",
+				"low_freq_clk_parent",
+				"high_freq_clk_parent",
+				"dsu_clk",
+				"dsu_pre_parent";
+			operating-points-v2 = <&cpu_opp_table0>;
+			cpu-supply = <&vddcpu0>;
+			voltage-tolerance = <0>;
+			clock-latency = <50000>;
+		};
+
+		CPU2:cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x2>;
+			enable-method = "psci";
+			next-level-cache = <&l2>;
+			dynamic-power-coefficient = <230>;
+			#cooling-cells = <2>;
+			clocks = <&clkc CLKID_CPU_CLK>,
+				<&clkc CLKID_CPU_CLK_DYN>,
+				<&clkc CLKID_SYS_PLL>,
+				<&clkc CLKID_DSU_CLK>,
+				<&clkc CLKID_DSU_CLK_FINAL>;
+			clock-names = "core_clk",
+				"low_freq_clk_parent",
+				"high_freq_clk_parent",
+				"dsu_clk",
+				"dsu_pre_parent";
+			operating-points-v2 = <&cpu_opp_table0>;
+			cpu-supply = <&vddcpu0>;
+			voltage-tolerance = <0>;
+			clock-latency = <50000>;
+		};
+
+		CPU3:cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x3>;
+			enable-method = "psci";
+			next-level-cache = <&l2>;
+			dynamic-power-coefficient = <230>;
+			#cooling-cells = <2>;
+			clocks = <&clkc CLKID_CPU_CLK>,
+				<&clkc CLKID_CPU_CLK_DYN>,
+				<&clkc CLKID_SYS_PLL>,
+				<&clkc CLKID_DSU_CLK>,
+				<&clkc CLKID_DSU_CLK_FINAL>;
+			clock-names = "core_clk",
+				"low_freq_clk_parent",
+				"high_freq_clk_parent",
+				"dsu_clk",
+				"dsu_pre_parent";
+			operating-points-v2 = <&cpu_opp_table0>;
+			cpu-supply = <&vddcpu0>;
+			voltage-tolerance = <0>;
+			clock-latency = <50000>;
+		};
+
+		l2: l2-cache0 {
+			compatible = "cache";
+		};
+	};
+
+	timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_RAW(0xff) | IRQ_TYPE_LEVEL_LOW)>,
+			     <GIC_PPI 14 (GIC_CPU_MASK_RAW(0xff) | IRQ_TYPE_LEVEL_LOW)>,
+			     <GIC_PPI 11 (GIC_CPU_MASK_RAW(0xff) | IRQ_TYPE_LEVEL_LOW)>,
+			     <GIC_PPI 10 (GIC_CPU_MASK_RAW(0xff) | IRQ_TYPE_LEVEL_LOW)>;
+	};
+
+	arm_pmu {
+		compatible = "arm,armv8-pmuv3";
+		private-interrupts;
+		/* clusterb-enabled; */
+		interrupts = <GIC_SPI 235 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 236 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 237 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 238 IRQ_TYPE_LEVEL_HIGH>;
+
+		reg = <0x0 0xff634680 0x0 0x4>;
+		cpumasks = <0xf>;
+		/* default 10ms */
+		relax-timer-ns = <10000000>;
+		/* default 10000us */
+		max-wait-cnt = <10000>;
+	};
+
+	gic: interrupt-controller@ffc01000 {
+		compatible = "arm,gic-400";
+		#interrupt-cells = <3>;
+		#address-cells = <0>;
+		interrupt-controller;
+		reg = <0x0 0xfff01000 0 0x1000>,
+		      <0x0 0xfff02000 0 0x2000>,
+		      <0x0 0xfff04000 0 0x2000>,
+		      <0x0 0xfff06000 0 0x2000>;
+		interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_HIGH)>;
+	};
+
+	psci {
+		compatible = "arm,psci-0.2";
+		method = "smc";
+	};
+
+	xtal: xtal-clk {
+		compatible = "fixed-clock";
+		clock-frequency = <24000000>;
+		clock-output-names = "xtal";
+		#clock-cells = <0>;
+	};
+
+	vrtc: rtc@fe010288 {
+		compatible = "amlogic,meson-vrtc";
+		reg = <0x0 0xfe010288 0x0 0x4>;
+		status = "okay";
+	};
+
+	vddcpu0: pwm_j-regulator {
+		compatible = "pwm-regulator";
+		pwms = <&pwm_ij MESON_PWM_1 1500 0>;
+		regulator-name = "vddcpu0";
+		regulator-min-microvolt = <689000>;
+		regulator-max-microvolt = <1049000>;
+		regulator-always-on;
+		max-duty-cycle = <1500>;
+		/* Voltage Duty-Cycle */
+		voltage-table = <1049000 0>,
+				<1039000 3>,
+				<1029000 6>,
+				<1019000 9>,
+				<1009000 12>,
+				<999000 14>,
+				<989000 17>,
+				<979000 20>,
+				<969000 23>,
+				<959000 26>,
+				<949000 29>,
+				<939000 31>,
+				<929000 34>,
+				<919000 37>,
+				<909000 40>,
+				<899000 43>,
+				<889000 45>,
+				<879000 48>,
+				<869000 51>,
+				<859000 54>,
+				<849000 56>,
+				<839000 59>,
+				<829000 62>,
+				<819000 65>,
+				<809000 68>,
+				<799000 70>,
+				<789000 73>,
+				<779000 76>,
+				<769000 79>,
+				<759000 81>,
+				<749000 84>,
+				<739000 87>,
+				<729000 89>,
+				<719000 92>,
+				<709000 95>,
+				<699000 98>,
+				<689000 100>;
+		status = "disabled";
+	};
+
+	saradc: saradc@fe026000 {
+		compatible = "amlogic,meson-g12a-saradc",
+			   "amlogic,meson-saradc";
+		status = "disabled";
+		#io-channel-cells = <1>;
+		clocks = <&xtal>,
+		    <&clkc CLKID_SAR_ADC>,
+		    <&clkc CLKID_SARADC_GATE>,
+		    <&clkc CLKID_SARADC_MUX>;
+		clock-names = "clkin", "core",
+		    "adc_clk", "adc_sel";
+		interrupts = <GIC_SPI 181 IRQ_TYPE_EDGE_RISING>;
+		reg = <0x00 0xfe026000 0x00 0x48>;
+	};
+
+	soc {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		apb4: apb4@fe000000 {
+			compatible = "simple-bus";
+			reg = <0x0 0xfe000000 0x0 0x480000>;
+			#address-cells = <2>;
+			#size-cells = <2>;
+			ranges = <0x0 0x0 0x0 0xfe000000 0x0 0x480000>;
+
+			clkc: clock-controller {
+				compatible = "amlogic,sc2-clkc";
+				#clock-cells = <1>;
+				reg = <0x0 0x0 0x0 0x49c>,
+				      <0x0 0x8000 0x0 0x2e8>,
+				      <0x0 0xe140 0x0 0x24>;
+				reg-names = "basic", "pll",
+					    "cpu_clk";
+				clocks = <&xtal>;
+				clock-names = "xtal";
+				status = "okay";
+			};
+
+			periphs_pinctrl: pinctrl@4000 {
+				compatible = "amlogic,meson-sc2-periphs-pinctrl";
+				#address-cells = <2>;
+				#size-cells = <2>;
+				ranges;
+
+				gpio: bank@4000 {
+					reg = <0x0 0x4000 0x0 0x004c>,
+					      <0x0 0x40c0 0x0 0x0220>;
+					reg-names = "mux", "gpio";
+					gpio-controller;
+					#gpio-cells = <2>;
+					gpio-ranges = <&periphs_pinctrl 0 0 87>;
+				};
+			};
+
+			gpio_intc: interrupt-controller@4080 {
+				compatible = "amlogic,meson-sc2-gpio-intc",
+					     "amlogic,meson-gpio-intc";
+				reg = <0x0 0x4080 0x0 0x20>;
+				interrupt-controller;
+				#interrupt-cells = <2>;
+				amlogic,channel-interrupts =
+					<10 11 12 13 14 15 16 17 18 19 20 21>;
+			};
+
+			spicc0: spi@50000 {
+				compatible = "amlogic,meson-g12a-spicc";
+				reg = <0x0 0x50000 0x0 0x44>;
+				interrupts = <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clkc CLKID_SPICC0>,
+					 <&clkc CLKID_SPICC0_GATE>;
+				clock-names = "core", "async";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				status = "disabled";
+			};
+
+			spicc1: spi@52000 {
+				compatible = "amlogic,meson-g12a-spicc";
+				reg = <0x0 0x52000 0x0 0x44>;
+				interrupts = <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clkc CLKID_SPICC1>,
+					 <&clkc CLKID_SPICC1_GATE>;
+				clock-names = "core", "async";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				status = "disabled";
+			};
+
+			pwm_ab: pwm@58000 {
+				compatible = "amlogic,meson-s4-pwm";
+				reg = <0x0 0x58000 0x0 0x24>;
+				#pwm-cells = <3>;
+				clocks = <&clkc CLKID_PWM_A_GATE>,
+						<&clkc CLKID_PWM_B_GATE>;
+				clock-names = "clkin0", "clkin1";
+				status = "disabled";
+			};
+
+			pwm_cd: pwm@5a000 {
+				compatible = "amlogic,meson-s4-pwm";
+				reg = <0x0 0x5a000 0x0 0x24>;
+				#pwm-cells = <3>;
+				clocks = <&clkc CLKID_PWM_C_GATE>,
+						<&clkc CLKID_PWM_D_GATE>;
+				clock-names = "clkin0", "clkin1";
+				status = "disabled";
+			};
+
+			pwm_ef: pwm@5c000 {
+				compatible = "amlogic,meson-s4-pwm";
+				reg = <0x0 0x5c000 0x0 0x24>;
+				#pwm-cells = <3>;
+				clocks = <&clkc CLKID_PWM_E_GATE>,
+						<&clkc CLKID_PWM_F_GATE>;
+				clock-names = "clkin0", "clkin1";
+				status = "disabled";
+			};
+
+			pwm_gh: pwm@5e000 {
+				compatible = "amlogic,meson-s4-pwm";
+				reg = <0x0 0x5e000 0x0 0x24>;
+				#pwm-cells = <3>;
+				clocks = <&clkc CLKID_PWM_G_GATE>,
+						<&clkc CLKID_PWM_H_GATE>;
+				clock-names = "clkin0", "clkin1";
+				status = "disabled";
+			};
+
+			pwm_ij: pwm@60000 {
+				compatible = "amlogic,meson-s4-pwm";
+				reg = <0x0 0x60000 0x0 0x24>;
+				#pwm-cells = <3>;
+				clocks = <&clkc CLKID_PWM_I_GATE>,
+						<&clkc CLKID_PWM_J_GATE>;
+				clock-names = "clkin0", "clkin1";
+				status = "disabled";
+			};
+
+			i2c0: i2c@66000 {
+				compatible = "amlogic,meson-axg-i2c";
+				reg = <0x0 0x66000 0x0 0x48>;
+				interrupts = <GIC_SPI 160 IRQ_TYPE_EDGE_RISING>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				clocks = <&clkc CLKID_I2C_M_A>;
+				status = "disabled";
+			};
+
+			i2c1: i2c@68000 {
+				compatible = "amlogic,meson-axg-i2c";
+				reg = <0x0 0x68000 0x0 0x48>;
+				interrupts = <GIC_SPI 161 IRQ_TYPE_EDGE_RISING>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				clocks = <&clkc CLKID_I2C_M_B>;
+				status = "disabled";
+			};
+
+			i2c2: i2c@6a000 {
+				compatible = "amlogic,meson-axg-i2c";
+				reg = <0x0 0x6a000 0x0 0x48>;
+				interrupts = <GIC_SPI 162 IRQ_TYPE_EDGE_RISING>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				clocks = <&clkc CLKID_I2C_M_C>;
+				status = "disabled";
+			};
+
+			i2c3: i2c@6c000 {
+				compatible = "amlogic,meson-axg-i2c";
+				reg = <0x0 0x6c000 0x0 0x48>;
+				interrupts = <GIC_SPI 163 IRQ_TYPE_EDGE_RISING>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				clocks = <&clkc CLKID_I2C_M_D>;
+				status = "disabled";
+			};
+
+			i2c4: i2c@6e000 {
+				compatible = "amlogic,meson-axg-i2c";
+				reg = <0x0 0x6e000 0x0 0x48>;
+				interrupts = <GIC_SPI 164 IRQ_TYPE_EDGE_RISING>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				clocks = <&clkc CLKID_I2C_M_E>;
+				status = "disabled";
+			};
+
+			uart_B: serial@7a000 {
+				compatible = "amlogic,meson-gxl-uart",
+					     "amlogic,meson-ao-uart";
+				reg = <0x0 0x7a000 0x0 0x18>;
+				interrupts = <GIC_SPI 169 IRQ_TYPE_EDGE_RISING>;
+				status = "okay";
+				clocks = <&xtal>, <&xtal>, <&xtal>;
+				clock-names = "xtal", "pclk", "baud";
+			};
+
+			cpu_temp: temperature-sensor@20000 {
+				compatible = "amlogic,g12a-cpu-thermal",
+					     "amlogic,g12a-thermal";
+				reg = <0x0 0x20000 0x0 0x50>, <0x0 0x10328 0x0 0x4>;
+				clocks = <&clkc CLKID_TS_CLK_GATE>;
+				#thermal-sensor-cells = <0>;
+			};
+
+			ddr_temp: temperature-sensor@22000 {
+				compatible = "amlogic,g12a-ddr-thermal",
+					     "amlogic,g12a-thermal";
+				reg = <0x0 0x22000 0x0 0x50>, <0x0 0x10370 0x0 0x4>;
+				clocks = <&clkc CLKID_TS_CLK_GATE>;
+				#thermal-sensor-cells = <0>;
+			};
+
+			eth_phy: mdio-multiplexer@28000 {
+				compatible = "amlogic,g12a-mdio-mux";
+				reg = <0x0 0x28000 0x0 0xa4>;
+
+				clocks = <&clkc CLKID_ETHPHY>,
+					 <&xtal>,
+					 <&clkc CLKID_MPLL_50M>;
+				clock-names = "pclk", "clkin0", "clkin1";
+				mdio-parent-bus = <&mdio0>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+
+				ext_mdio: mdio@0 {
+					reg = <0>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+				};
+
+				int_mdio: mdio@1 {
+					reg = <1>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+
+					internal_ephy: ethernet_phy@8 {
+						compatible = "ethernet-phy-id0180.3301",
+							     "ethernet-phy-ieee802.3-c22";
+						interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
+						reg = <8>;
+						max-speed = <100>;
+					};
+				};
+			};
+
+			reset: reset-controller@2000 {
+				compatible = "amlogic,meson-s4-reset";
+				reg = <0x0 0x2000 0x0 0x98>;
+				#reset-cells = <1>;
+			};
+
+			cpu_version {
+				compatible = "amlogic,meson-gx-ao-secure", "syscon";
+				reg=<0x0 0x10220 0x0 0x140>;
+				amlogic,has-chip-id;
+			};
+
+			usb2_phy0: phy@3c000 {
+				compatible = "amlogic,g12a-usb2-phy";
+				reg = <0x0 0x3c000 0x0 0x2000>;
+				clocks = <&xtal>;
+				clock-names = "xtal";
+				resets = <&reset RESET_USBPHY20>;
+				reset-names = "phy";
+				#phy-cells = <0>;
+			};
+
+			usb2_phy1: phy@3e000 {
+				compatible = "amlogic,g12a-usb2-phy";
+				reg = <0x0 0x3e000 0x0 0x2000>;
+				clocks = <&xtal>;
+				clock-names = "xtal";
+				resets = <&reset RESET_USBPHY21>;
+				reset-names = "phy";
+				#phy-cells = <0>;
+			};
+
+			usb3_pcie_phy: phy@2a000 {
+				compatible = "amlogic,g12a-usb3-pcie-phy";
+				reg = <0x0 0x2a000 0x0 0x2000>;
+				clocks = <&clkc CLKID_PCIE_PLL>;
+				clock-names = "ref_clk";
+				resets = <&reset RESET_PCIE_PHY>;
+				reset-names = "phy";
+				assigned-clocks = <&clkc CLKID_PCIE_PLL>;
+				assigned-clock-rates = <100000000>;
+				#phy-cells = <1>;
+			};
+		};
+
+		sd_emmc_c: mmc@fe08c000 {
+			compatible = "amlogic,meson-axg-mmc";
+			reg = <0x0 0xfe08c000 0x0 0x800>;
+			interrupts = <GIC_SPI 178 IRQ_TYPE_EDGE_RISING>;
+			status = "disabled";
+
+			clocks = <&clkc CLKID_NAND>,
+				 <&clkc CLKID_SD_EMMC_C_CLK>,
+				 <&clkc CLKID_FCLK_DIV2>;
+			clock-names = "core", "clkin0", "clkin1";
+		};
+
+		sd_emmc_b: sd@fe08a000 {
+			compatible = "amlogic,meson-axg-mmc";
+			reg = <0x0 0xfe08a000 0x0 0x800>;
+			interrupts = <GIC_SPI 177 IRQ_TYPE_EDGE_RISING>;
+			status = "disabled";
+			clocks = <&clkc CLKID_SD_EMMC_B>,
+				 <&clkc CLKID_SD_EMMC_B_CLK>,
+				 <&clkc CLKID_FCLK_DIV2>;
+			clock-names = "core", "clkin0", "clkin1";
+		};
+
+		sd_emmc_a: sdio@fe088000 {
+			compatible = "amlogic,meson-axg-mmc";
+			reg = <0x0 0xfe088000 0x0 0x800>;
+			interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+			clocks = <&clkc CLKID_SD_EMMC_A>,
+				 <&clkc CLKID_SD_EMMC_A_CLK>,
+				 <&clkc CLKID_FCLK_DIV2>;
+			clock-names = "core", "clkin0", "clkin1";
+			cap-sdio-irq;
+			keep-power-in-suspend;
+		};
+
+		usb: usb@fe03a000 {
+			status = "disabled";
+			compatible = "amlogic,meson-g12a-usb-ctrl";
+			reg = <0x0 0xfe03a000 0x0 0xa0>;
+			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
+			#address-cells = <2>;
+			#size-cells = <2>;
+			ranges;
+
+			clocks = <&clkc CLKID_USB>;
+			resets = <&reset RESET_USBCTRL>;
+
+			dr_mode = "host";
+
+			phys = <&usb2_phy0>, <&usb2_phy1>,
+			       <&usb3_pcie_phy PHY_TYPE_USB3>;
+			phy-names = "usb2-phy0", "usb2-phy1", "usb3-phy0";
+
+			dwc2: usb@fdd00000 {
+				compatible = "amlogic,meson-g12a-usb", "snps,dwc2";
+				reg = <0x0 0xfdd00000 0x0 0x100000>;
+				interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clkc CLKID_USB1_TO_DDR>;
+				clock-names = "otg";
+				phys = <&usb2_phy1>;
+				phy-names = "usb2-phy";
+				dr_mode = "peripheral";
+				g-rx-fifo-size = <192>;
+				g-np-tx-fifo-size = <128>;
+				g-tx-fifo-size = <128 128 16 16 16>;
+			};
+
+			dwc3: usb@fde00000 {
+				compatible = "snps,dwc3";
+				reg = <0x0 0xfde00000 0x0 0x100000>;
+				interrupts = <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>;
+				dr_mode = "host";
+				snps,dis_u2_susphy_quirk;
+				snps,quirk-frame-length-adjustment = <0x20>;
+				snps,parkmode-disable-ss-quirk;
+			};
+		};
+
+		ethmac: ethernet@fdc00000 {
+			compatible = "amlogic,meson-axg-dwmac",
+				     "snps,dwmac-3.70a",
+				     "snps,dwmac";
+			reg = <0x0 0xfdc00000 0x0 0x10000>,
+			      <0x0 0xfe024000 0x0 0x8>;
+			interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
+			clocks = <&clkc CLKID_ETH>,
+				 <&clkc CLKID_FCLK_DIV2>,
+				 <&clkc CLKID_MPLL2>;
+			clock-names = "stmmaceth", "clkin0", "clkin1";
+			rx-fifo-depth = <4096>;
+			tx-fifo-depth = <2048>;
+			mc_val = <0x4BE0C>;
+			status = "disabled";
+
+			mdio0: mdio {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "snps,dwmac-mdio";
+			};
+		};
+
+		uart_A: serial@fe078000 {
+			compatible = "amlogic,meson-gxl-uart";
+			reg = <0x0 0xfe078000 0x0 0x18>;
+			interrupts = <GIC_SPI 168 IRQ_TYPE_EDGE_RISING>;
+			status = "disabled";
+			clocks = <&xtal>, <&xtal>, <&xtal>;
+			clock-names = "xtal", "pclk", "baud";
+			pinctrl-names = "default";
+			pinctrl-0 = <&a_uart_pins1>;
+		};
+
+		uart_C: serial@fe07c000 {
+			compatible = "amlogic,meson-gxl-uart";
+			reg = <0x0 0xfe07c000 0x0 0x18>;
+			interrupts = <GIC_SPI 170 IRQ_TYPE_EDGE_RISING>;
+			status = "disabled";
+			clocks = <&xtal>, <&xtal>, <&xtal>;
+			clock-names = "xtal", "pclk", "baud";
+			pinctrl-names = "default";
+			pinctrl-0 = <&c_uart_pins>;
+		};
+
+		uart_D: serial@fe07e000 {
+			compatible = "amlogic,meson-gxl-uart";
+			reg = <0x0 0xfe07e000 0x0 0x18>;
+			interrupts = <GIC_SPI 171 IRQ_TYPE_EDGE_RISING>;
+			status = "disabled";
+			clocks = <&xtal>, <&xtal>, <&xtal>;
+			clock-names = "xtal", "pclk", "baud";
+			pinctrl-names = "default";
+			pinctrl-0 = <&d_uart_pins1>;
+		};
+
+		uart_E: serial@fe080000 {
+			compatible = "amlogic,meson-gxl-uart";
+			reg = <0x0 0xfe080000 0x0 0x18>;
+			interrupts = <GIC_SPI 172 IRQ_TYPE_EDGE_RISING>;
+			status = "disabled";
+			clocks = <&xtal>, <&xtal>, <&xtal>;
+			clock-names = "xtal", "pclk", "baud";
+			pinctrl-names = "default";
+			pinctrl-0 = <&e_uart_pins>;
+		};
+	};
+
+	rng {
+		compatible = "amlogic,meson-rng";
+		status = "okay";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		reg = <0x0 0xfe440788 0x0 0x0c>;
+		quality = /bits/ 16 <1000>;
+		version = <2>;
+	};
+
+	wifi_pwm_conf:wifi_pwm_conf {
+		pwm_channel1_conf {
+			pwms = <&pwm_ef 0 30550 0>;
+			duty-cycle = <15270>;
+			times = <8>;
+		};
+		pwm_channel2_conf {
+			pwms = <&pwm_ef 2 30500 0>;
+			duty-cycle = <15250>;
+			times = <12>;
+		};
+	};
+
+	thermal-zones {
+		cpu_thermal: cpu-thermal {
+			polling-delay = <1000>;
+			polling-delay-passive = <100>;
+			thermal-sensors = <&cpu_temp>;
+
+			trips {
+				cpu_passive: cpu-passive {
+					temperature = <85000>; /* millicelsius */
+					hysteresis = <2000>; /* millicelsius */
+					type = "passive";
+				};
+
+				cpu_hot: cpu-hot {
+					temperature = <95000>; /* millicelsius */
+					hysteresis = <2000>; /* millicelsius */
+					type = "hot";
+				};
+
+				cpu_critical: cpu-critical {
+					temperature = <110000>; /* millicelsius */
+					hysteresis = <2000>; /* millicelsius */
+					type = "critical";
+				};
+			};
+		};
+
+		ddr_thermal: ddr-thermal {
+			polling-delay = <1000>;
+			polling-delay-passive = <100>;
+			thermal-sensors = <&ddr_temp>;
+
+			trips {
+				ddr_passive: ddr-passive {
+					temperature = <85000>; /* millicelsius */
+					hysteresis = <2000>; /* millicelsius */
+					type = "passive";
+				};
+
+				ddr_critical: ddr-critical {
+					temperature = <110000>; /* millicelsius */
+					hysteresis = <2000>; /* millicelsius */
+					type = "critical";
+				};
+			};
+		};
+	};
+};
+
+&periphs_pinctrl {
+	i2c0_pins1:i2c0_pins1 {
+		mux {
+			groups = "i2c0_sda_c",
+				"i2c0_scl_c";
+			function = "i2c0";
+			bias-disable;
+		};
+	};
+
+	i2c0_pins2:i2c0_pins2 {
+		mux {
+			groups = "i2c0_sda_h",
+				"i2c0_scl_h";
+			function = "i2c0";
+			bias-disable;
+		};
+	};
+
+	i2c0_pins3:i2c0_pins3 {
+		mux {
+			groups = "i2c0_sda_z0",
+				"i2c0_scl_z1";
+			function = "i2c0";
+			bias-disable;
+		};
+	};
+
+	i2c0_pins4:i2c0_pins4 {
+		mux {
+			groups = "i2c0_sda_z7",
+				"i2c0_scl_z8";
+			function = "i2c0";
+			bias-disable;
+
+		};
+	};
+
+	i2c1_pins1:i2c1_pins1 {
+		mux {
+			groups = "i2c1_sda_z",
+				"i2c1_scl_z";
+			function = "i2c1";
+			bias-disable;
+		};
+	};
+
+	i2c1_pins2:i2c1_pins2 {
+		mux {
+			groups = "i2c1_sda_x",
+				"i2c1_scl_x";
+			function = "i2c1";
+			bias-disable;
+		};
+	};
+
+	i2c1_pins3:i2c1_pins3 {
+		mux {
+			groups = "i2c1_sda_h2",
+				"i2c1_scl_h3";
+			function = "i2c1";
+			bias-disable;
+		};
+	};
+
+	i2c1_pins4:i2c1_pins4 {
+		mux {
+			groups = "i2c1_sda_h6",
+				"i2c1_scl_h7";
+			function = "i2c1";
+			bias-disable;
+		};
+	};
+
+	i2c2_pins1:i2c2_pins1 {
+		mux {
+			groups = "i2c2_sda_x",
+				"i2c2_scl_x";
+			function = "i2c2";
+			bias-disable;
+		};
+	};
+
+	i2c2_pins2:i2c2_pins2 {
+		mux {
+			groups = "i2c2_sda_z10",
+				"i2c2_scl_z11";
+			function = "i2c2";
+			bias-disable;
+		};
+	};
+
+	i2c2_pins3:i2c2_pins3 {
+		mux {
+			groups = "i2c2_sda_z14",
+				"i2c2_scl_z15";
+			function = "i2c2";
+			bias-disable;
+		};
+	};
+
+	i2c3_pins1:i2c3_pins1 {
+		mux {
+			groups = "i2c3_sda_h",
+				"i2c3_scl_h";
+			function = "i2c3";
+			bias-disable;
+		};
+	};
+
+	i2c3_pins2:i2c3_pins2 {
+		mux {
+			groups = "i2c3_sda_a",
+				"i2c3_scl_a";
+			function = "i2c3";
+			bias-disable;
+		};
+	};
+
+	i2c4_pins1:i2c4_pins1 {
+		mux {
+			groups = "i2c4_sda_d",
+				"i2c4_scl_d";
+			function = "i2c4";
+			bias-disable;
+		};
+	};
+
+	i2c4_pins2:i2c4_pins2 {
+		mux {
+			groups = "i2c4_sda_e",
+				"i2c4_scl_e";
+			function = "i2c4";
+			bias-disable;
+		};
+	};
+
+	a_uart_pins1:a_uart1 {
+		mux {
+			groups = "uart_a_tx_d2",
+				"uart_a_rx_d3";
+			function = "uart_a";
+		};
+	};
+
+	a_uart_pins2:a_uart2 {
+		mux {
+			groups = "uart_a_tx_d8",
+				"uart_a_rx_d9";
+			function = "uart_a";
+		};
+	};
+
+	c_uart_pins:c_uart {
+		mux {
+			groups = "uart_c_tx",
+				"uart_c_rx";
+			bias-pull-up;
+			output-high;
+			function = "uart_c";
+		};
+	};
+
+	d_uart_pins1:d_uart1 {
+		mux {
+			groups = "uart_d_tx_x6",
+				"uart_d_rx_x7";
+			function = "uart_d";
+		};
+	};
+
+	d_uart_pins2:d_uart2 {
+		mux {
+			groups = "uart_d_tx_x10",
+				"uart_d_rx_x11";
+			function = "uart_d";
+		};
+	};
+
+	e_uart_pins:e_uart {
+		mux {
+			groups = "uart_e_tx",
+				"uart_e_rx",
+				"uart_e_cts",
+				"uart_e_rts";
+			bias-pull-up;
+			output-high;
+			function = "uart_e";
+		};
+	};
+	emmc_pins: emmc {
+		mux-0 {
+			groups = "emmc_nand_d0",
+				 "emmc_nand_d1",
+				 "emmc_nand_d2",
+				 "emmc_nand_d3",
+				 "emmc_nand_d4",
+				 "emmc_nand_d5",
+				 "emmc_nand_d6",
+				 "emmc_nand_d7",
+				 "emmc_cmd";
+			function = "emmc";
+			bias-pull-up;
+		};
+
+		mux-1 {
+			groups = "emmc_clk";
+			function = "emmc";
+			bias-disable;
+		};
+	};
+
+	emmc_ds_pins: emmc-ds {
+		mux {
+			groups = "emmc_nand_dqs";
+			function = "emmc";
+			bias-pull-down;
+		};
+	};
+
+	emmc_clk_gate_pins: emmc_clk_gate {
+		mux {
+			groups = "GPIOB_8";
+			function = "gpio_periphs";
+			bias-pull-down;
+		};
+	};
+
+	all_nand_pins: all_nand_pins {
+	mux {
+			groups = "emmc_nand_d0",
+				"emmc_nand_d1",
+				"emmc_nand_d2",
+				"emmc_nand_d3",
+				"emmc_nand_d4",
+				"emmc_nand_d5",
+				"emmc_nand_d6",
+				"emmc_nand_d7",
+				"nand_ce0",
+				"nand_ale",
+				"nand_cle",
+				"nand_wen_clk",
+				"nand_ren_wr";
+			function = "nand";
+			input-enable;
+		};
+	};
+
+	nand_cs_pins: nand_cs {
+		mux {
+			groups = "nand_ce0";
+			function = "nand";
+		};
+	};
+
+	sd_to_ao_uart_clr_pins: sd_to_ao_uart_clr_pins {
+		mux {
+			groups = "GPIOD_0",
+				   "GPIOD_1";
+			function = "gpio_periphs";
+		};
+	};
+
+	sdcard_pins: sdcard_pins {
+		mux-0 {
+			groups = "sdcard_d0_c",
+				 "sdcard_d1_c",
+				 "sdcard_d2_c",
+				 "sdcard_d3_c",
+				 "sdcard_cmd_c";
+			function = "sdcard";
+			bias-pull-up;
+		};
+
+		mux-1 {
+			groups = "sdcard_clk_c";
+			function = "sdcard";
+			bias-pull-up;
+		};
+	};
+
+	sdcard_clk_gate_pins: sdio_clk_gate_pins {
+		mux {
+//			groups = "GPIOC_4";
+			groups = "sdcard_clk_c";
+//			function = "gpio_periphs";
+			function = "sdcard";
+			bias-pull-down;
+		};
+	};
+
+	sdio_pins: sdio {
+		mux-0 {
+			groups = "sdio_d0_x",
+				 "sdio_d1_x",
+				 "sdio_d2_x",
+				 "sdio_d3_x",
+				 "sdio_cmd_x";
+			function = "sdio";
+			bias-pull-up;
+		};
+
+		mux-1 {
+			groups = "sdio_clk_x";
+			function = "sdio";
+			bias-disable;
+		};
+	};
+
+	sdio_clk_gate_pins: sdio_clk_gate {
+		mux {
+			groups = "GPIOX_4";
+			function = "gpio_periphs";
+			bias-pull-down;
+		};
+	};
+
+	hdmitx_hpd: hdmitx_hpd {
+		mux {
+			groups = "hdmitx_hpd_in";
+			function = "hdmitx";
+			bias-disable;
+		};
+	};
+
+	hdmitx_hpd_gpio: hdmitx_hpd_gpio {
+		mux {
+			groups = "GPIOH_1";
+			function = "gpio_periphs";
+			bias-disable;
+		};
+	};
+
+	hdmitx_ddc: hdmitx_ddc {
+		mux {
+			groups = "hdmitx_sda",
+				"hdmitx_sck";
+			function = "hdmitx";
+			bias-disable;
+		};
+	};
+
+	eecec_a: ee_ceca {
+		mux {
+			groups = "cec_a_h";
+			function = "cec_a";
+		};
+	};
+
+	eecec_b: ee_cecb {
+		mux {
+			groups = "cec_b_h";
+			function = "cec_b";
+		};
+	};
+
+	jtag_a_pins: jtag_a_pin {
+		mux {
+			groups = "jtag_1_tdi",
+				 "jtag_1_tdo",
+				 "jtag_1_clk",
+				 "jtag_1_tms";
+			function = "jtag_1";
+		};
+	};
+
+	jtag_b_pins: jtag_b_pin {
+		mux {
+			groups = "jtag_2_tdi",
+				 "jtag_2_tdo",
+				 "jtag_2_clk",
+				 "jtag_2_tms";
+			function = "jtag_2";
+		};
+	};
+
+	pwm_a_pins1: pwm_a_pins1 {
+		mux {
+			groups = "pwm_a_e";
+			function = "pwm_a";
+		};
+	};
+
+	pwm_a_pins2: pwm_a_pins2 {
+		mux {
+			groups = "pwm_a_x";
+			function = "pwm_a";
+		};
+	};
+
+	pwm_b_pins1: pwm_b_pins1 {
+		mux {
+			groups = "pwm_b_h";
+			function = "pwm_b";
+		};
+	};
+
+	pwm_b_pins2: pwm_b_pins2 {
+		mux {
+			groups = "pwm_b_z0";
+			function = "pwm_b";
+		};
+	};
+
+	pwm_b_pins3: pwm_b_pins3 {
+		mux {
+			groups = "pwm_b_z13";
+			function = "pwm_b";
+		};
+	};
+
+	pwm_b_pins4: pwm_b_pins4 {
+		mux {
+			groups = "pwm_b_x7";
+			function = "pwm_b";
+		};
+	};
+
+	pwm_b_pins5: pwm_b_pins5 {
+		mux {
+			groups = "pwm_b_x19";
+			function = "pwm_b";
+		};
+	};
+
+	pwm_c_pins1: pwm_c_pins1 {
+		mux {
+			groups = "pwm_c_c";
+			function = "pwm_c";
+		};
+	};
+
+	pwm_c_pins2: pwm_c_pins2 {
+		mux {
+			groups = "pwm_c_x";
+			function = "pwm_c";
+		};
+	};
+
+	pwm_c_pins3: pwm_c_pins3 {
+		mux {
+			groups = "pwm_c_z";
+			function = "pwm_c";
+		};
+	};
+
+	pwm_d_pins1: pwm_d_pins1 {
+		mux {
+			groups = "pwm_d_z";
+			function = "pwm_d";
+		};
+	};
+
+	pwm_d_pins2: pwm_d_pins2 {
+		mux {
+			groups = "pwm_d_x3";
+			function = "pwm_d";
+		};
+	};
+
+	pwm_d_pins3: pwm_d_pins3 {
+		mux {
+			groups = "pwm_d_x6";
+			function = "pwm_d";
+		};
+	};
+
+	pwm_e_pins: pwm_e_pins {
+		mux {
+			groups = "pwm_e";
+			function = "pwm_e";
+		};
+	};
+
+	pwm_f_pins1: pwm_f_pins1 {
+		mux {
+			groups = "pwm_f_x";
+			function = "pwm_f";
+		};
+	};
+
+	pwm_f_pins2: pwm_f_pins2 {
+		mux {
+			groups = "pwm_f_h";
+			function = "pwm_f";
+		};
+	};
+
+	pwm_f_pins3: pwm_f_pins3 {
+		mux {
+			groups = "pwm_f_z";
+			function = "pwm_f";
+		};
+	};
+
+	pwm_g_pins: pwm_g_pins {
+		mux {
+			groups = "pwm_g";
+			function = "pwm_g";
+		};
+	};
+
+	pwm_h_pins: pwm_h_pins {
+		mux {
+			groups = "pwm_h";
+			function = "pwm_h";
+		};
+	};
+
+	pwm_i_pins1: pwm_i_pins1 {
+		mux {
+			groups = "pwm_i_d4";
+			function = "pwm_i";
+		};
+	};
+
+	pwm_i_pins2: pwm_i_pins2 {
+		mux {
+			groups = "pwm_i_d6";
+			function = "pwm_i";
+		};
+	};
+
+	pwm_j_pins1: pwm_j_pins1 {
+		mux {
+			groups = "pwm_j_e";
+			function = "pwm_j";
+		};
+	};
+
+	pwm_j_pins2: pwm_j_pins2 {
+		mux {
+			groups = "pwm_j_d5";
+			function = "pwm_j";
+		};
+	};
+
+	pwm_j_pins3: pwm_j_pins3 {
+		mux {
+			groups = "pwm_j_d10";
+			function = "pwm_j";
+		};
+	};
+
+	pwm_i_hiz_pins: pwm_i_hiz_pins {
+		mux {
+			groups = "pwm_i_hiz";
+			function = "pwm_i_hiz";
+		};
+	};
+
+	pwm_g_hiz_pins: pwm_g_hiz_pins {
+		mux {
+			groups = "pwm_g_hiz";
+			function = "pwm_g_hiz";
+		};
+	};
+
+	remote_pins: remote_pin {
+		mux {
+			groups = "remote_input_d5";
+			function = "remote_input";
+			bias-disable;
+		};
+	};
+
+	spicc0_pins_x: spicc0_pins_x {
+		mux {
+			groups = "spi_a_mosi_x",
+				 "spi_a_miso_x",
+				 //"spi_a_ss0_x",
+				 "spi_a_sclk_x";
+			function = "spi_a";
+		};
+	};
+
+	spicc0_pins_c: spicc0_pins_c {
+		mux {
+			groups = "spi_a_mosi_c",
+				 "spi_a_miso_c",
+				 //"spi_a_ss0_c",
+				 "spi_a_sclk_c";
+			function = "spi_a";
+		};
+	};
+
+	spicc1_pins_h: spicc1_pins_h {
+		mux {
+			groups = "spi_b_mosi_h",
+				 "spi_b_miso_h",
+				 //"spi_b_ss0_h",
+				 "spi_b_sclk_h";
+			function = "spi_b";
+		};
+	};
+
+	spifc_pins:spifc_pins {
+		mux {
+			groups = "nor_hold",
+				 "nor_d",
+				 "nor_q",
+				 "nor_c",
+				 "nor_wp",
+				 "nor_cs";
+			function = "nor";
+		};
+	};
+
+	irblaster_pins1:irblaster_pin1 {
+		mux {
+			groups = "remote_out_h";
+			function = "remote_out";
+		};
+	};
+
+	irblaster_pins2:irblaster_pin2 {
+		mux {
+			groups = "remote_out_z";
+			function = "remote_out";
+		};
+	};
+
+	irblaster_pins3:irblaster_pin3 {
+		mux {
+			groups = "remote_out_d4";
+			function = "remote_out";
+		};
+	};
+
+	irblaster_pins4:irblaster_pin4 {
+		mux {
+			groups = "remote_out_d9";
+			function = "remote_out";
+		};
+	};
+
+	sd_iso7816_pins:sd_iso7816_pins {
+		mux {
+			groups = "iso7816_clk_c",
+				"iso7816_data_c";
+			function = "iso7816";
+			input-enable;
+			bias-pull-down;
+		};
+	};
+
+	iso7816_pins_mode_0:iso7816_pins_mode_0 {
+		mux {
+			groups = "iso7816_data_c";
+			function = "iso7816";
+			input-enable;
+			bias-pull-down;
+		};
+	};
+
+	iso7816_pins_mode_1:iso7816_pins_mode_1 {
+		mux {
+			groups = "iso7816_data_x";
+			function = "iso7816";
+			input-enable;
+			bias-pull-down;
+		};
+	};
+
+	iso7816_pins_mode_2:iso7816_pins_mode_2 {
+		mux {
+			groups = "iso7816_data_h";
+			function = "iso7816";
+			input-enable;
+			bias-pull-down;
+		};
+	};
+
+	iso7816_pin_data_m_0_h:iso7816_pin_data_m_0_h {
+		mux {
+			groups = "GPIOC_6";
+			function = "gpio_periphs";
+			output-high;
+			bias-pull-up;
+		};
+	};
+
+	iso7816_pin_data_m_1_h:iso7816_pin_data_m_1_h {
+		mux {
+			groups = "GPIOX_9";
+			function = "gpio_periphs";
+			output-high;
+			bias-pull-up;
+		};
+	};
+
+	iso7816_pin_data_m_2_h:iso7816_pin_data_m_2_h {
+		mux {
+			groups = "GPIOH_7";
+			function = "gpio_periphs";
+			output-high;
+			bias-pull-up;
+		};
+	};
+
+	iso7816_pin_data_m_0_l:iso7816_pin_data_m_0_l {
+		mux {
+			groups = "GPIOC_6";
+			function = "gpio_periphs";
+			output-low;
+			bias-pull-up;
+		};
+	};
+
+	iso7816_pin_data_m_1_l:iso7816_pin_data_m_1_l {
+		mux {
+			groups = "GPIOX_9";
+			function = "gpio_periphs";
+			output-low;
+			bias-pull-up;
+		};
+	};
+
+	iso7816_pin_data_m_2_l:iso7816_pin_data_m_2_l {
+		mux {
+			groups = "GPIOH_7";
+			function = "gpio_periphs";
+			output-low;
+			bias-pull-up;
+		};
+	};
+};
+
+&gpu{
+	reg =   <0 0xFE400000 0 0x04000>, /*mali APB bus base address*/
+		<0 0xFE002000 0 0x01000>, /*reset register*/
+		<0 0xFF800000 0 0x01000>, /*aobus TODO update*/
+		<0 0xFF63c000 0 0x01000>, /*hiubus for clk cntl*/
+		<0 0xFE002000 0 0x01000>; /*reset register*/
+
+	interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
+	interrupt-names = "gpu", "mmu", "job";
+
+	resets = <&reset RESET_MALI>, <&reset RESET_MALI_APB>;
+
+	clk_cntl_reg = <0x57>;
+
+	clocks = <&clkc CLKID_MALI>;
+	clock-names = "gpu_mux";
+
+	/*
+	 * Mali clocking is provided by two identical clock paths
+	 * MALI_0 and MALI_1 muxed to a single clock by a glitch
+	 * free mux to safely change frequency while running.
+	 */
+	assigned-clocks = <&clkc CLKID_MALI_0_SEL>,
+			  <&clkc CLKID_MALI_0>,
+			  <&clkc CLKID_MALI>; /* Glitch free mux */
+	assigned-clock-parents = <&clkc CLKID_FCLK_DIV2P5>,
+				 <0>, /* Do Nothing */
+				 <&clkc CLKID_MALI_0>;
+	assigned-clock-rates = <0>, /* Do Nothing */
+				   <800000000>,
+				   <0>; /* Do Nothing */
+
+	tbl =  <&dvfs285_cfg
+		&dvfs400_cfg
+		&dvfs500_cfg
+		&dvfs666_cfg
+		&dvfs850_cfg
+		&dvfs850_cfg>;
+};
diff --git a/arch/arm64/boot/dts/amlogic/mesong12a-bifrost.dtsi b/arch/arm64/boot/dts/amlogic/mesong12a-bifrost.dtsi
new file mode 100644
index 0000000000000..4e83cda20eb60
--- /dev/null
+++ b/arch/arm64/boot/dts/amlogic/mesong12a-bifrost.dtsi
@@ -0,0 +1,109 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
+ */
+
+/ {
+	gpu:bifrost {
+		compatible = "amlogic,meson-g12a-mali";
+		#cooling-cells = <2>;		/* min followed by max */
+		reg = <0 0xFFE40000 0 0x04000>, /*mali APB bus base address*/
+			<0 0xFFD01000 0 0x01000>, /*reset register*/
+			<0 0xFF800000 0 0x01000>, /*aobus for gpu pmu domain*/
+			<0 0xFF63c000 0 0x01000>, /*hiubus for gpu clk cntl*/
+			<0 0xFFD01000 0 0x01000>; /*reset register*/
+		interrupt-parent = <&gic>;
+		interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-names = "gpu", "mmu", "job";
+
+		tbl =  <&dvfs285_cfg
+			&dvfs400_cfg
+			&dvfs500_cfg
+			&dvfs666_cfg
+			&dvfs850_cfg
+			&dvfs850_cfg>;
+
+		dvfs125_cfg:clk125_cfg {
+			clk_freq = <125000000>;
+			clk_parent = "fclk_div4";
+			clkp_freq = <500000000>;
+			clk_reg = <0xA03>;
+			voltage = <1150>;
+			keep_count = <5>;
+			threshold = <30 120>;
+		};
+
+		dvfs250_cfg:dvfs250_cfg {
+			clk_freq = <250000000>;
+			clk_parent = "fclk_div4";
+			clkp_freq = <500000000>;
+			clk_reg = <0xA01>;
+			voltage = <1150>;
+			keep_count = <5>;
+			threshold = <0 76>;
+		};
+
+		dvfs285_cfg:dvfs285_cfg {
+			clk_freq = <285714285>;
+			clk_parent = "fclk_div7";
+			clkp_freq = <285714285>;
+			clk_reg = <0xE00>;
+			voltage = <1150>;
+			keep_count = <5>;
+			threshold = <0 76>;
+		};
+
+		dvfs400_cfg:dvfs400_cfg {
+			clk_freq = <400000000>;
+			clk_parent = "fclk_div5";
+			clkp_freq = <400000000>;
+			clk_reg = <0xC00>;
+			voltage = <1150>;
+			keep_count = <5>;
+			threshold = <80 120>;
+		};
+
+		dvfs500_cfg:dvfs500_cfg {
+			clk_freq = <500000000>;
+			clk_parent = "fclk_div4";
+			clkp_freq = <500000000>;
+			clk_reg = <0xA00>;
+			voltage = <1150>;
+			keep_count = <5>;
+			threshold = <80 120>;
+		};
+
+		dvfs666_cfg:dvfs666_cfg {
+			clk_freq = <666666666>;
+			clk_parent = "fclk_div3";
+			clkp_freq = <666666666>;
+			clk_reg = <0x800>;
+			voltage = <1150>;
+			keep_count = <5>;
+			threshold = <80 120>;
+		};
+
+		dvfs800_cfg:dvfs800_cfg {
+			clk_freq = <800000000>;
+			clk_parent = "fclk_div2p5";
+			clkp_freq = <800000000>;
+			clk_reg = <0x600>;
+			voltage = <1150>;
+			keep_count = <5>;
+			threshold = <80 255>;
+		};
+
+		dvfs850_cfg:dvfs850_cfg {
+			clk_freq = <846000000>;
+			clk_parent = "gp0_pll";
+			clkp_freq = <846000000>;
+			clk_reg = <0x200>;
+			voltage = <1150>;
+			keep_count = <5>;
+			threshold = <80 255>;
+		};
+	};
+
+};
diff --git a/drivers/auxdisplay/Kconfig b/drivers/auxdisplay/Kconfig
index d57740f00f23d..5e2e3d6d258d7 100644
--- a/drivers/auxdisplay/Kconfig
+++ b/drivers/auxdisplay/Kconfig
@@ -59,6 +59,13 @@ config LCD2S
 	  is a simple single color character display. You have to connect it
 	  to an I2C bus.
 
+config FD6551
+	tristate "FD6551 driver for LED 7 segment displays"
+	depends on I2C_GPIO
+	depends on OF || COMPILE_TEST
+	help
+	  Say Y to enable support for FD6551
+
 menuconfig PARPORT_PANEL
 	tristate "Parallel port LCD/Keypad Panel support"
 	depends on PARPORT
diff --git a/drivers/auxdisplay/Makefile b/drivers/auxdisplay/Makefile
index 79b3bdc11f13b..87748ae6fc111 100644
--- a/drivers/auxdisplay/Makefile
+++ b/drivers/auxdisplay/Makefile
@@ -16,4 +16,9 @@ obj-$(CONFIG_LINEDISP)		+= line-display.o
 obj-$(CONFIG_MAX6959)		+= max6959.o
 obj-$(CONFIG_PARPORT_PANEL)	+= panel.o
 obj-$(CONFIG_SEG_LED_GPIO)	+= seg-led-gpio.o
+obj-$(CONFIG_TM16XX)		+= tm16xx.o
+tm16xx-y			+= tm16xx_core.o
+tm16xx-$(CONFIG_TM16XX_KEYPAD)	+= tm16xx_keypad.o
+obj-$(CONFIG_TM16XX_I2C)	+= tm16xx_i2c.o
+obj-$(CONFIG_TM16XX_SPI)	+= tm16xx_spi.o
 obj-$(CONFIG_FD6551)		+= fd6551.o
diff --git a/drivers/clk/meson/Kconfig b/drivers/clk/meson/Kconfig
index 71481607a6d55..88719e0098d5d 100644
--- a/drivers/clk/meson/Kconfig
+++ b/drivers/clk/meson/Kconfig
@@ -201,4 +201,19 @@ config COMMON_CLK_S4_PERIPHERALS
 	help
 	  Support for the peripherals clock controller on Amlogic S805X2 and S905Y4
 	  devices, AKA S4. Say Y if you want S4 peripherals clock controller to work.
+
+config COMMON_CLK_SC2
+	tristate "SC2 SoC clock controllers support"
+	depends on ARM64
+	default ARCH_MESON
+        select COMMON_CLK_MESON_CLKC_UTILS
+	select COMMON_CLK_MESON_REGMAP
+	select COMMON_CLK_MESON_DUALDIV
+	select COMMON_CLK_MESON_MPLL
+	select COMMON_CLK_MESON_PLL
+	select COMMON_CLK_MESON_CPU_DYNDIV
+	select COMMON_CLK_MESON_VID_PLL_DIV
+	help
+	  Support for the clock controller on Amlogic S905X4 devices,
+	  aka sc2. Say Y if you want peripherals to work.
 endmenu
diff --git a/drivers/clk/meson/Makefile b/drivers/clk/meson/Makefile
index c6998e752c683..5fd637a4e1784 100644
--- a/drivers/clk/meson/Makefile
+++ b/drivers/clk/meson/Makefile
@@ -26,3 +26,4 @@ obj-$(CONFIG_COMMON_CLK_G12A) += g12a.o g12a-aoclk.o
 obj-$(CONFIG_COMMON_CLK_MESON8B) += meson8b.o meson8-ddr.o
 obj-$(CONFIG_COMMON_CLK_S4_PLL) += s4-pll.o
 obj-$(CONFIG_COMMON_CLK_S4_PERIPHERALS) += s4-peripherals.o
+obj-$(CONFIG_COMMON_CLK_SC2) += sc2.o sc2_clk_regmap.o
diff --git a/drivers/clk/meson/clk-mpll.h b/drivers/clk/meson/clk-mpll.h
index 4ffd3aeef7995..14f9136266b31 100644
--- a/drivers/clk/meson/clk-mpll.h
+++ b/drivers/clk/meson/clk-mpll.h
@@ -20,6 +20,7 @@ struct meson_clk_mpll_data {
 	struct parm misc;
 	const struct reg_sequence *init_regs;
 	unsigned int init_count;
+        spinlock_t *lock;
 	u8 flags;
 };
 
diff --git a/drivers/clk/meson/clk-pll.c b/drivers/clk/meson/clk-pll.c
index 1ea6579a760f3..ae9cd85efda14 100644
--- a/drivers/clk/meson/clk-pll.c
+++ b/drivers/clk/meson/clk-pll.c
@@ -34,6 +34,7 @@
 #include <linux/module.h>
 
 #include "clk-regmap.h"
+#include "clk-secure.h"
 #include "clk-pll.h"
 
 static inline struct meson_clk_pll_data *
@@ -465,6 +466,92 @@ static int meson_clk_pll_set_rate(struct clk_hw *hw, unsigned long rate,
 	return ret;
 }
 
+static int __meson_secure_clk_pll_set_rate(struct clk_hw *hw, unsigned long rate,
+					   unsigned long parent_rate)
+{
+	struct arm_smccc_res res;
+
+	if (!strcmp(clk_hw_get_name(hw), "sys_pll_dco")) {
+		arm_smccc_smc(CLK_SECURE_RW, SYS_PLL_STEP0, rate, 0, 0, 0, 0, 0, &res);
+	} else if (!strcmp(clk_hw_get_name(hw), "gp1_pll_dco")) {
+		arm_smccc_smc(CLK_SECURE_RW, GP1_PLL_STEP0, rate, 0, 0, 0, 0, 0, &res);
+	} else {
+		pr_err("%s: %s pll not found!!!\n", __func__, clk_hw_get_name(hw));
+		return -EINVAL;
+	}
+
+	/* waiting for 10us to rewrite */
+	udelay(10);
+
+	if (!strcmp(clk_hw_get_name(hw), "sys_pll_dco"))
+		arm_smccc_smc(CLK_SECURE_RW, SYS_PLL_STEP1, 0, 0, 0, 0, 0, 0, &res);
+	else
+		arm_smccc_smc(CLK_SECURE_RW, GP1_PLL_STEP1, 0, 0, 0, 0, 0, 0, &res);
+
+	return meson_clk_pll_wait_lock(hw);
+}
+
+static int meson_secure_clk_pll_set_rate(struct clk_hw *hw, unsigned long rate,
+					 unsigned long parent_rate)
+{
+	int ret = __meson_secure_clk_pll_set_rate(hw, rate, parent_rate);
+
+	if (ret == -ETIMEDOUT) {
+		pr_info("%s: %s did not lock, trying to lock rate %lu again\n",
+			__func__, clk_hw_get_name(hw), rate);
+		ret = __meson_secure_clk_pll_set_rate(hw, rate, parent_rate);
+	}
+
+	return ret;
+}
+
+static long meson_secure_clk_pll_round_rate(struct clk_hw *hw, unsigned long rate,
+					    unsigned long *parent_rate)
+{
+	return rate;
+}
+
+static int meson_secure_clk_pll_enable(struct clk_hw *hw)
+{
+	struct clk_regmap *clk = to_clk_regmap(hw);
+	struct meson_clk_pll_data *pll = meson_clk_pll_data(clk);
+	unsigned int val;
+	struct clk_hw *parent = clk_hw_get_parent(hw);
+	bool first_set = true;
+	u64 rate;
+
+	if (meson_parm_read(clk->map, &pll->en))
+		return 0;
+
+	if (!strcmp(clk_hw_get_name(hw), "sys_pll_dco") ||
+	    !strcmp(clk_hw_get_name(hw), "gp1_pll_dco")) {
+		regmap_read(clk->map, (&pll->en)->reg_off + (6 * 4), &val);
+		if (val == 0x56540000)
+			first_set = false;
+	}
+
+	/*First init, just set minimal rate.*/
+	if (first_set) {
+		rate = __pll_params_to_rate(clk_hw_get_rate(parent), pll->table[0].m,
+					    pll->table[0].n, 0, pll);
+	} else {
+		rate = meson_clk_pll_recalc_rate(hw, clk_hw_get_rate(parent));
+		rate = meson_secure_clk_pll_round_rate(hw, rate, NULL);
+	}
+
+	return meson_secure_clk_pll_set_rate(hw, rate, clk_hw_get_rate(parent));
+}
+
+static void meson_secure_clk_pll_disable(struct clk_hw *hw)
+{
+	struct arm_smccc_res res;
+
+	if (!strcmp(clk_hw_get_name(hw), "sys_pll_dco"))
+		arm_smccc_smc(CLK_SECURE_RW, SYS_PLL_DISABLE, 0, 0, 0, 0, 0, 0, &res);
+	else
+		arm_smccc_smc(CLK_SECURE_RW, GP1_PLL_DISABLE, 0, 0, 0, 0, 0, 0, &res);
+}
+
 /*
  * The Meson G12A PCIE PLL is fined tuned to deliver a very precise
  * 100MHz reference clock for the PCIe Analog PHY, and thus requires
@@ -500,6 +587,15 @@ const struct clk_ops meson_clk_pll_ro_ops = {
 };
 EXPORT_SYMBOL_NS_GPL(meson_clk_pll_ro_ops, "CLK_MESON");
 
+const struct clk_ops meson_secure_clk_pll_ops = {
+	.recalc_rate	= meson_clk_pll_recalc_rate,
+	.round_rate	= meson_secure_clk_pll_round_rate,
+	.set_rate	= meson_secure_clk_pll_set_rate,
+	.enable		= meson_secure_clk_pll_enable,
+	.disable	= meson_secure_clk_pll_disable
+};
+EXPORT_SYMBOL_GPL(meson_secure_clk_pll_ops);
+
 MODULE_DESCRIPTION("Amlogic PLL driver");
 MODULE_AUTHOR("Carlo Caione <carlo@endlessm.com>");
 MODULE_AUTHOR("Jerome Brunet <jbrunet@baylibre.com>");
diff --git a/drivers/clk/meson/sc2.c b/drivers/clk/meson/sc2.c
index 21b9067df8436..a414334e3f0af 100644
--- a/drivers/clk/meson/sc2.c
+++ b/drivers/clk/meson/sc2.c
@@ -21,10 +21,9 @@
 #include "vid-pll-div.h"
 #include "clk-dualdiv.h"
 #include "sc2.h"
+#include "meson-clkc-utils.h"
 #include <dt-bindings/clock/amlogic,sc2-clkc.h>
 
-static DEFINE_SPINLOCK(meson_clk_lock);
-
 static struct clk_regmap sc2_fixed_pll_dco = {
 	.data = &(struct meson_clk_pll_data){
 		.en = {
@@ -1476,7 +1475,7 @@ static struct clk_regmap sc2_mpll0_div = {
 			.shift   = 29,
 			.width	 = 1,
 		},
-		.lock = &meson_clk_lock,
+		// .lock = &meson_clk_lock,
 		.init_regs = sc2_mpll0_init_regs,
 		.init_count = ARRAY_SIZE(sc2_mpll0_init_regs),
 	},
@@ -1530,7 +1529,7 @@ static struct clk_regmap sc2_mpll1_div = {
 			.shift   = 29,
 			.width	 = 1,
 		},
-		.lock = &meson_clk_lock,
+		// .lock = &meson_clk_lock,
 		.init_regs = sc2_mpll1_init_regs,
 		.init_count = ARRAY_SIZE(sc2_mpll1_init_regs),
 	},
@@ -1584,7 +1583,7 @@ static struct clk_regmap sc2_mpll2_div = {
 			.shift   = 29,
 			.width	 = 1,
 		},
-		.lock = &meson_clk_lock,
+		// .lock = &meson_clk_lock,
 		.init_regs = sc2_mpll2_init_regs,
 		.init_count = ARRAY_SIZE(sc2_mpll2_init_regs),
 	},
@@ -1638,7 +1637,7 @@ static struct clk_regmap sc2_mpll3_div = {
 			.shift   = 29,
 			.width	 = 1,
 		},
-		.lock = &meson_clk_lock,
+		// .lock = &meson_clk_lock,
 		.init_regs = sc2_mpll3_init_regs,
 		.init_count = ARRAY_SIZE(sc2_mpll3_init_regs),
 	},
diff --git a/drivers/irqchip/irq-meson-gpio.c b/drivers/irqchip/irq-meson-gpio.c
index 3fcbb044ae60f..95efe758f8417 100644
--- a/drivers/irqchip/irq-meson-gpio.c
+++ b/drivers/irqchip/irq-meson-gpio.c
@@ -126,7 +126,7 @@ struct meson_gpio_irq_params {
 	.edge_pol_reg = 0x1c,					\
 	.pol_low_offset = 0,					\
 	.pin_sel_mask = 0xff,					\
-	.nr_channels = 12,					\
+	.nr_channels = 12,                                      \
 
 static const struct meson_gpio_irq_params meson8_params = {
 	INIT_MESON8_COMMON_DATA(134)
@@ -190,6 +190,10 @@ static const struct meson_gpio_irq_params t7_params = {
 	INIT_MESON_S4_COMMON_DATA(157)
 };
 
+static const struct meson_gpio_irq_params sc2_params = {
+	INIT_MESON_S4_COMMON_DATA(87)
+};
+
 static const struct of_device_id meson_irq_gpio_matches[] __maybe_unused = {
 	{ .compatible = "amlogic,meson8-gpio-intc", .data = &meson8_params },
 	{ .compatible = "amlogic,meson8b-gpio-intc", .data = &meson8b_params },
@@ -208,6 +212,7 @@ static const struct of_device_id meson_irq_gpio_matches[] __maybe_unused = {
 	{ .compatible = "amlogic,s7d-gpio-intc", .data = &s7_params },
 	{ .compatible = "amlogic,c3-gpio-intc", .data = &c3_params },
 	{ .compatible = "amlogic,t7-gpio-intc", .data = &t7_params },
+	{ .compatible = "amlogic,meson-sc2-gpio-intc", .data = &sc2_params },
 	{ }
 };
 
diff --git a/drivers/mmc/host/meson-gx-mmc.c b/drivers/mmc/host/meson-gx-mmc.c
index 694bb443d5f3f..b507ed0a4596a 100644
--- a/drivers/mmc/host/meson-gx-mmc.c
+++ b/drivers/mmc/host/meson-gx-mmc.c
@@ -448,6 +448,12 @@ static int meson_mmc_clk_init(struct meson_host *host)
 			return dev_err_probe(host->dev, PTR_ERR(clk),
 					     "Missing clock %s\n", name);
 
+		/* clkin0 hierarchy includes dividers and muxes, and bootloader
+		 * may have left whatever settings. Set to XTAL rate.
+		 */
+		if (i == 0)
+			clk_set_rate(clk, 24000000);
+
 		mux_parent_names[i] = __clk_get_name(clk);
 	}
 
diff --git a/drivers/pinctrl/meson/Kconfig b/drivers/pinctrl/meson/Kconfig
index 0315e224bce69..01744d20e0a3b 100644
--- a/drivers/pinctrl/meson/Kconfig
+++ b/drivers/pinctrl/meson/Kconfig
@@ -90,4 +90,10 @@ config PINCTRL_AMLOGIC_T7
 	select PINCTRL_MESON_AXG_PMX
 	default ARCH_MESON
 
+config PINCTRL_MESON_SC2
+	tristate "Meson sc2 Soc pinctrl driver"
+	depends on ARM64
+	select PINCTRL_MESON_AXG_PMX
+	default ARCH_MESON
+
 endif
diff --git a/drivers/pinctrl/meson/Makefile b/drivers/pinctrl/meson/Makefile
index c92a65a833445..cb386eda647a0 100644
--- a/drivers/pinctrl/meson/Makefile
+++ b/drivers/pinctrl/meson/Makefile
@@ -13,3 +13,4 @@ obj-$(CONFIG_PINCTRL_MESON_S4) += pinctrl-meson-s4.o
 obj-$(CONFIG_PINCTRL_AMLOGIC_A4) += pinctrl-amlogic-a4.o
 obj-$(CONFIG_PINCTRL_AMLOGIC_C3) += pinctrl-amlogic-c3.o
 obj-$(CONFIG_PINCTRL_AMLOGIC_T7) += pinctrl-amlogic-t7.o
+obj-$(CONFIG_PINCTRL_MESON_SC2) += pinctrl-meson-sc2.o
diff --git a/drivers/pinctrl/meson/pinctrl-meson-sc2.c b/drivers/pinctrl/meson/pinctrl-meson-sc2.c
new file mode 100644
index 0000000000000..7351467b7dbfd
--- /dev/null
+++ b/drivers/pinctrl/meson/pinctrl-meson-sc2.c
@@ -0,0 +1,1357 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
+ */
+
+#include <dt-bindings/gpio/meson-sc2-gpio.h>
+#include "pinctrl-meson.h"
+#include "pinctrl-meson-axg-pmx.h"
+
+static const struct pinctrl_pin_desc meson_sc2_periphs_pins[] = {
+	MESON_PIN(GPIOD_0),
+	MESON_PIN(GPIOD_1),
+	MESON_PIN(GPIOD_2),
+	MESON_PIN(GPIOD_3),
+	MESON_PIN(GPIOD_4),
+	MESON_PIN(GPIOD_5),
+	MESON_PIN(GPIOD_6),
+	MESON_PIN(GPIOD_7),
+	MESON_PIN(GPIOD_8),
+	MESON_PIN(GPIOD_9),
+	MESON_PIN(GPIOD_10),
+	MESON_PIN(GPIOD_11),
+	MESON_PIN(GPIOE_0),
+	MESON_PIN(GPIOE_1),
+	MESON_PIN(GPIOE_2),
+	MESON_PIN(GPIOB_0),
+	MESON_PIN(GPIOB_1),
+	MESON_PIN(GPIOB_2),
+	MESON_PIN(GPIOB_3),
+	MESON_PIN(GPIOB_4),
+	MESON_PIN(GPIOB_5),
+	MESON_PIN(GPIOB_6),
+	MESON_PIN(GPIOB_7),
+	MESON_PIN(GPIOB_8),
+	MESON_PIN(GPIOB_9),
+	MESON_PIN(GPIOB_10),
+	MESON_PIN(GPIOB_11),
+	MESON_PIN(GPIOB_12),
+	MESON_PIN(GPIOB_13),
+	MESON_PIN(GPIOB_14),
+	MESON_PIN(GPIOB_15),
+	MESON_PIN(GPIOC_0),
+	MESON_PIN(GPIOC_1),
+	MESON_PIN(GPIOC_2),
+	MESON_PIN(GPIOC_3),
+	MESON_PIN(GPIOC_4),
+	MESON_PIN(GPIOC_5),
+	MESON_PIN(GPIOC_6),
+	MESON_PIN(GPIOC_7),
+	MESON_PIN(GPIOX_0),
+	MESON_PIN(GPIOX_1),
+	MESON_PIN(GPIOX_2),
+	MESON_PIN(GPIOX_3),
+	MESON_PIN(GPIOX_4),
+	MESON_PIN(GPIOX_5),
+	MESON_PIN(GPIOX_6),
+	MESON_PIN(GPIOX_7),
+	MESON_PIN(GPIOX_8),
+	MESON_PIN(GPIOX_9),
+	MESON_PIN(GPIOX_10),
+	MESON_PIN(GPIOX_11),
+	MESON_PIN(GPIOX_12),
+	MESON_PIN(GPIOX_13),
+	MESON_PIN(GPIOX_14),
+	MESON_PIN(GPIOX_15),
+	MESON_PIN(GPIOX_16),
+	MESON_PIN(GPIOX_17),
+	MESON_PIN(GPIOX_18),
+	MESON_PIN(GPIOX_19),
+	MESON_PIN(GPIOH_0),
+	MESON_PIN(GPIOH_1),
+	MESON_PIN(GPIOH_2),
+	MESON_PIN(GPIOH_3),
+	MESON_PIN(GPIOH_4),
+	MESON_PIN(GPIOH_5),
+	MESON_PIN(GPIOH_6),
+	MESON_PIN(GPIOH_7),
+	MESON_PIN(GPIOH_8),
+	MESON_PIN(GPIOZ_0),
+	MESON_PIN(GPIOZ_1),
+	MESON_PIN(GPIOZ_2),
+	MESON_PIN(GPIOZ_3),
+	MESON_PIN(GPIOZ_4),
+	MESON_PIN(GPIOZ_5),
+	MESON_PIN(GPIOZ_6),
+	MESON_PIN(GPIOZ_7),
+	MESON_PIN(GPIOZ_8),
+	MESON_PIN(GPIOZ_9),
+	MESON_PIN(GPIOZ_10),
+	MESON_PIN(GPIOZ_11),
+	MESON_PIN(GPIOZ_12),
+	MESON_PIN(GPIOZ_13),
+	MESON_PIN(GPIOZ_14),
+	MESON_PIN(GPIOZ_15),
+	MESON_PIN(GPIOA_14),
+	MESON_PIN(GPIOA_15),
+	MESON_PIN(GPIO_TEST_N),
+};
+
+/*bank D func1 */
+static const unsigned int uart_b_tx_d_pins[]		= { GPIOD_0 };
+static const unsigned int uart_b_rx_d_pins[]		= { GPIOD_1 };
+static const unsigned int i2c4_scl_d_pins[]		= { GPIOD_2 };
+static const unsigned int i2c4_sda_d_pins[]		= { GPIOD_3 };
+static const unsigned int remote_out_d4_pins[]		= { GPIOD_4 };
+static const unsigned int remote_input_d5_pins[]	= { GPIOD_5 };
+static const unsigned int jtag_2_clk_pins[]		= { GPIOD_6 };
+static const unsigned int jtag_2_tms_pins[]		= { GPIOD_7 };
+static const unsigned int jtag_2_tdi_pins[]		= { GPIOD_8 };
+static const unsigned int jtag_2_tdo_pins[]		= { GPIOD_9 };
+static const unsigned int cec_a_d_pins[]		= { GPIOD_10 };
+
+/*bank D func2 */
+static const unsigned int uart_a_tx_d2_pins[]		= { GPIOD_2 };
+static const unsigned int uart_a_rx_d3_pins[]		= { GPIOD_3 };
+static const unsigned int clk_32k_in_pins[]		= { GPIOD_4 };
+static const unsigned int remote_out_d9_pins[]		= { GPIOD_9 };
+static const unsigned int cec_b_d_pins[]		= { GPIOD_10 };
+static const unsigned int pwm_g_hiz_pins[]		= { GPIOD_11 };
+
+/*bank D func3 */
+static const unsigned int i2c_slave_scl_pins[]		= { GPIOD_2 };
+static const unsigned int i2c_slave_sda_pins[]		= { GPIOD_3 };
+static const unsigned int pwm_i_d4_pins[]		= { GPIOD_4 };
+static const unsigned int pwm_j_d5_pins[]		= { GPIOD_5 };
+static const unsigned int pwm_i_d6_pins[]		= { GPIOD_6 };
+static const unsigned int uart_a_tx_d8_pins[]		= { GPIOD_8 };
+static const unsigned int uart_a_rx_d9_pins[]		= { GPIOD_9 };
+static const unsigned int pwm_j_d10_pins[]		= { GPIOD_10 };
+static const unsigned int pwm_g_pins[]			= { GPIOD_11 };
+
+/*bank D func4 */
+static const unsigned int pwm_i_hiz_pins[]		= { GPIOD_4 };
+static const unsigned int tsin_a_sop_d_pins[]		= { GPIOD_6 };
+static const unsigned int tsin_a_din0_d_pins[]		= { GPIOD_7 };
+static const unsigned int tsin_a_clk_d_pins[]		= { GPIOD_8 };
+static const unsigned int tsin_a_valid_d_pins[]		= { GPIOD_9 };
+static const unsigned int spdif_out_d_pins[]		= { GPIOD_10 };
+static const unsigned int gen_clk_d_pins[]		= { GPIOD_11 };
+
+/*bank D func5 */
+static const unsigned int mic_mute_en_pins[]		= { GPIOD_2 };
+static const unsigned int tdm_d0_pins[]			= { GPIOD_4 };
+static const unsigned int tdm_d1_pins[]			= { GPIOD_6 };
+static const unsigned int tdm_fs1_pins[]		= { GPIOD_7 };
+static const unsigned int tdm_sclk1_pins[]		= { GPIOD_8 };
+static const unsigned int mclk1_pins[]			= { GPIOD_9 };
+static const unsigned int tdm_d2_d_pins[]		= { GPIOD_10 };
+
+/*bank D func6 */
+static const unsigned int clk12_24_d_pins[]		= { GPIOD_10 };
+
+/*bank E func1 */
+static const unsigned int uart_b_cts_pins[]		= { GPIOE_0 };
+static const unsigned int uart_b_rts_pins[]		= { GPIOE_1 };
+static const unsigned int clk12_24_e_pins[]		= { GPIOE_2 };
+
+/*bank E funsc2 */
+static const unsigned int uart_a_cts_pins[]		= { GPIOE_0 };
+static const unsigned int uart_a_rts_pins[]		= { GPIOE_1 };
+static const unsigned int clk25_pins[]			= { GPIOE_2 };
+
+/*bank E func3 */
+static const unsigned int pwm_h_pins[]			= { GPIOE_0 };
+static const unsigned int pwm_j_e_pins[]		= { GPIOE_1 };
+static const unsigned int pwm_a_e_pins[]		= { GPIOE_2 };
+
+/*bank E func4 */
+static const unsigned int i2c4_scl_e_pins[]		= { GPIOE_0 };
+static const unsigned int i2c4_sda_e_pins[]		= { GPIOE_1 };
+
+/*bank E func5 */
+static const unsigned int mic_mute_key_pins[]		= { GPIOE_2 };
+
+/*bank B func1 */
+static const unsigned int emmc_nand_d0_pins[]		= { GPIOB_0 };
+static const unsigned int emmc_nand_d1_pins[]		= { GPIOB_1 };
+static const unsigned int emmc_nand_d2_pins[]		= { GPIOB_2 };
+static const unsigned int emmc_nand_d3_pins[]		= { GPIOB_3 };
+static const unsigned int emmc_nand_d4_pins[]		= { GPIOB_4 };
+static const unsigned int emmc_nand_d5_pins[]		= { GPIOB_5 };
+static const unsigned int emmc_nand_d6_pins[]		= { GPIOB_6 };
+static const unsigned int emmc_nand_d7_pins[]		= { GPIOB_7 };
+static const unsigned int emmc_clk_pins[]		= { GPIOB_8 };
+static const unsigned int emmc_cmd_pins[]		= { GPIOB_10 };
+static const unsigned int emmc_nand_dqs_pins[]		= { GPIOB_13 };
+
+/*bank B funsc2 */
+static const unsigned int nand_wen_clk_pins[]		= { GPIOB_8 };
+static const unsigned int nand_ale_pins[]		= { GPIOB_9 };
+static const unsigned int nand_cle_pins[]		= { GPIOB_10 };
+static const unsigned int nand_ce0_pins[]		= { GPIOB_11 };
+static const unsigned int nand_ren_wr_pins[]		= { GPIOB_12 };
+static const unsigned int nand_rb0_pins[]		= { GPIOB_14 };
+static const unsigned int nand_ce1_pins[]		= { GPIOB_15 };
+
+/*bank B func3 */
+static const unsigned int nor_hold_pins[]		= { GPIOB_3 };
+static const unsigned int nor_d_pins[]			= { GPIOB_4 };
+static const unsigned int nor_q_pins[]			= { GPIOB_5 };
+static const unsigned int nor_c_pins[]			= { GPIOB_6 };
+static const unsigned int nor_wp_pins[]			= { GPIOB_7 };
+static const unsigned int nor_cs_pins[]			= { GPIOB_14 };
+
+/*bank C func1 */
+static const unsigned int sdcard_d0_c_pins[]		= { GPIOC_0 };
+static const unsigned int sdcard_d1_c_pins[]		= { GPIOC_1 };
+static const unsigned int sdcard_d2_c_pins[]		= { GPIOC_2 };
+static const unsigned int sdcard_d3_c_pins[]		= { GPIOC_3 };
+static const unsigned int sdcard_clk_c_pins[]		= { GPIOC_4 };
+static const unsigned int sdcard_cmd_c_pins[]		= { GPIOC_5 };
+static const unsigned int sdcard_cd_pins[]		= { GPIOC_6 };
+static const unsigned int pcieck_reqn_pins[]		= { GPIOC_7 };
+
+/*bank C funsc2 */
+static const unsigned int jtag_1_tdo_pins[]		= { GPIOC_0 };
+static const unsigned int jtag_1_tdi_pins[]		= { GPIOC_1 };
+static const unsigned int uart_b_rx_c_pins[]		= { GPIOC_2 };
+static const unsigned int uart_b_tx_c_pins[]		= { GPIOC_3 };
+static const unsigned int jtag_1_clk_pins[]		= { GPIOC_4 };
+static const unsigned int jtag_1_tms_pins[]		= { GPIOC_5 };
+
+/*bank C func3 */
+static const unsigned int tsin_c_valid_c_pins[]		= { GPIOC_0 };
+static const unsigned int tsin_c_sop_c_pins[]		= { GPIOC_1 };
+static const unsigned int tsin_c_din0_c_pins[]		= { GPIOC_2 };
+static const unsigned int tsin_c_clk_c_pins[]		= { GPIOC_3 };
+static const unsigned int i2c0_sda_c_pins[]		= { GPIOC_5 };
+static const unsigned int i2c0_scl_c_pins[]		= { GPIOC_6 };
+
+/*bank C func4 */
+static const unsigned int pdm_din0_c_pins[]		= { GPIOC_0 };
+static const unsigned int pdm_din1_c1_pins[]		= { GPIOC_1 };
+static const unsigned int pdm_din2_c_pins[]		= { GPIOC_2 };
+static const unsigned int pdm_din3_c_pins[]		= { GPIOC_3 };
+static const unsigned int pdm_dclk_c_pins[]		= { GPIOC_4 };
+static const unsigned int pdm_din1_c7_pins[]		= { GPIOC_7 };
+
+/*bank C func5 */
+static const unsigned int spi_a_mosi_c_pins[]		= { GPIOC_0 };
+static const unsigned int spi_a_miso_c_pins[]		= { GPIOC_1 };
+static const unsigned int spi_a_ss0_c_pins[]		= { GPIOC_2 };
+static const unsigned int spi_a_sclk_c_pins[]		= { GPIOC_3 };
+static const unsigned int pwm_c_c_pins[]		= { GPIOC_4 };
+static const unsigned int iso7816_clk_c_pins[]		= { GPIOC_5 };
+static const unsigned int iso7816_data_c_pins[]		= { GPIOC_6 };
+
+/*bank X func1*/
+static const unsigned int sdio_d0_x_pins[]		= { GPIOX_0 };
+static const unsigned int sdio_d1_x_pins[]		= { GPIOX_1 };
+static const unsigned int sdio_d2_x_pins[]		= { GPIOX_2 };
+static const unsigned int sdio_d3_x_pins[]		= { GPIOX_3 };
+static const unsigned int sdio_clk_x_pins[]		= { GPIOX_4 };
+static const unsigned int sdio_cmd_x_pins[]		= { GPIOX_5 };
+static const unsigned int pwm_a_x_pins[]		= { GPIOX_6 };
+static const unsigned int pwm_f_x_pins[]		= { GPIOX_7 };
+static const unsigned int tdm_d3_pins[]			= { GPIOX_8 };
+static const unsigned int tdm_d4_pins[]			= { GPIOX_9 };
+static const unsigned int tdm_fs0_pins[]		= { GPIOX_10 };
+static const unsigned int tdm_sclk0_pins[]		= { GPIOX_11 };
+static const unsigned int uart_e_tx_pins[]		= { GPIOX_12 };
+static const unsigned int uart_e_rx_pins[]		= { GPIOX_13 };
+static const unsigned int uart_e_cts_pins[]		= { GPIOX_14 };
+static const unsigned int uart_e_rts_pins[]		= { GPIOX_15 };
+static const unsigned int pwm_e_pins[]			= { GPIOX_16 };
+static const unsigned int i2c2_sda_x_pins[]		= { GPIOX_17 };
+static const unsigned int i2c2_scl_x_pins[]		= { GPIOX_18 };
+static const unsigned int pwm_b_x19_pins[]		= { GPIOX_19 };
+
+/*bank X func2*/
+static const unsigned int pdm_din0_x_pins[]		= { GPIOX_0 };
+static const unsigned int pdm_din1_x_pins[]		= { GPIOX_1 };
+static const unsigned int pdm_din2_x_pins[]		= { GPIOX_2 };
+static const unsigned int pdm_din3_x_pins[]		= { GPIOX_3 };
+static const unsigned int pdm_dclk_x_pins[]		= { GPIOX_4 };
+static const unsigned int mclk_0_pins[]			= { GPIOX_5 };
+static const unsigned int uart_d_tx_x6_pins[]		= { GPIOX_6 };
+static const unsigned int uart_d_rx_x7_pins[]		= { GPIOX_7 };
+static const unsigned int uart_d_cts_pins[]		= { GPIOX_8 };
+static const unsigned int uart_d_rts_pins[]		= { GPIOX_9 };
+static const unsigned int uart_d_tx_x10_pins[]		= { GPIOX_10 };
+static const unsigned int uart_d_rx_x11_pins[]		= { GPIOX_11};
+static const unsigned int tdm_d15_pins[]		= { GPIOX_19};
+
+/*bank X func3*/
+static const unsigned int tsin_a_din0_x_pins[]		= { GPIOX_0 };
+static const unsigned int tsin_a_sop_x_pins[]		= { GPIOX_1 };
+static const unsigned int tsin_a_valid_x_pins[]		= { GPIOX_2 };
+static const unsigned int tsin_a_clk_x_pins[]		= { GPIOX_3 };
+static const unsigned int tsin_d_sop_x_pins[]		= { GPIOX_8 };
+static const unsigned int tsin_d_valid_x_pins[]		= { GPIOX_9 };
+static const unsigned int tsin_d_din0_x_pins[]		= { GPIOX_10 };
+static const unsigned int tsin_d_clk_x_pins[]		= { GPIOX_11 };
+
+/*bank X func4*/
+static const unsigned int pwm_d_x3_pins[]		= { GPIOX_3 };
+static const unsigned int pwm_c_x_pins[]		= { GPIOX_5 };
+static const unsigned int pwm_d_x6_pins[]		= { GPIOX_6 };
+static const unsigned int pwm_b_x7_pins[]		= { GPIOX_7 };
+static const unsigned int spi_a_mosi_x_pins[]		= { GPIOX_8 };
+static const unsigned int spi_a_miso_x_pins[]		= { GPIOX_9 };
+static const unsigned int spi_a_ss0_x_pins[]		= { GPIOX_10 };
+static const unsigned int spi_a_sclk_x_pins[]		= { GPIOX_11 };
+
+/*bank X func5 */
+static const unsigned int sdcard_d0_x_pins[]		= { GPIOX_0 };
+static const unsigned int sdcard_d1_x_pins[]		= { GPIOX_1 };
+static const unsigned int sdcard_d2_x_pins[]		= { GPIOX_2 };
+static const unsigned int sdcard_d3_x_pins[]		= { GPIOX_3 };
+static const unsigned int sdcard_clk_x_pins[]		= { GPIOX_4 };
+static const unsigned int sdcard_cd_x_pins[]		= { GPIOX_5 };
+static const unsigned int iso7816_clk_x_pins[]		= { GPIOX_8 };
+static const unsigned int iso7816_data_x_pins[]		= { GPIOX_9 };
+static const unsigned int i2c1_sda_x_pins[]		= { GPIOX_10 };
+static const unsigned int i2c1_scl_x_pins[]		= { GPIOX_11 };
+static const unsigned int gen_clk_x_pins[]		= { GPIOX_19 };
+
+/*bank H func1 */
+static const unsigned int hdmitx_sda_pins[]		= { GPIOH_0 };
+static const unsigned int hdmitx_sck_pins[]		= { GPIOH_1 };
+static const unsigned int hdmitx_hpd_in_pins[]		= { GPIOH_2 };
+static const unsigned int spdif_out_h_pins[]		= { GPIOH_4 };
+static const unsigned int spdif_in_h_pins[]		= { GPIOH_5 };
+static const unsigned int iso7816_clk_h_pins[]		= { GPIOH_6 };
+static const unsigned int iso7816_data_h_pins[]		= { GPIOH_7 };
+
+/*bank H func2 */
+static const unsigned int i2c3_sda_h_pins[]		= { GPIOH_0 };
+static const unsigned int i2c3_scl_h_pins[]		= { GPIOH_1 };
+static const unsigned int i2c1_sda_h2_pins[]		= { GPIOH_2 };
+static const unsigned int i2c1_scl_h3_pins[]		= { GPIOH_3 };
+static const unsigned int uart_c_rts_pins[]		= { GPIOH_4 };
+static const unsigned int uart_c_cts_pins[]		= { GPIOH_5 };
+static const unsigned int uart_c_rx_pins[]		= { GPIOH_6 };
+static const unsigned int uart_c_tx_pins[]		= { GPIOH_7 };
+
+/*bank H func3 */
+static const unsigned int spi_b_mosi_h_pins[]		= { GPIOH_4 };
+static const unsigned int spi_b_miso_h_pins[]		= { GPIOH_5 };
+static const unsigned int spi_b_ss0_h_pins[]		= { GPIOH_6 };
+static const unsigned int spi_b_sclk_h_pins[]		= { GPIOH_7 };
+
+/*bank H func4 */
+static const unsigned int cec_a_h_pins[]		= { GPIOH_3 };
+static const unsigned int pwm_f_h_pins[]		= { GPIOH_5 };
+static const unsigned int i2c1_sda_h6_pins[]		= { GPIOH_6 };
+static const unsigned int i2c1_scl_h7_pins[]		= { GPIOH_7 };
+
+/*bank H func5 */
+static const unsigned int cec_b_h_pins[]		= { GPIOH_3 };
+static const unsigned int tdm_d5_pins[]			= { GPIOH_5 };
+static const unsigned int remote_out_h_pins[]		= { GPIOH_6 };
+static const unsigned int pwm_b_h_pins[]		= { GPIOH_7 };
+
+/*bank H func6 */
+static const unsigned int i2c0_sda_h_pins[]		= { GPIOH_4 };
+static const unsigned int i2c0_scl_h_pins[]		= { GPIOH_5 };
+
+/*bank Z func1 */
+static const unsigned int eth_mdio_pins[]		= { GPIOZ_0 };
+static const unsigned int eth_mdc_pins[]		= { GPIOZ_1 };
+static const unsigned int eth_rgmii_rx_clk_pins[]	= { GPIOZ_2 };
+static const unsigned int eth_rx_dv_pins[]		= { GPIOZ_3 };
+static const unsigned int eth_rxd0_pins[]		= { GPIOZ_4 };
+static const unsigned int eth_rxd1_pins[]		= { GPIOZ_5 };
+static const unsigned int eth_rxd2_rgmii_pins[]		= { GPIOZ_6 };
+static const unsigned int eth_rxd3_rgmii_pins[]		= { GPIOZ_7 };
+static const unsigned int eth_rgmii_tx_clk_pins[]	= { GPIOZ_8 };
+static const unsigned int eth_txen_pins[]		= { GPIOZ_9 };
+static const unsigned int eth_txd0_pins[]		= { GPIOZ_10 };
+static const unsigned int eth_txd1_pins[]		= { GPIOZ_11 };
+static const unsigned int eth_txd2_rgmii_pins[]		= { GPIOZ_12 };
+static const unsigned int eth_txd3_rgmii_pins[]		= { GPIOZ_13 };
+static const unsigned int eth_link_led_pins[]		= { GPIOZ_14 };
+static const unsigned int eth_act_led_pins[]		= { GPIOZ_15 };
+
+/*bank Z func2 */
+static const unsigned int pwm_d_z_pins[]		= { GPIOZ_2 };
+static const unsigned int clk12_24_z_pins[]		= { GPIOZ_13 };
+
+/*bank Z func3 */
+static const unsigned int iso7816_clk_z0_pins[]		= { GPIOZ_0 };
+static const unsigned int iso7816_data_z1_pins[]	= { GPIOZ_1 };
+static const unsigned int tsin_b_valid_pins[]		= { GPIOZ_2 };
+static const unsigned int tsin_b_sop_pins[]		= { GPIOZ_3 };
+static const unsigned int tsin_b_din0_pins[]		= { GPIOZ_4 };
+static const unsigned int tsin_b_clk_pins[]		= { GPIOZ_5 };
+static const unsigned int tsin_b_fail_pins[]		= { GPIOZ_6 };
+static const unsigned int tsin_b_din1_pins[]		= { GPIOZ_7 };
+static const unsigned int tsin_b_din2_pins[]		= { GPIOZ_8 };
+static const unsigned int tsin_b_din3_pins[]		= { GPIOZ_9 };
+static const unsigned int tsin_b_din4_pins[]		= { GPIOZ_10 };
+static const unsigned int tsin_b_din5_pins[]		= { GPIOZ_11 };
+static const unsigned int tsin_b_din6_pins[]		= { GPIOZ_12 };
+static const unsigned int tsin_b_din7_pins[]		= { GPIOZ_13 };
+static const unsigned int i2c2_sda_z14_pins[]		= { GPIOZ_14 };
+static const unsigned int i2c2_scl_z15_pins[]		= { GPIOZ_15 };
+
+/*bank Z func4 */
+static const unsigned int i2c0_sda_z0_pins[]		= { GPIOZ_0 };
+static const unsigned int i2c0_scl_z1_pins[]		= { GPIOZ_1 };
+static const unsigned int tdm_d6_pins[]			= { GPIOZ_2 };
+static const unsigned int tdm_d7_pins[]			= { GPIOZ_3 };
+static const unsigned int tdm_d8_pins[]			= { GPIOZ_4 };
+static const unsigned int tdm_d9_pins[]			= { GPIOZ_5 };
+static const unsigned int tdm_fs2_pins[]		= { GPIOZ_6 };
+static const unsigned int tdm_sclk2_pins[]		= { GPIOZ_7 };
+static const unsigned int mclk_2_pins[]			= { GPIOZ_8 };
+static const unsigned int tdm_d10_pins[]		= { GPIOZ_9 };
+static const unsigned int tdm_d11_pins[]		= { GPIOZ_10 };
+static const unsigned int tdm_d12_pins[]		= { GPIOZ_11 };
+static const unsigned int tdm_d13_pins[]		= { GPIOZ_12 };
+static const unsigned int tdm_d14_pins[]		= { GPIOZ_13 };
+
+/*bank Z func5 */
+static const unsigned int pwm_b_z0_pins[]		= { GPIOZ_0 };
+static const unsigned int pwm_c_z_pins[]		= { GPIOZ_1 };
+static const unsigned int sdcard_d0_z_pins[]		= { GPIOZ_2 };
+static const unsigned int sdcard_d1_z_pins[]		= { GPIOZ_3 };
+static const unsigned int sdcard_d2_z_pins[]		= { GPIOZ_4 };
+static const unsigned int sdcard_d3_z_pins[]		= { GPIOZ_5 };
+static const unsigned int sdcard_clk_z_pins[]		= { GPIOZ_6 };
+static const unsigned int sdcard_cmd_z_pins[]		= { GPIOZ_7 };
+static const unsigned int iso7816_clk_z8_pins[]		= { GPIOZ_8 };
+static const unsigned int iso7816_data_z9_pins[]	= { GPIOZ_9 };
+static const unsigned int remote_out_z_pins[]		= { GPIOZ_10 };
+static const unsigned int pwm_f_z_pins[]		= { GPIOZ_12 };
+static const unsigned int pwm_b_z13_pins[]		= { GPIOZ_13 };
+
+/*bank Z func6 */
+static const unsigned int i2c1_sda_z_pins[]		= { GPIOZ_0 };
+static const unsigned int i2c1_scl_z_pins[]		= { GPIOZ_1 };
+static const unsigned int tdm_fs3_pins[]		= { GPIOZ_2 };
+static const unsigned int tdm_sclk3_pins[]		= { GPIOZ_3 };
+static const unsigned int tdm_fs4_pins[]		= { GPIOZ_4 };
+static const unsigned int tdm_sclk4_pins[]		= { GPIOZ_5 };
+static const unsigned int tsin_c_valid_z_pins[]		= { GPIOZ_6 };
+static const unsigned int tsin_c_sop_z_pins[]		= { GPIOZ_7 };
+static const unsigned int tsin_c_din0_z_pins[]		= { GPIOZ_8 };
+static const unsigned int tsin_c_clk_z_pins[]		= { GPIOZ_9 };
+static const unsigned int tsin_d_valid_z_pins[]		= { GPIOZ_10 };
+static const unsigned int tsin_d_sop_z_pins[]		= { GPIOZ_11 };
+static const unsigned int tsin_d_din0_z_pins[]		= { GPIOZ_12 };
+static const unsigned int tsin_d_clk_z_pins[]		= { GPIOZ_13 };
+
+/*bank Z func7 */
+static const unsigned int pdm_din0_z_pins[]		= { GPIOZ_2 };
+static const unsigned int pdm_din1_z_pins[]		= { GPIOZ_3 };
+static const unsigned int pdm_din2_z_pins[]		= { GPIOZ_4 };
+static const unsigned int pdm_din3_z_pins[]		= { GPIOZ_5 };
+static const unsigned int pdm_dclk_z_pins[]		= { GPIOZ_6 };
+static const unsigned int i2c0_sda_z7_pins[]		= { GPIOZ_7 };
+static const unsigned int i2c0_scl_z8_pins[]		= { GPIOZ_8 };
+static const unsigned int i2c2_sda_z10_pins[]		= { GPIOZ_10 };
+static const unsigned int i2c2_scl_z11_pins[]		= { GPIOZ_11 };
+static const unsigned int gen_clk_z_pins[]		= { GPIOZ_13 };
+
+/*bank A func1 */
+static const unsigned int remote_input_a_pins[]		= { GPIOA_15 };
+/*bank A func3 */
+static const unsigned int i2c3_sda_a_pins[]		= { GPIOA_14 };
+static const unsigned int i2c3_scl_a_pins[]		= { GPIOA_15 };
+/*bank A func5 */
+static const unsigned int pdm_din0_a_pins[]		= { GPIOA_14 };
+static const unsigned int pdm_dclk_a_pins[]		= { GPIOA_15 };
+/*bank A func7 */
+static const unsigned int gen_clk_a_pins[]		= { GPIOA_15 };
+
+static struct meson_pmx_group meson_sc2_periphs_groups[] = {
+	GPIO_GROUP(GPIOD_0),
+	GPIO_GROUP(GPIOD_1),
+	GPIO_GROUP(GPIOD_2),
+	GPIO_GROUP(GPIOD_3),
+	GPIO_GROUP(GPIOD_4),
+	GPIO_GROUP(GPIOD_5),
+	GPIO_GROUP(GPIOD_6),
+	GPIO_GROUP(GPIOD_7),
+	GPIO_GROUP(GPIOD_8),
+	GPIO_GROUP(GPIOD_9),
+	GPIO_GROUP(GPIOD_10),
+	GPIO_GROUP(GPIOD_11),
+	GPIO_GROUP(GPIOE_0),
+	GPIO_GROUP(GPIOE_1),
+	GPIO_GROUP(GPIOE_2),
+	GPIO_GROUP(GPIOB_0),
+	GPIO_GROUP(GPIOB_1),
+	GPIO_GROUP(GPIOB_2),
+	GPIO_GROUP(GPIOB_3),
+	GPIO_GROUP(GPIOB_4),
+	GPIO_GROUP(GPIOB_5),
+	GPIO_GROUP(GPIOB_6),
+	GPIO_GROUP(GPIOB_7),
+	GPIO_GROUP(GPIOB_8),
+	GPIO_GROUP(GPIOB_9),
+	GPIO_GROUP(GPIOB_10),
+	GPIO_GROUP(GPIOB_11),
+	GPIO_GROUP(GPIOB_12),
+	GPIO_GROUP(GPIOB_13),
+	GPIO_GROUP(GPIOB_14),
+	GPIO_GROUP(GPIOB_15),
+	GPIO_GROUP(GPIOC_0),
+	GPIO_GROUP(GPIOC_1),
+	GPIO_GROUP(GPIOC_2),
+	GPIO_GROUP(GPIOC_3),
+	GPIO_GROUP(GPIOC_4),
+	GPIO_GROUP(GPIOC_5),
+	GPIO_GROUP(GPIOC_6),
+	GPIO_GROUP(GPIOC_7),
+	GPIO_GROUP(GPIOX_0),
+	GPIO_GROUP(GPIOX_1),
+	GPIO_GROUP(GPIOX_2),
+	GPIO_GROUP(GPIOX_3),
+	GPIO_GROUP(GPIOX_4),
+	GPIO_GROUP(GPIOX_5),
+	GPIO_GROUP(GPIOX_6),
+	GPIO_GROUP(GPIOX_7),
+	GPIO_GROUP(GPIOX_8),
+	GPIO_GROUP(GPIOX_9),
+	GPIO_GROUP(GPIOX_10),
+	GPIO_GROUP(GPIOX_11),
+	GPIO_GROUP(GPIOX_12),
+	GPIO_GROUP(GPIOX_13),
+	GPIO_GROUP(GPIOX_14),
+	GPIO_GROUP(GPIOX_15),
+	GPIO_GROUP(GPIOX_16),
+	GPIO_GROUP(GPIOX_17),
+	GPIO_GROUP(GPIOX_18),
+	GPIO_GROUP(GPIOX_19),
+	GPIO_GROUP(GPIOH_0),
+	GPIO_GROUP(GPIOH_1),
+	GPIO_GROUP(GPIOH_2),
+	GPIO_GROUP(GPIOH_3),
+	GPIO_GROUP(GPIOH_4),
+	GPIO_GROUP(GPIOH_5),
+	GPIO_GROUP(GPIOH_6),
+	GPIO_GROUP(GPIOH_7),
+	GPIO_GROUP(GPIOH_8),
+	GPIO_GROUP(GPIOZ_0),
+	GPIO_GROUP(GPIOZ_1),
+	GPIO_GROUP(GPIOZ_2),
+	GPIO_GROUP(GPIOZ_3),
+	GPIO_GROUP(GPIOZ_4),
+	GPIO_GROUP(GPIOZ_5),
+	GPIO_GROUP(GPIOZ_6),
+	GPIO_GROUP(GPIOZ_7),
+	GPIO_GROUP(GPIOZ_8),
+	GPIO_GROUP(GPIOZ_9),
+	GPIO_GROUP(GPIOZ_10),
+	GPIO_GROUP(GPIOZ_11),
+	GPIO_GROUP(GPIOZ_12),
+	GPIO_GROUP(GPIOZ_13),
+	GPIO_GROUP(GPIOZ_14),
+	GPIO_GROUP(GPIOZ_15),
+	GPIO_GROUP(GPIOA_14),
+	GPIO_GROUP(GPIOA_15),
+	GPIO_GROUP(GPIO_TEST_N),
+
+	/* bank D func1 */
+	GROUP(uart_b_tx_d,		1),
+	GROUP(uart_b_rx_d,		1),
+	GROUP(i2c4_scl_d,		1),
+	GROUP(i2c4_sda_d,		1),
+	GROUP(remote_out_d4,		1),
+	GROUP(remote_input_d5,		1),
+	GROUP(jtag_2_clk,		1),
+	GROUP(jtag_2_tms,		1),
+	GROUP(jtag_2_tdi,		1),
+	GROUP(jtag_2_tdo,		1),
+	GROUP(cec_a_d,			1),
+
+	/* bank D funsc2 */
+	GROUP(uart_a_tx_d2,		2),
+	GROUP(uart_a_rx_d3,		2),
+	GROUP(clk_32k_in,		2),
+	GROUP(remote_out_d9,		2),
+	GROUP(cec_b_d,			2),
+	GROUP(pwm_g_hiz,		2),
+
+	/* bank D func3 */
+	GROUP(i2c_slave_scl,		3),
+	GROUP(i2c_slave_sda,		3),
+	GROUP(pwm_i_d4,			3),
+	GROUP(pwm_j_d5,			3),
+	GROUP(pwm_i_d6,			3),
+	GROUP(uart_a_tx_d8,		3),
+	GROUP(uart_a_rx_d9,		3),
+	GROUP(pwm_j_d10,		3),
+	GROUP(pwm_g,			3),
+
+	/* bank D func4 */
+	GROUP(pwm_i_hiz,		4),
+	GROUP(tsin_a_sop_d,		4),
+	GROUP(tsin_a_din0_d,		4),
+	GROUP(tsin_a_clk_d,		4),
+	GROUP(tsin_a_valid_d,		4),
+	GROUP(spdif_out_d,		4),
+	GROUP(gen_clk_d,		4),
+
+	/* bank D func5 */
+	GROUP(mic_mute_en,		5),
+	GROUP(tdm_d0,			5),
+	GROUP(tdm_d1,			5),
+	GROUP(tdm_fs1,			5),
+	GROUP(tdm_sclk1,		5),
+	GROUP(mclk1,			5),
+	GROUP(tdm_d2_d,			5),
+
+	/* bank D func6 */
+	GROUP(clk12_24_d,		6),
+
+	/* bank E func1 */
+	GROUP(uart_b_cts,		1),
+	GROUP(uart_b_rts,		1),
+	GROUP(clk12_24_e,		1),
+
+	/* bank E funsc2 */
+	GROUP(uart_a_cts,		2),
+	GROUP(uart_a_rts,		2),
+	GROUP(clk25,			2),
+
+	/* bank E func3 */
+	GROUP(pwm_h,			3),
+	GROUP(pwm_j_e,			3),
+	GROUP(pwm_a_e,			3),
+
+	/* bank E func4 */
+	GROUP(i2c4_scl_e,		4),
+	GROUP(i2c4_sda_e,		4),
+
+	/*bank E func5 */
+	GROUP(mic_mute_key,		5),
+
+	/* bank B func1 */
+	GROUP(emmc_nand_d0,		1),
+	GROUP(emmc_nand_d1,		1),
+	GROUP(emmc_nand_d2,		1),
+	GROUP(emmc_nand_d3,		1),
+	GROUP(emmc_nand_d4,		1),
+	GROUP(emmc_nand_d5,		1),
+	GROUP(emmc_nand_d6,		1),
+	GROUP(emmc_nand_d7,		1),
+	GROUP(emmc_clk,			1),
+	GROUP(emmc_cmd,			1),
+	GROUP(emmc_nand_dqs,		1),
+
+	/* bank B funsc2 */
+	GROUP(nand_wen_clk,		2),
+	GROUP(nand_ale,			2),
+	GROUP(nand_cle,			2),
+	GROUP(nand_ce0,			2),
+	GROUP(nand_ren_wr,		2),
+	GROUP(nand_rb0,			2),
+	GROUP(nand_ce1,			2),
+
+	/* bank B func3 */
+	GROUP(nor_hold,			3),
+	GROUP(nor_d,			3),
+	GROUP(nor_q,			3),
+	GROUP(nor_c,			3),
+	GROUP(nor_wp,			3),
+	GROUP(nor_cs,			3),
+
+	/* bank C func1 */
+	GROUP(sdcard_d0_c,		1),
+	GROUP(sdcard_d1_c,		1),
+	GROUP(sdcard_d2_c,		1),
+	GROUP(sdcard_d3_c,		1),
+	GROUP(sdcard_clk_c,		1),
+	GROUP(sdcard_cmd_c,		1),
+	GROUP(sdcard_cd,		1),
+	GROUP(pcieck_reqn,		1),
+
+	/* bank C funsc2 */
+	GROUP(jtag_1_tdo,		2),
+	GROUP(jtag_1_tdi,		2),
+	GROUP(uart_b_rx_c,		2),
+	GROUP(uart_b_tx_c,		2),
+	GROUP(jtag_1_clk,		2),
+	GROUP(jtag_1_tms,		2),
+
+	/* bank C func3 */
+	GROUP(tsin_c_valid_c,		3),
+	GROUP(tsin_c_sop_c,		3),
+	GROUP(tsin_c_din0_c,		3),
+	GROUP(tsin_c_clk_c,		3),
+	GROUP(i2c0_sda_c,		3),
+	GROUP(i2c0_scl_c,		3),
+
+	/* bank C func4 */
+	GROUP(pdm_din0_c,		4),
+	GROUP(pdm_din1_c1,		4),
+	GROUP(pdm_din2_c,		4),
+	GROUP(pdm_din3_c,		4),
+	GROUP(pdm_dclk_c,		4),
+	GROUP(pdm_din1_c7,		4),
+
+	/* bank C func5 */
+	GROUP(spi_a_mosi_c,		5),
+	GROUP(spi_a_miso_c,		5),
+	GROUP(spi_a_ss0_c,		5),
+	GROUP(spi_a_sclk_c,		5),
+	GROUP(pwm_c_c,			5),
+	GROUP(iso7816_clk_c,		5),
+	GROUP(iso7816_data_c,		5),
+
+	/* bank X func1 */
+	GROUP(sdio_d0_x,		1),
+	GROUP(sdio_d1_x,		1),
+	GROUP(sdio_d2_x,		1),
+	GROUP(sdio_d3_x,		1),
+	GROUP(sdio_clk_x,		1),
+	GROUP(sdio_cmd_x,		1),
+	GROUP(pwm_a_x,			1),
+	GROUP(pwm_f_x,			1),
+	GROUP(tdm_d3,			1),
+	GROUP(tdm_d4,			1),
+	GROUP(tdm_fs0,			1),
+	GROUP(tdm_sclk0,		1),
+	GROUP(uart_e_tx,		1),
+	GROUP(uart_e_rx,		1),
+	GROUP(uart_e_cts,		1),
+	GROUP(uart_e_rts,		1),
+	GROUP(pwm_e,			1),
+	GROUP(i2c2_sda_x,		1),
+	GROUP(i2c2_scl_x,		1),
+	GROUP(pwm_b_x19,		1),
+
+	/* bank X funsc2 */
+	GROUP(pdm_din0_x,		2),
+	GROUP(pdm_din1_x,		2),
+	GROUP(pdm_din2_x,		2),
+	GROUP(pdm_din3_x,		2),
+	GROUP(pdm_dclk_x,		2),
+	GROUP(mclk_0,			2),
+	GROUP(uart_d_tx_x6,		2),
+	GROUP(uart_d_rx_x7,		2),
+	GROUP(uart_d_rts,		2),
+	GROUP(uart_d_cts,		2),
+	GROUP(uart_d_tx_x10,		2),
+	GROUP(uart_d_rx_x11,		2),
+	GROUP(tdm_d15,			2),
+
+	/* bank X func3 */
+	GROUP(tsin_a_din0_x,		3),
+	GROUP(tsin_a_sop_x,		3),
+	GROUP(tsin_a_valid_x,		3),
+	GROUP(tsin_a_clk_x,		3),
+	GROUP(tsin_d_sop_x,		3),
+	GROUP(tsin_d_valid_x,		3),
+	GROUP(tsin_d_din0_x,		3),
+	GROUP(tsin_d_clk_x,		3),
+
+	/* bank X func4 */
+	GROUP(pwm_d_x3,			4),
+	GROUP(pwm_c_x,			4),
+	GROUP(pwm_d_x6,			4),
+	GROUP(pwm_b_x7,			4),
+	GROUP(spi_a_mosi_x,		4),
+	GROUP(spi_a_miso_x,		4),
+	GROUP(spi_a_ss0_x,		4),
+	GROUP(spi_a_sclk_x,		4),
+
+	/* bank X func5 */
+	GROUP(sdcard_d0_x,		5),
+	GROUP(sdcard_d1_x,		5),
+	GROUP(sdcard_d2_x,		5),
+	GROUP(sdcard_d3_x,		5),
+	GROUP(sdcard_clk_x,		5),
+	GROUP(sdcard_cd_x,		5),
+	GROUP(iso7816_clk_x,		5),
+	GROUP(iso7816_data_x,		5),
+	GROUP(i2c1_sda_x,		5),
+	GROUP(i2c1_scl_x,		5),
+	GROUP(gen_clk_x,		5),
+
+	/* bank H func1 */
+	GROUP(hdmitx_sda,		1),
+	GROUP(hdmitx_sck,		1),
+	GROUP(hdmitx_hpd_in,		1),
+	GROUP(spdif_out_h,		1),
+	GROUP(spdif_in_h,		1),
+	GROUP(iso7816_data_h,		1),
+	GROUP(iso7816_clk_h,		1),
+
+	/* bank H funsc2 */
+	GROUP(i2c3_sda_h,		2),
+	GROUP(i2c3_scl_h,		2),
+	GROUP(i2c1_sda_h2,		2),
+	GROUP(i2c1_scl_h3,		2),
+	GROUP(uart_c_rts,		2),
+	GROUP(uart_c_cts,		2),
+	GROUP(uart_c_rx,		2),
+	GROUP(uart_c_tx,		2),
+
+	/* bank H func3 */
+	GROUP(spi_b_mosi_h,		3),
+	GROUP(spi_b_miso_h,		3),
+	GROUP(spi_b_ss0_h,		3),
+	GROUP(spi_b_sclk_h,		3),
+
+	/* bank H func4 */
+	GROUP(cec_a_h,			4),
+	GROUP(pwm_f_h,			4),
+	GROUP(i2c1_sda_h6,		4),
+	GROUP(i2c1_scl_h7,		4),
+
+	/* bank H func5 */
+	GROUP(cec_b_h,			5),
+	GROUP(tdm_d5,			5),
+	GROUP(remote_out_h,		5),
+	GROUP(pwm_b_h,			5),
+
+	/* bank H func6 */
+	GROUP(i2c0_sda_h,		6),
+	GROUP(i2c0_scl_h,		6),
+
+	/* bank Z func1 */
+	GROUP(eth_mdio,			1),
+	GROUP(eth_mdc,			1),
+	GROUP(eth_rgmii_rx_clk,		1),
+	GROUP(eth_rx_dv,		1),
+	GROUP(eth_rxd0,			1),
+	GROUP(eth_rxd1,			1),
+	GROUP(eth_rxd2_rgmii,		1),
+	GROUP(eth_rxd3_rgmii,		1),
+	GROUP(eth_rgmii_tx_clk,		1),
+	GROUP(eth_txen,			1),
+	GROUP(eth_txd0,			1),
+	GROUP(eth_txd1,			1),
+	GROUP(eth_txd2_rgmii,		1),
+	GROUP(eth_txd3_rgmii,		1),
+	GROUP(eth_link_led,		1),
+	GROUP(eth_act_led,		1),
+
+	/* bank Z funsc2 */
+	GROUP(pwm_d_z,			2),
+	GROUP(clk12_24_z,		2),
+
+	/* bank Z func3 */
+	GROUP(iso7816_clk_z0,		3),
+	GROUP(iso7816_data_z1,		3),
+	GROUP(tsin_b_valid,		3),
+	GROUP(tsin_b_sop,		3),
+	GROUP(tsin_b_din0,		3),
+	GROUP(tsin_b_clk,		3),
+	GROUP(tsin_b_fail,		3),
+	GROUP(tsin_b_din1,		3),
+	GROUP(tsin_b_din2,		3),
+	GROUP(tsin_b_din3,		3),
+	GROUP(tsin_b_din4,		3),
+	GROUP(tsin_b_din5,		3),
+	GROUP(tsin_b_din6,		3),
+	GROUP(tsin_b_din7,		3),
+	GROUP(i2c2_sda_z14,		3),
+	GROUP(i2c2_scl_z15,		3),
+
+	/* bank Z func4 */
+	GROUP(i2c0_sda_z0,		4),
+	GROUP(i2c0_scl_z1,		4),
+	GROUP(tdm_d6,			4),
+	GROUP(tdm_d7,			4),
+	GROUP(tdm_d8,			4),
+	GROUP(tdm_d9,			4),
+	GROUP(tdm_fs2,			4),
+	GROUP(tdm_sclk2,		4),
+	GROUP(mclk_2,			4),
+	GROUP(tdm_d10,			4),
+	GROUP(tdm_d11,			4),
+	GROUP(tdm_d12,			4),
+	GROUP(tdm_d13,			4),
+	GROUP(tdm_d14,			4),
+
+	/* bank Z func5 */
+	GROUP(pwm_b_z0,			5),
+	GROUP(pwm_c_z,			5),
+	GROUP(sdcard_d0_z,		5),
+	GROUP(sdcard_d1_z,		5),
+	GROUP(sdcard_d2_z,		5),
+	GROUP(sdcard_d3_z,		5),
+	GROUP(sdcard_clk_z,		5),
+	GROUP(sdcard_cmd_z,		5),
+	GROUP(iso7816_clk_z8,		5),
+	GROUP(iso7816_data_z9,		5),
+	GROUP(remote_out_z,		5),
+	GROUP(pwm_f_z,			5),
+	GROUP(pwm_b_z13,		5),
+
+	/* bank Z func6 */
+	GROUP(i2c1_sda_z,		6),
+	GROUP(i2c1_scl_z,		6),
+	GROUP(tdm_fs3,			6),
+	GROUP(tdm_sclk3,		6),
+	GROUP(tdm_fs4,			6),
+	GROUP(tdm_sclk4,		6),
+	GROUP(tsin_c_valid_z,		6),
+	GROUP(tsin_c_sop_z,		6),
+	GROUP(tsin_c_din0_z,		6),
+	GROUP(tsin_c_clk_z,		6),
+	GROUP(tsin_d_valid_z,		6),
+	GROUP(tsin_d_sop_z,		6),
+	GROUP(tsin_d_din0_z,		6),
+	GROUP(tsin_d_clk_z,		6),
+
+	/* bank Z func7 */
+	GROUP(pdm_din0_z,		7),
+	GROUP(pdm_din1_z,		7),
+	GROUP(pdm_din2_z,		7),
+	GROUP(pdm_din3_z,		7),
+	GROUP(pdm_dclk_z,		7),
+	GROUP(i2c0_sda_z7,		7),
+	GROUP(i2c0_scl_z8,		7),
+	GROUP(i2c2_sda_z10,		7),
+	GROUP(i2c2_scl_z11,		7),
+	GROUP(gen_clk_z,		7),
+
+	/* bank A func1 */
+	GROUP(remote_input_a,		1),
+	/* bank A func3 */
+	GROUP(i2c3_sda_a,		3),
+	GROUP(i2c3_scl_a,		3),
+	/* bank A func5 */
+	GROUP(pdm_din0_a,		5),
+	GROUP(pdm_dclk_a,		5),
+	/* bank A func7 */
+	GROUP(gen_clk_a,		7),
+
+};
+
+static const char * const gpio_periphs_groups[] = {
+	"GPIO_TEST_N",
+
+	"GPIOD_0", "GPIOD_1", "GPIOD_2", "GPIOD_3", "GPIOD_4",
+	"GPIOD_5", "GPIOD_6", "GPIOD_7", "GPIOD_8", "GPIOD_9",
+	"GPIOD_10", "GPIOD_11", "GPIOD_12",
+
+	"GPIOE_0", "GPIOE_1", "GPIOE_2",
+
+	"GPIOB_0", "GPIOB_1", "GPIOB_2", "GPIOB_3", "GPIOB_4",
+	"GPIOB_5", "GPIOB_6", "GPIOB_7", "GPIOB_8", "GPIOB_9",
+	"GPIOB_10", "GPIOB_11", "GPIOB_12", "GPIOB_13",
+	"GPIOB_14", "GPIOB_15",
+
+	"GPIOC_0", "GPIOC_1", "GPIOC_2", "GPIOC_3", "GPIOC_4",
+	"GPIOC_5", "GPIOC_6", "GPIOC_7",
+
+	"GPIOX_0", "GPIOX_1", "GPIOX_2", "GPIOX_3", "GPIOX_4",
+	"GPIOX_5", "GPIOX_6", "GPIOX_7", "GPIOX_8", "GPIOX_9",
+	"GPIOX_10", "GPIOX_11", "GPIOX_12", "GPIOX_13", "GPIOX_14",
+	"GPIOX_15", "GPIOX_16", "GPIOX_17", "GPIOX_18", "GPIOX_19",
+
+	"GPIOH_0", "GPIOH_1", "GPIOH_2", "GPIOH_3", "GPIOH_4",
+	"GPIOH_5", "GPIOH_6", "GPIOH_7", "GPIOH_8",
+
+	"GPIOZ_0", "GPIOZ_1", "GPIOZ_2", "GPIOZ_3", "GPIOZ_4",
+	"GPIOZ_5", "GPIOZ_6", "GPIOZ_7", "GPIOZ_8", "GPIOZ_9",
+	"GPIOZ_10", "GPIOZ_11", "GPIOZ_12", "GPIOZ_13",
+	"GPIOZ_14", "GPIOZ_15",
+
+	"GPIOA_14", "GPIOA_15",
+};
+
+static const char * const uart_a_groups[] = {
+	"uart_a_cts", "uart_a_rts", "uart_a_tx_d2", "uart_a_rx_d3",
+	"uart_a_tx_d8", "uart_a_rx_d9",
+};
+
+static const char * const uart_b_groups[] = {
+	"uart_b_tx_d", "uart_b_rx_d", "uart_b_cts", "uart_b_rts",
+	"uart_b_rx_c", "uart_b_tx_c",
+};
+
+static const char * const uart_c_groups[] = {
+	"uart_c_rts", "uart_c_cts", "uart_c_tx", "uart_c_rx",
+};
+
+static const char * const uart_d_groups[] = {
+	"uart_d_rts", "uart_d_cts", "uart_d_tx_x6", "uart_d_rx_x7",
+	"uart_d_tx_x10", "uart_d_rx_x11",
+};
+
+static const char * const uart_e_groups[] = {
+	"uart_e_tx", "uart_e_rx", "uart_e_cts", "uart_e_rts",
+};
+
+static const char * const i2c0_groups[] = {
+	"i2c0_scl_c", "i2c0_sda_c", "i2c0_scl_h", "i2c0_sda_h",
+	"i2c0_scl_z1", "i2c0_sda_z0", "i2c0_scl_z8", "i2c0_sda_z7",
+};
+
+static const char * const i2c1_groups[] = {
+	"i2c1_sda_z", "i2c1_scl_z", "i2c1_sda_x", "i2c1_scl_x",
+	"i2c1_sda_h2", "i2c1_scl_h3", "i2c1_sda_h6", "i2c1_scl_h7",
+};
+
+static const char * const i2c2_groups[] = {
+	"i2c2_sda_x", "i2c2_scl_x", "i2c2_sda_z10", "i2c2_scl_z11",
+	"i2c2_sda_z14", "i2c2_scl_z15",
+};
+
+static const char * const i2c3_groups[] = {
+	"i2c3_sda_h", "i2c3_scl_h", "i2c3_sda_a", "i2c3_scl_a",
+};
+
+static const char * const i2c4_groups[] = {
+	"i2c4_sda_d", "i2c4_scl_d", "i2c4_sda_e", "i2c4_scl_e",
+};
+
+static const char * const i2c_slave_groups[] = {
+	"i2c_slave_scl", "i2c_slave_sda",
+};
+
+static const char * const pwm_a_groups[] = {
+	"pwm_a_e", "pwm_a_x",
+};
+
+static const char * const pwm_b_groups[] = {
+	"pwm_b_h", "pwm_b_z0", "pwm_b_z13", "pwm_b_x7",
+	"pwm_b_x19",
+};
+
+static const char * const pwm_c_groups[] = {
+	"pwm_c_c", "pwm_c_x", "pwm_c_z",
+};
+
+static const char * const pwm_d_groups[] = {
+	"pwm_d_z", "pwm_d_x3", "pwm_d_x6",
+};
+
+static const char * const pwm_e_groups[] = {
+	"pwm_e",
+};
+
+static const char * const pwm_f_groups[] = {
+	"pwm_f_x", "pwm_f_h", "pwm_f_z"
+};
+
+static const char * const pwm_g_groups[] = {
+	"pwm_g",
+};
+
+static const char * const pwm_h_groups[] = {
+	"pwm_h",
+};
+
+static const char * const pwm_i_groups[] = {
+	"pwm_i_d4", "pwm_i_d6",
+};
+
+static const char * const pwm_j_groups[] = {
+	"pwm_j_e", "pwm_j_d5", "pwm_j_d10",
+};
+
+static const char * const pwm_i_hiz_groups[] = {
+	"pwm_i_hiz",
+};
+
+static const char * const pwm_g_hiz_groups[] = {
+	"pwm_g_hiz",
+};
+
+static const char * const remote_out_groups[] = {
+	"remote_out_h", "remote_out_z", "remote_out_d4", "remote_out_d9",
+};
+
+static const char * const remote_input_groups[] = {
+	"remote_input_a", "remote_input_d5",
+};
+
+static const char * const jtag_1_groups[] = {
+	"jtag_1_clk", "jtag_1_tms", "jtag_1_tdi", "jtag_1_tdo",
+};
+
+static const char * const jtag_2_groups[] = {
+	"jtag_2_tdo", "jtag_2_tdi", "jtag_2_clk", "jtag_2_tms",
+};
+
+static const char * const gen_clk_groups[] = {
+	"gen_clk_d", "gen_clk_z", "gen_clk_a", "gen_clk_x",
+};
+
+static const char * const clk12_24_groups[] = {
+	"clk12_24_d", "clk12_24_e", "clk12_24_z",
+};
+
+static const char * const clk25_groups[] = {
+	"clk25",
+};
+
+static const char * const clk_32k_in_groups[] = {
+	"clk_32k_in",
+};
+
+static const char * const emmc_groups[] = {
+	"emmc_nand_d0", "emmc_nand_d1", "emmc_nand_d2", "emmc_nand_d3",
+	"emmc_nand_d4", "emmc_nand_d5", "emmc_nand_d6", "emmc_nand_d7",
+	"emmc_clk", "emmc_cmd", "emmc_nand_dqs",
+};
+
+static const char * const nand_groups[] = {
+	"emmc_nand_d0", "emmc_nand_d1", "emmc_nand_d2", "emmc_nand_d3",
+	"emmc_nand_d4", "emmc_nand_d5", "emmc_nand_d6", "emmc_nand_d7",
+	"emmc_nand_dqs", "nand_wen_clk", "nand_ale", "nand_ren_wr",
+	"nand_cle", "nand_ce0", "nand_ce1", "nand_rb0",
+};
+
+static const char * const sdcard_groups[] = {
+	"sdcard_d0_c", "sdcard_d1_c", "sdcard_d2_c", "sdcard_d3_c",
+	"sdcaed_cd_c", "sdcard_clk_c", "sdcard_cmd_c",
+
+	"sdcard_d0_x", "sdcard_d1_x", "sdcard_d2_x", "sdcard_d3_x",
+	"sdcard_clk_x", "sdcard_cmd_x",
+
+	"sdcard_d0_z", "sdcard_d1_z", "sdcard_d2_z", "sdcard_d3_z",
+	"sdcard_clk_z", "sdcard_cmd_z",
+};
+
+static const char * const nor_groups[] = {
+	"nor_hold", "nor_d", "nor_q", "nor_c",
+	"nor_wp", "nor_cs",
+};
+
+static const char * const spi_a_groups[] = {
+	"spi_a_mosi_c", "spi_a_miso_c", "spi_a_ss0_c", "spi_a_sclk_c",
+	"spi_a_mosi_x", "spi_a_miso_x", "spi_a_sclk_x", "spi_a_ss0_x",
+};
+
+static const char * const spi_b_groups[] = {
+	"spi_b_mosi_h", "spi_b_miso_h", "spi_b_ss0_h", "spi_b_sclk_h",
+};
+
+static const char * const pdm_groups[] = {
+	"pdm_din0_c", "pdm_din1_c1", "pdm_din2_c", "pdm_din3_c",
+	"pdm_din1_c7", "pdm_dclk_c",
+
+	"pdm_din0_x", "pdm_din1_x", "pdm_din2_x", "pdm_din3_x",
+	"pdm_dclk_x",
+
+	"pdm_din0_z", "pdm_din1_z", "pdm_din2_z", "pdm_din3_z",
+	"pdm_dclk_z",
+
+	"pdm_din0_a", "pdm_dclk_a",
+
+};
+
+static const char * const sdio_groups[] = {
+	"sdio_d0_x", "sdio_d1_x", "sdio_d2_x", "sdio_d3_x",
+	"sdio_clk_x", "sdio_cmd_x",
+};
+
+static const char * const eth_groups[] = {
+	"eth_mdc", "eth_mdio", "eth_rxd0", "eth_rxd1",
+	"eth_txen", "eth_txd0", "eth_txd1", "eth_rx_dv",
+	"eth_act_led", "eth_link_led", "eth_rxd2_rgmii", "eth_rxd3_rgmii",
+	"eth_txd2_rgmii", "eth_txd3_rgmii", "eth_rgmii_rx_clk",
+	"eth_rgmii_tx_clk",
+};
+
+static const char * const mic_mute_groups[] = {
+	"mic_mute_en", "mic_mute_key",
+};
+
+static const char * const mclk_groups[] = {
+	"mclk1", "mclk_0", "mclk_2",
+};
+
+static const char * const tdm_groups[] = {
+	"tdm_d0", "tdm_d1", "tdm_d2", "tdm_d3",
+	"tdm_d4", "tdm_d5", "tdm_d6", "tdm_d7",
+	"tdm_d8", "tdm_d9", "tdm_d10", "tdm_d11",
+	"tdm_d12", "tdm_d13", "tdm_d14", "tdm_d15",
+	"tdm_fs0", "tdm_fs1", "tdm_fs2", "tdm_fs3",
+	"tdm_fs4", "tdm_sclk0", "tdm_sclk1", "tdm_sclk2",
+	"tdm_sclk3", "tdm_sclk4",
+};
+
+static const char * const tsin_a_groups[] = {
+	"tsin_a_sop_d", "tsin_a_clk_d", "tsin_a_clk_x", "tsin_a_sop_x",
+	"tsin_a_din0_d", "tsin_a_din0_x", "tsin_a_valid_d", "tsin_a_valid_x",
+};
+
+static const char * const tsin_b_groups[] = {
+	"tsin_b_sop", "tsin_b_clk", "tsin_b_din0", "tsin_b_fail",
+	"tsin_b_din1", "tsin_b_din2", "tsin_b_din3", "tsin_b_din4",
+	"tsin_b_din5", "tsin_b_din6", "tsin_b_din7", "tsin_b_valid",
+};
+
+static const char * const tsin_c_groups[] = {
+	"tsin_c_sop_c", "tsin_c_clk_c", "tsin_c_sop_z", "tsin_c_clk_z",
+	"tsin_c_din0_c", "tsin_c_din0_z", "tsin_c_valid_c", "tsin_c_valid_z",
+};
+
+static const char * const tsin_d_groups[] = {
+	"tsin_d_sop_x", "tsin_d_clk_x", "tsin_d_sop_z", "tsin_d_clk_z",
+	"tsin_d_din0_x", "tsin_d_din0_z", "tsin_d_valid_x", "tsin_d_valid_z",
+};
+
+static const char * const cec_a_groups[] = {
+	"cec_a_h", "cec_a_d",
+};
+
+static const char * const cec_b_groups[] = {
+	"cec_b_h", "cec_b_d",
+};
+
+static const char * const spdif_in_groups[] = {
+	"spdif_in_h",
+};
+
+static const char * const spdif_out_groups[] = {
+	"spdif_out_d", "spdif_out_h",
+};
+
+static const char * const pcieck_reqn_groups[] = {
+	"pcieck_reqn",
+};
+
+static const char * const iso7816_groups[] = {
+	"iso7816_clk_c", "iso7816_clk_h", "iso7816_data_c", "iso7816_clk_x",
+	"iso7816_data_x", "iso7816_data_h", "iso7816_clk_z0",
+	"iso7816_clk_z8", "iso7816_data_z1", "is7816_data_z9",
+};
+
+static const char * const hdmitx_groups[] = {
+	"hdmitx_sda", "hdmitx_sck", "hdmitx_hpd_in",
+};
+
+static struct meson_pmx_func meson_sc2_periphs_functions[] = {
+	FUNCTION(gpio_periphs),
+	FUNCTION(uart_a),
+	FUNCTION(uart_b),
+	FUNCTION(uart_c),
+	FUNCTION(uart_d),
+	FUNCTION(uart_e),
+	FUNCTION(i2c0),
+	FUNCTION(i2c1),
+	FUNCTION(i2c2),
+	FUNCTION(i2c3),
+	FUNCTION(i2c4),
+	FUNCTION(i2c_slave),
+	FUNCTION(pwm_a),
+	FUNCTION(pwm_b),
+	FUNCTION(pwm_c),
+	FUNCTION(pwm_d),
+	FUNCTION(pwm_e),
+	FUNCTION(pwm_f),
+	FUNCTION(pwm_g),
+	FUNCTION(pwm_h),
+	FUNCTION(pwm_i),
+	FUNCTION(pwm_j),
+	FUNCTION(pwm_i_hiz),
+	FUNCTION(pwm_g_hiz),
+	FUNCTION(remote_out),
+	FUNCTION(remote_input),
+	FUNCTION(jtag_1),
+	FUNCTION(jtag_2),
+	FUNCTION(gen_clk),
+	FUNCTION(clk12_24),
+	FUNCTION(clk25),
+	FUNCTION(clk_32k_in),
+	FUNCTION(emmc),
+	FUNCTION(nand),
+	FUNCTION(nor),
+	FUNCTION(sdcard),
+	FUNCTION(spi_a),
+	FUNCTION(spi_b),
+	FUNCTION(pdm),
+	FUNCTION(sdio),
+	FUNCTION(eth),
+	FUNCTION(mic_mute),
+	FUNCTION(mclk),
+	FUNCTION(tdm),
+	FUNCTION(tsin_a),
+	FUNCTION(tsin_b),
+	FUNCTION(tsin_c),
+	FUNCTION(tsin_d),
+	FUNCTION(cec_a),
+	FUNCTION(cec_b),
+	FUNCTION(spdif_in),
+	FUNCTION(spdif_out),
+	FUNCTION(pcieck_reqn),
+	FUNCTION(iso7816),
+	FUNCTION(hdmitx),
+};
+
+static struct meson_bank meson_sc2_periphs_banks[] = {
+	/* name  first  last  irq  pullen  pull  dir  out  in */
+	BANK_DS("Z", GPIOZ_0,    GPIOZ_15,  70, 85,
+		0x3,   0,  0x4,  0,   0x2,  0,  0x1,  0,  0x0,  0, 0x07, 0),
+	BANK_DS("X", GPIOX_0,    GPIOX_19,  50, 69,
+		0x13,  0,  0x14,  0,  0x12, 0,  0x11, 0,  0x10, 0, 0x17, 0),
+	BANK_DS("H", GPIOH_0,    GPIOH_8,   41, 49,
+		0x23,  0,  0x24,  0,  0x22, 0,  0x21, 0,  0x20, 0, 0x27, 0),
+	BANK_DS("D", GPIOD_0,    GPIOD_11,  29, 49,
+		0x33,  0,  0x34,  0,  0x32, 0,  0x31, 0,  0x30, 0, 0x37, 0),
+	BANK_DS("E", GPIOE_0,    GPIOE_2,   26, 28,
+		0x43,  0,  0x44,  0,  0x42, 0,  0x41, 0,  0x40, 0, 0x47, 0),
+	BANK_DS("C", GPIOC_0,    GPIOC_7,   18, 25,
+		0x53,  0,  0x54,  0,  0x52, 0,  0x51, 0,  0x50, 0, 0x57, 0),
+	BANK_DS("B", GPIOB_0,    GPIOB_15,   2, 17,
+		0x63,  0,  0x64,  0,  0x62, 0,  0x61, 0,  0x60, 0, 0x67, 0),
+	BANK_DS("A", GPIOA_14,   GPIOA_15,   0, 1,
+		0x73, 14,  0x74,  14, 0x72, 14, 0x71, 14, 0x70, 14, 0x77, 28),
+	BANK_DS("TEST_N", GPIO_TEST_N,    GPIO_TEST_N,   86, 86,
+		0x83,  0,  0x84,  0,  0x82, 0,  0x81,  0, 0x80, 0, 0x87, 0),
+};
+
+static struct meson_pmx_bank meson_sc2_periphs_pmx_banks[] = {
+	/*name	            first	 lask        reg offset*/
+	BANK_PMX("Z",      GPIOZ_0,     GPIOZ_15,    0x6, 0),
+	BANK_PMX("X",      GPIOX_0,     GPIOX_19,    0x3, 0),
+	BANK_PMX("H",      GPIOH_0,     GPIOH_8,     0xb, 0),
+	BANK_PMX("D",      GPIOD_0,     GPIOD_11,    0x10, 0),
+	BANK_PMX("E",      GPIOE_0,     GPIOE_2,     0x12, 0),
+	BANK_PMX("C",      GPIOC_0,     GPIOC_7,     0x9, 0),
+	BANK_PMX("B",      GPIOB_0,     GPIOB_15,    0x0, 0),
+	BANK_PMX("A",      GPIOA_14,    GPIOA_15,    0xe, 24),
+	BANK_PMX("TEST_N", GPIO_TEST_N, GPIO_TEST_N, 0xf, 0),
+};
+
+static struct meson_axg_pmx_data meson_sc2_periphs_pmx_banks_data = {
+	.pmx_banks	= meson_sc2_periphs_pmx_banks,
+	.num_pmx_banks	= ARRAY_SIZE(meson_sc2_periphs_pmx_banks),
+};
+
+static struct meson_pinctrl_data meson_sc2_periphs_pinctrl_data __refdata = {
+	.name		= "periphs-banks",
+	.pins		= meson_sc2_periphs_pins,
+	.groups		= meson_sc2_periphs_groups,
+	.funcs		= meson_sc2_periphs_functions,
+	.banks		= meson_sc2_periphs_banks,
+	.num_pins	= ARRAY_SIZE(meson_sc2_periphs_pins),
+	.num_groups	= ARRAY_SIZE(meson_sc2_periphs_groups),
+	.num_funcs	= ARRAY_SIZE(meson_sc2_periphs_functions),
+	.num_banks	= ARRAY_SIZE(meson_sc2_periphs_banks),
+	.pmx_ops	= &meson_axg_pmx_ops,
+	.pmx_data	= &meson_sc2_periphs_pmx_banks_data,
+	.parse_dt	= &meson_a1_parse_dt_extra,
+};
+
+static const struct of_device_id meson_sc2_pinctrl_dt_match[] = {
+	{
+		.compatible = "amlogic,meson-sc2-periphs-pinctrl",
+		.data = &meson_sc2_periphs_pinctrl_data,
+	},
+	{ },
+};
+
+static struct platform_driver meson_sc2_pinctrl_driver = {
+	.probe  = meson_pinctrl_probe,
+	.driver = {
+		.name	= "meson-sc2-pinctrl",
+		.of_match_table = meson_sc2_pinctrl_dt_match,
+	},
+};
+
+module_platform_driver(meson_sc2_pinctrl_driver);
+MODULE_LICENSE("Dual BSD/GPL");
diff --git a/drivers/soc/amlogic/meson-clk-measure.c b/drivers/soc/amlogic/meson-clk-measure.c
index d862e30a244ed..73b92e67d0f76 100644
--- a/drivers/soc/amlogic/meson-clk-measure.c
+++ b/drivers/soc/amlogic/meson-clk-measure.c
@@ -787,6 +787,135 @@ static const struct meson_msr_id clk_msr_s4[] = {
 
 };
 
+static const struct meson_msr_id clk_msr_sc2[] = {
+	CLK_MSR_ID(0, "cts_sys_clk"),
+	CLK_MSR_ID(1, "cts_axi_clk "),
+	CLK_MSR_ID(2, "cts_rtc_clk"),
+	CLK_MSR_ID(3, "cts_dspa_clk"),
+	CLK_MSR_ID(5, "cts_mali_clk"),
+	CLK_MSR_ID(6, "sys_cpu_clk_div16"),
+	CLK_MSR_ID(7, "cts_ceca_clk"),
+	CLK_MSR_ID(8, "cts_cecb_clk"),
+	CLK_MSR_ID(10, "fclk_div5"),
+	CLK_MSR_ID(11, "mp0_clk_out"),
+	CLK_MSR_ID(12, "mp1_clk_out"),
+	CLK_MSR_ID(13, "mp2_clk_out"),
+	CLK_MSR_ID(14, "mp3_clk_out"),
+	CLK_MSR_ID(15, "mpll_clk_50m"),
+	CLK_MSR_ID(16, "pcie_clk_inp"),
+	CLK_MSR_ID(17, "pcie_clk_inn"),
+	CLK_MSR_ID(18, "mpll_clk_test_out"),
+	CLK_MSR_ID(19, "hifi_pll_clk"),
+	CLK_MSR_ID(20, "gp0_pll_clk"),
+	CLK_MSR_ID(21, "gp1_pll_clk"),
+	CLK_MSR_ID(22, "eth_mppll_50m_ckout"),
+	CLK_MSR_ID(23, "sys_pll_div16"),
+	CLK_MSR_ID(24, "ddr_dpll_pt_clk"),
+	CLK_MSR_ID(25, "earcrx_pll_ckout"),
+	CLK_MSR_ID(30, "mod_eth_phy_ref_clk"),
+	CLK_MSR_ID(31, "mod_eth_tx_clk"),
+	CLK_MSR_ID(32, "cts_eth_clk125Mhz"),
+	CLK_MSR_ID(33, "cts_eth_clk_rmii"),
+	CLK_MSR_ID(34, "co_clkin_to_mac"),
+	CLK_MSR_ID(35, "mod_eth_rx_clk_rmii"),
+	CLK_MSR_ID(36, "co_rx_clk "),
+	CLK_MSR_ID(37, "co_tx_clk"),
+	CLK_MSR_ID(38, "eth_phy_rxclk"),
+	CLK_MSR_ID(39, "eth_phy_plltxclk"),
+	CLK_MSR_ID(40, "ephy_test_clk"),
+	CLK_MSR_ID(50, "vid_pll_div_clk_out"),
+	CLK_MSR_ID(51, "cts_enci_clk"),
+	CLK_MSR_ID(52, "cts_encp_clk"),
+	CLK_MSR_ID(53, "cts_encl_clk"),
+	CLK_MSR_ID(54, "cts_vdac_clk"),
+	CLK_MSR_ID(55, "cts_cdac_clk_c"),
+	CLK_MSR_ID(56, "mod_tcon_clko"),
+	CLK_MSR_ID(57, "lcd_an_clk_ph2"),
+	CLK_MSR_ID(58, "lcd_an_clk_ph3"),
+	CLK_MSR_ID(59, "cts_hdmi_tx_pixel_clk"),
+	CLK_MSR_ID(60, "cts_vdin_meas_clk"),
+	CLK_MSR_ID(61, "cts_vpu_clk"),
+	CLK_MSR_ID(62, "cts_vpu_clkb"),
+	CLK_MSR_ID(63, "cts_vpu_clkb_tmp"),
+	CLK_MSR_ID(64, "cts_vpu_clkc"),
+	CLK_MSR_ID(65, "cts_vid_lock_clk"),
+	CLK_MSR_ID(66, "cts_vapbclk"),
+	CLK_MSR_ID(67, "cts_ge2d_clk"),
+	CLK_MSR_ID(68, "cts_hdcp22_esmclk"),
+	CLK_MSR_ID(69, "cts_hdcp22_skpclk"),
+	CLK_MSR_ID(76, "hdmitx_tmds_clk"),
+	CLK_MSR_ID(77, "cts_hdmitx_sys_clk"),
+	CLK_MSR_ID(78, "cts_hdmitx_fe_clk"),
+	CLK_MSR_ID(79, "cts_rama_clk"),
+	CLK_MSR_ID(93, "cts_vdec_clk"),
+	CLK_MSR_ID(94, "cts_wave420_aclk"),
+	CLK_MSR_ID(95, "cts_wave420_cclk"),
+	CLK_MSR_ID(96, "cts_wave420_bclk"),
+	CLK_MSR_ID(97, "cts_hcodec_clk"),
+	CLK_MSR_ID(98, "cts_hevcb_clk"),
+	CLK_MSR_ID(99, "cts_hevcf_clk"),
+	CLK_MSR_ID(110, "cts_sc_clk(smartcard)"),
+	CLK_MSR_ID(111, "cts_sar_adc_clk"),
+	CLK_MSR_ID(113, "cts_sd_emmc_C_clk(nand)"),
+	CLK_MSR_ID(114, "cts_sd_emmc_B_clk"),
+	CLK_MSR_ID(115, "cts_sd_emmc_A_clk"),
+	CLK_MSR_ID(116, "gpio_msr_clk"),
+	CLK_MSR_ID(117, "cts_spicc_1_clk"),
+	CLK_MSR_ID(118, "cts_spicc_0_clk"),
+	CLK_MSR_ID(121, "cts_ts_clk(temp sensor)"),
+	CLK_MSR_ID(130, "audio_vad_clk"),
+	CLK_MSR_ID(131, "acodec_dac_clk_x128"),
+	CLK_MSR_ID(132, "audio_locker_out_clk"),
+	CLK_MSR_ID(133, "audio_locker_in_clk"),
+	CLK_MSR_ID(134, "audio_tdmout_c_sclk"),
+	CLK_MSR_ID(135, "audio_tdmout_b_sclk"),
+	CLK_MSR_ID(136, "audio_tdmout_a_sclk"),
+	CLK_MSR_ID(137, "audio_tdmin_lb_sclk"),
+	CLK_MSR_ID(138, "audio_tdmin_c_sclk"),
+	CLK_MSR_ID(139, "audio_tdmin_b_sclk"),
+	CLK_MSR_ID(140, "audio_tdmin_a_sclk"),
+	CLK_MSR_ID(141, "audio_resamplea_clk"),
+	CLK_MSR_ID(142, "audio_pdm_sysclk"),
+	CLK_MSR_ID(143, "audio_spdifoutb_mst_clk"),
+	CLK_MSR_ID(144, "audio_spdifout_mst_clk"),
+	CLK_MSR_ID(145, "audio_spdifin_mst_clk"),
+	CLK_MSR_ID(146, "audio_pdm_dclk"),
+	CLK_MSR_ID(147, "audio_resampleb_clk"),
+	CLK_MSR_ID(148, "earcrx_pll_dmac_ck"),
+	CLK_MSR_ID(160, "pwm_j_clk"),
+	CLK_MSR_ID(161, "pwm_i_clk"),
+	CLK_MSR_ID(162, "pwm_h_clk"),
+	CLK_MSR_ID(163, "pwm_g_clk"),
+	CLK_MSR_ID(164, "pwm_f_clk"),
+	CLK_MSR_ID(165, "pwm_e_clk"),
+	CLK_MSR_ID(166, "pwm_d_clk"),
+	CLK_MSR_ID(167, "pwm_c_clk"),
+	CLK_MSR_ID(168, "pwm_b_clk"),
+	CLK_MSR_ID(169, "pwm_a_clk"),
+	CLK_MSR_ID(176, "rng_ring_0"),
+	CLK_MSR_ID(177, "rng_ring_1"),
+	CLK_MSR_ID(178, "rng_ring_2"),
+	CLK_MSR_ID(179, "rng_ring_3"),
+	CLK_MSR_ID(180, "dmc_osc_ring(LVT16)"),
+	CLK_MSR_ID(181, "gpu_osc_ring0(LVT16)"),
+	CLK_MSR_ID(182, "gpu_osc_ring1(ULVT16)"),
+	CLK_MSR_ID(183, "gpu_osc_ring2(SLVT16)"),
+	CLK_MSR_ID(184, "vpu_osc_ring0(SVT24)"),
+	CLK_MSR_ID(185, "vpu_osc_ring1(LVT20)"),
+	CLK_MSR_ID(186, "vpu_osc_ring2(LVT16)"),
+	CLK_MSR_ID(187, "dos_osc_ring0(SVT24)"),
+	CLK_MSR_ID(188, "dos_osc_ring1(SVT16)"),
+	CLK_MSR_ID(189, "dos_osc_ring2(LVT16)"),
+	CLK_MSR_ID(190, "dos_osc_ring3(ULVT20)"),
+	CLK_MSR_ID(191, "ddr_osc_ring(LVT16)"),
+	CLK_MSR_ID(192, "sys_cpu_osc_ring0(ULVT16)"),
+	CLK_MSR_ID(193, "sys_cpu_osc_ring1(ULVT20)"),
+	CLK_MSR_ID(194, "sys_cpu_osc_ring2(ULVT16)"),
+	CLK_MSR_ID(195, "sys_cpu_osc_ring3(LVT16)"),
+	CLK_MSR_ID(196, "axi_sram_osc_ring(SVT16)"),
+	CLK_MSR_ID(197, "dspa_osc_ring(SVT16)"),
+};
+
 static int meson_measure_id(struct meson_msr_id *clk_msr_id,
 			    unsigned int duration)
 {
@@ -1059,7 +1188,11 @@ static const struct of_device_id meson_msr_match_table[] = {
 		.compatible = "amlogic,s4-clk-measure",
 		.data = &clk_msr_s4_data,
 	},
-	{ /* sentinel */ }
+	{ 
+                .compatible = "amlogic,meson-sc2-clk-measure",
+		.data = (void *)clk_msr_sc2,
+	},
+        {/* sentinel */ }
 };
 MODULE_DEVICE_TABLE(of, meson_msr_match_table);
 
diff --git a/drivers/soc/amlogic/meson-gx-socinfo.c b/drivers/soc/amlogic/meson-gx-socinfo.c
index 7549f1644e5ea..fd83eeabbfcce 100644
--- a/drivers/soc/amlogic/meson-gx-socinfo.c
+++ b/drivers/soc/amlogic/meson-gx-socinfo.c
@@ -46,6 +46,7 @@ static const struct meson_gx_soc_id {
 	{ "A5", 0x3c },
 	{ "C3", 0x3d },
 	{ "A4", 0x40 },
+    { "SC2", 0x32 },
 };
 
 static const struct meson_gx_package_id {
@@ -86,6 +87,7 @@ static const struct meson_gx_package_id {
 	{ "A311D2", 0x36, 0x1, 0xf },
 	{ "A113X2", 0x3c, 0x1, 0xf },
 	{ "A113L2", 0x40, 0x1, 0xf },
+    { "S905X4", 0x32, 0x2, 0xff },
 };
 
 static inline unsigned int socinfo_to_major(u32 socinfo)
diff --git a/drivers/thermal/amlogic_thermal.c b/drivers/thermal/amlogic_thermal.c
index 5448d772db12a..549db1e5a8bb3 100644
--- a/drivers/thermal/amlogic_thermal.c
+++ b/drivers/thermal/amlogic_thermal.c
@@ -97,6 +97,7 @@ struct amlogic_thermal {
 	const struct amlogic_thermal_data *data;
 	struct regmap *regmap;
 	struct regmap *sec_ao_map;
+    void __iomem *trim_info_reg;
 	struct clk *clk;
 	struct thermal_zone_device *tzd;
 	u32 trim_info;
@@ -138,8 +139,11 @@ static int amlogic_thermal_initialize(struct amlogic_thermal *pdata)
 	int ret = 0;
 	int ver;
 
-	regmap_read(pdata->sec_ao_map, pdata->data->u_efuse_off,
-		    &pdata->trim_info);
+	if (!IS_ERR(pdata->trim_info_reg))
+		pdata->trim_info = readl(pdata->trim_info_reg);
+	else
+		regmap_read(pdata->sec_ao_map, pdata->data->u_efuse_off,
+			    &pdata->trim_info);
 
 	ver = TSENSOR_TRIM_VERSION(pdata->trim_info);
 
@@ -271,11 +275,14 @@ static int amlogic_thermal_probe(struct platform_device *pdev)
 	if (IS_ERR(pdata->clk))
 		return dev_err_probe(dev, PTR_ERR(pdata->clk), "failed to get clock\n");
 
-	pdata->sec_ao_map = syscon_regmap_lookup_by_phandle
-		(pdev->dev.of_node, "amlogic,ao-secure");
-	if (IS_ERR(pdata->sec_ao_map)) {
-		dev_err(dev, "syscon regmap lookup failed.\n");
-		return PTR_ERR(pdata->sec_ao_map);
+	pdata->trim_info_reg = devm_platform_ioremap_resource(pdev, 1);
+	if (IS_ERR(pdata->trim_info_reg)) {
+		pdata->sec_ao_map = syscon_regmap_lookup_by_phandle
+			(pdev->dev.of_node, "amlogic,ao-secure");
+		if (IS_ERR(pdata->sec_ao_map)) {
+			dev_err(dev, "syscon regmap lookup failed.\n");
+			return PTR_ERR(pdata->sec_ao_map);
+		}
 	}
 
 	pdata->tzd = devm_thermal_of_zone_register(&pdev->dev,
diff --git a/drivers/tty/serial/meson_uart.c b/drivers/tty/serial/meson_uart.c
index a6cb2a535f9dc..7a4c7b01ee68e 100644
--- a/drivers/tty/serial/meson_uart.c
+++ b/drivers/tty/serial/meson_uart.c
@@ -824,6 +824,7 @@ static const struct of_device_id meson_uart_dt_match[] = {
 	{ .compatible = "amlogic,meson8-uart" },
 	{ .compatible = "amlogic,meson8b-uart" },
 	{ .compatible = "amlogic,meson-gx-uart" },
+    { .compatible = "amlogic,meson-gxl-uart" },
 	{
 		.compatible = "amlogic,meson-g12a-uart",
 		.data = (void *)&meson_g12a_uart_data,
diff --git a/include/dt-bindings/clock/amlogic,sc2-clkc.h b/include/dt-bindings/clock/amlogic,sc2-clkc.h
new file mode 100644
index 0000000000000..bab3de8457b6b
--- /dev/null
+++ b/include/dt-bindings/clock/amlogic,sc2-clkc.h
@@ -0,0 +1,365 @@
+/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
+/*
+ * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
+ */
+
+#ifndef __SC2_CLKC_H
+#define __SC2_CLKC_H
+
+/*
+ * CLKID index values
+ */
+
+#define CLKID_PLL_BASE			0
+#define CLKID_FIXED_PLL_DCO		(CLKID_PLL_BASE + 0)
+#define CLKID_FIXED_PLL			(CLKID_PLL_BASE + 1)
+#define CLKID_SYS_PLL_DCO		(CLKID_PLL_BASE + 2)
+#define CLKID_SYS_PLL			(CLKID_PLL_BASE + 3)
+#define CLKID_FCLK_DIV2_DIV		(CLKID_PLL_BASE + 4)
+#define CLKID_FCLK_DIV2			(CLKID_PLL_BASE + 5)
+#define CLKID_FCLK_DIV3_DIV		(CLKID_PLL_BASE + 6)
+#define CLKID_FCLK_DIV3			(CLKID_PLL_BASE + 7)
+#define CLKID_FCLK_DIV4_DIV		(CLKID_PLL_BASE + 8)
+#define CLKID_FCLK_DIV4			(CLKID_PLL_BASE + 9)
+#define CLKID_FCLK_DIV5_DIV		(CLKID_PLL_BASE + 10)
+#define CLKID_FCLK_DIV5			(CLKID_PLL_BASE + 11)
+#define CLKID_FCLK_DIV7_DIV		(CLKID_PLL_BASE + 12)
+#define CLKID_FCLK_DIV7			(CLKID_PLL_BASE + 13)
+#define CLKID_FCLK_DIV2P5_DIV		(CLKID_PLL_BASE + 14)
+#define CLKID_FCLK_DIV2P5		(CLKID_PLL_BASE + 15)
+#define CLKID_GP0_PLL_DCO		(CLKID_PLL_BASE + 16)
+#define CLKID_GP0_PLL			(CLKID_PLL_BASE + 17)
+#define CLKID_GP1_PLL_DCO		(CLKID_PLL_BASE + 18)
+#define CLKID_GP1_PLL			(CLKID_PLL_BASE + 19)
+
+#define CLKID_CPU_BASE			(CLKID_PLL_BASE  + 20)
+#define CLKID_CPU_CLK_DYN0_SEL		(CLKID_CPU_BASE + 0)
+#define CLKID_CPU_CLK_DYN0_DIV		(CLKID_CPU_BASE + 1)
+#define CLKID_CPU_CLK_DYN0		(CLKID_CPU_BASE + 2)
+#define CLKID_CPU_CLK_DYN1_SEL		(CLKID_CPU_BASE + 3)
+#define CLKID_CPU_CLK_DYN1_DIV		(CLKID_CPU_BASE + 4)
+#define CLKID_CPU_CLK_DYN1		(CLKID_CPU_BASE + 5)
+#define CLKID_CPU_CLK_DYN		(CLKID_CPU_BASE + 6)
+#define CLKID_CPU_CLK			(CLKID_CPU_BASE + 7)
+#define CLKID_DSU_CLK_DYN0_SEL		(CLKID_CPU_BASE + 8)
+#define CLKID_DSU_CLK_DYN0_DIV		(CLKID_CPU_BASE + 9)
+#define CLKID_DSU_CLK_DYN0		(CLKID_CPU_BASE + 10)
+#define CLKID_DSU_CLK_DYN1_SEL		(CLKID_CPU_BASE + 11)
+#define CLKID_DSU_CLK_DYN1_DIV		(CLKID_CPU_BASE + 12)
+#define CLKID_DSU_CLK_DYN1		(CLKID_CPU_BASE + 13)
+#define CLKID_DSU_CLK_DYN		(CLKID_CPU_BASE + 14)
+#define CLKID_DSU_CLK_FINAL		(CLKID_CPU_BASE + 15)
+#define CLKID_DSU_CLK			(CLKID_CPU_BASE + 16)
+#define CLKID_CPU1_CLK			(CLKID_CPU_BASE + 17)
+#define CLKID_CPU2_CLK			(CLKID_CPU_BASE + 18)
+#define CLKID_CPU3_CLK			(CLKID_CPU_BASE + 19)
+
+#define CLKID_PLL1_BASE			(CLKID_CPU_BASE + 20)
+#define CLKID_HIFI_PLL_DCO		(CLKID_PLL1_BASE + 0)
+#define CLKID_HIFI_PLL			(CLKID_PLL1_BASE + 1)
+#define CLKID_PCIE_PLL_DCO		(CLKID_PLL1_BASE + 2)
+#define CLKID_PCIE_PLL_DCO_DIV2		(CLKID_PLL1_BASE + 3)
+#define CLKID_PCIE_PLL_OD		(CLKID_PLL1_BASE + 4)
+#define CLKID_PCIE_PLL			(CLKID_PLL1_BASE + 5)
+#define CLKID_HDMI_PLL_DCO		(CLKID_PLL1_BASE + 6)
+#define CLKID_HDMI_PLL_OD		(CLKID_PLL1_BASE + 7)
+#define CLKID_HDMI_PLL			(CLKID_PLL1_BASE + 8)
+#define CLKID_MPLL_50M_DIV		(CLKID_PLL1_BASE + 9)
+#define CLKID_MPLL_50M			(CLKID_PLL1_BASE + 10)
+#define CLKID_MPLL_PREDIV		(CLKID_PLL1_BASE + 11)
+#define CLKID_MPLL0_DIV			(CLKID_PLL1_BASE + 12)
+#define CLKID_MPLL0			(CLKID_PLL1_BASE + 13)
+#define CLKID_MPLL1_DIV			(CLKID_PLL1_BASE + 14)
+#define CLKID_MPLL1			(CLKID_PLL1_BASE + 15)
+#define CLKID_MPLL2_DIV			(CLKID_PLL1_BASE + 16)
+#define CLKID_MPLL2			(CLKID_PLL1_BASE + 17)
+#define CLKID_MPLL3_DIV			(CLKID_PLL1_BASE + 18)
+#define CLKID_MPLL3			(CLKID_PLL1_BASE + 19)
+#define CLKID_PCIE_BGP			(CLKID_PLL1_BASE + 20)
+#define CLKID_PCIE_HCSL			(CLKID_PLL1_BASE + 21)
+
+#define CLKID_BASE			(CLKID_PLL1_BASE + 22)
+#define CLKID_RTC_32K_CLKIN		(CLKID_BASE + 0)
+#define CLKID_RTC_32K_DIV		(CLKID_BASE + 1)
+#define CLKID_RTC_32K_XATL		(CLKID_BASE + 2)
+#define CLKID_RTC_32K_MUX		(CLKID_BASE + 3)
+#define CLKID_RTC_CLK			(CLKID_BASE + 4)
+#define CLKID_SYS_CLK_B_MUX		(CLKID_BASE + 5)
+#define CLKID_SYS_CLK_B_DIV		(CLKID_BASE + 6)
+#define CLKID_SYS_CLK_B_GATE		(CLKID_BASE + 7)
+#define CLKID_SYS_CLK_A_MUX		(CLKID_BASE + 8)
+#define CLKID_SYS_CLK_A_DIV		(CLKID_BASE + 9)
+#define CLKID_SYS_CLK_A_GATE		(CLKID_BASE + 10)
+#define CLKID_SYS_CLK			(CLKID_BASE + 11)
+
+#define CLKID_CECA_32K_CLKIN		(CLKID_BASE + 12)
+#define CLKID_CECA_32K_DIV		(CLKID_BASE + 13)
+#define CLKID_CECA_32K_MUX_PRE		(CLKID_BASE + 14)
+#define CLKID_CECA_32K_MUX		(CLKID_BASE + 15)
+#define CLKID_CECA_32K_CLKOUT		(CLKID_BASE + 16)
+#define CLKID_CECB_32K_CLKIN		(CLKID_BASE + 17)
+#define CLKID_CECB_32K_DIV		(CLKID_BASE + 18)
+#define CLKID_CECB_32K_MUX_PRE		(CLKID_BASE + 19)
+#define CLKID_CECB_32K_MUX		(CLKID_BASE + 20)
+#define CLKID_CECB_32K_CLKOUT		(CLKID_BASE + 21)
+
+#define CLKID_SC_CLK_MUX		(CLKID_BASE + 22)
+#define CLKID_SC_CLK_DIV		(CLKID_BASE + 23)
+#define CLKID_SC_CLK_GATE		(CLKID_BASE + 24)
+
+#define CLKID_DSPA_CLK_B_MUX		(CLKID_BASE + 25)
+#define CLKID_DSPA_CLK_B_DIV		(CLKID_BASE + 26)
+#define CLKID_DSPA_CLK_B_GATE		(CLKID_BASE + 27)
+#define CLKID_DSPA_CLK_A_MUX		(CLKID_BASE + 28)
+#define CLKID_DSPA_CLK_A_DIV		(CLKID_BASE + 29)
+#define CLKID_DSPA_CLK_A_GATE		(CLKID_BASE + 30)
+#define CLKID_DSPA_CLK			(CLKID_BASE + 31)
+
+#define CLKID_24M_CLK_GATE		(CLKID_BASE + 32)
+#define CLKID_12M_CLK_DIV		(CLKID_BASE + 33)
+#define CLKID_12M_CLK_GATE		(CLKID_BASE + 34)
+#define CLKID_25M_CLK_DIV		(CLKID_BASE + 35)
+#define CLKID_25M_CLK_GATE		(CLKID_BASE + 36)
+
+#define CLKID_VID_PLL_DIV		(CLKID_BASE + 37)
+#define CLKID_VID_PLL_MUX		(CLKID_BASE + 38)
+#define CLKID_VID_PLL			(CLKID_BASE + 39)
+#define CLKID_VCLK_MUX			(CLKID_BASE + 40)
+#define CLKID_VCLK2_MUX			(CLKID_BASE + 41)
+#define CLKID_VCLK_INPUT		(CLKID_BASE + 42)
+#define CLKID_VCLK2_INPUT		(CLKID_BASE + 43)
+#define CLKID_VCLK_DIV			(CLKID_BASE + 44)
+#define CLKID_VCLK2_DIV			(CLKID_BASE + 45)
+#define CLKID_VCLK			(CLKID_BASE + 46)
+#define CLKID_VCLK2			(CLKID_BASE + 47)
+#define CLKID_VCLK_DIV1			(CLKID_BASE + 48)
+#define CLKID_VCLK_DIV2_EN		(CLKID_BASE + 49)
+#define CLKID_VCLK_DIV4_EN		(CLKID_BASE + 50)
+#define CLKID_VCLK_DIV6_EN		(CLKID_BASE + 51)
+#define CLKID_VCLK_DIV12_EN		(CLKID_BASE + 52)
+#define CLKID_VCLK2_DIV1		(CLKID_BASE + 53)
+#define CLKID_VCLK2_DIV2_EN		(CLKID_BASE + 54)
+#define CLKID_VCLK2_DIV4_EN		(CLKID_BASE + 55)
+#define CLKID_VCLK2_DIV6_EN		(CLKID_BASE + 56)
+#define CLKID_VCLK2_DIV12_EN		(CLKID_BASE + 57)
+#define CLKID_VCLK_DIV2			(CLKID_BASE + 58)
+#define CLKID_VCLK_DIV4			(CLKID_BASE + 59)
+#define CLKID_VCLK_DIV6			(CLKID_BASE + 60)
+#define CLKID_VCLK_DIV12		(CLKID_BASE + 61)
+#define CLKID_VCLK2_DIV2		(CLKID_BASE + 62)
+#define CLKID_VCLK2_DIV4		(CLKID_BASE + 63)
+#define CLKID_VCLK2_DIV6		(CLKID_BASE + 64)
+#define CLKID_VCLK2_DIV12		(CLKID_BASE + 65)
+#define CLKID_CTS_ENCI_MUX		(CLKID_BASE + 66)
+#define CLKID_CTS_ENCP_MUX		(CLKID_BASE + 67)
+#define CLKID_CTS_VDAC_MUX		(CLKID_BASE + 68)
+#define CLKID_HDMI_TX_MUX		(CLKID_BASE + 69)
+#define CLKID_CTS_ENCI			(CLKID_BASE + 70)
+#define CLKID_CTS_ENCP			(CLKID_BASE + 71)
+#define CLKID_CTS_VDAC			(CLKID_BASE + 72)
+#define CLKID_HDMI_TX			(CLKID_BASE + 73)
+
+#define CLKID_HDMI_MUX			(CLKID_BASE + 74)
+#define CLKID_HDMI_DIV			(CLKID_BASE + 75)
+#define CLKID_HDMI			(CLKID_BASE + 76)
+#define CLKID_TS_CLK_DIV		(CLKID_BASE + 77)
+#define CLKID_TS_CLK_GATE		(CLKID_BASE + 78)
+
+#define CLKID_MALI_0_SEL		(CLKID_BASE + 79)
+#define CLKID_MALI_0_DIV		(CLKID_BASE + 80)
+#define CLKID_MALI_0			(CLKID_BASE + 81)
+#define CLKID_MALI_1_SEL		(CLKID_BASE + 82)
+#define CLKID_MALI_1_DIV		(CLKID_BASE + 83)
+#define CLKID_MALI_1			(CLKID_BASE + 84)
+#define CLKID_MALI			(CLKID_BASE + 85)
+
+#define CLKID_VDEC_P0_MUX		(CLKID_BASE + 86)
+#define CLKID_VDEC_P0_DIV		(CLKID_BASE + 87)
+#define CLKID_VDEC_P0			(CLKID_BASE + 88)
+#define CLKID_VDEC_P1_MUX		(CLKID_BASE + 89)
+#define CLKID_VDEC_P1_DIV		(CLKID_BASE + 90)
+#define CLKID_VDEC_P1			(CLKID_BASE + 91)
+#define CLKID_VDEC_MUX			(CLKID_BASE + 92)
+
+#define CLKID_HCODEC_P0_MUX		(CLKID_BASE + 93)
+#define CLKID_HCODEC_P0_DIV		(CLKID_BASE + 94)
+#define CLKID_HCODEC_P0			(CLKID_BASE + 95)
+#define CLKID_HCODEC_P1_MUX		(CLKID_BASE + 96)
+#define CLKID_HCODEC_P1_DIV		(CLKID_BASE + 97)
+#define CLKID_HCODEC_P1			(CLKID_BASE + 98)
+#define CLKID_HCODEC_MUX		(CLKID_BASE + 99)
+
+#define CLKID_HEVCB_P0_MUX		(CLKID_BASE + 100)
+#define CLKID_HEVCB_P0_DIV		(CLKID_BASE + 101)
+#define CLKID_HEVCB_P0			(CLKID_BASE + 102)
+#define CLKID_HEVCB_P1_MUX		(CLKID_BASE + 103)
+#define CLKID_HEVCB_P1_DIV		(CLKID_BASE + 104)
+#define CLKID_HEVCB_P1			(CLKID_BASE + 105)
+#define CLKID_HEVCB_MUX			(CLKID_BASE + 106)
+
+#define CLKID_HEVCF_P0_MUX		(CLKID_BASE + 107)
+#define CLKID_HEVCF_P0_DIV		(CLKID_BASE + 108)
+#define CLKID_HEVCF_P0			(CLKID_BASE + 109)
+#define CLKID_HEVCF_P1_MUX		(CLKID_BASE + 110)
+#define CLKID_HEVCF_P1_DIV		(CLKID_BASE + 111)
+#define CLKID_HEVCF_P1			(CLKID_BASE + 112)
+#define CLKID_HEVCF_MUX			(CLKID_BASE + 113)
+
+#define CLKID_WAVE_A_MUX		(CLKID_BASE + 114)
+#define CLKID_WAVE_A_DIV		(CLKID_BASE + 115)
+#define CLKID_WAVE_A_GATE		(CLKID_BASE + 116)
+#define CLKID_WAVE_B_MUX		(CLKID_BASE + 117)
+#define CLKID_WAVE_B_DIV		(CLKID_BASE + 118)
+#define CLKID_WAVE_B_GATE		(CLKID_BASE + 119)
+#define CLKID_WAVE_C_MUX		(CLKID_BASE + 120)
+#define CLKID_WAVE_C_DIV		(CLKID_BASE + 121)
+#define CLKID_WAVE_C_GATE		(CLKID_BASE + 122)
+
+#define CLKID_VPU_0_MUX			(CLKID_BASE + 123)
+#define CLKID_VPU_0_DIV			(CLKID_BASE + 124)
+#define CLKID_VPU_0			(CLKID_BASE + 125)
+#define CLKID_VPU_1_MUX			(CLKID_BASE + 126)
+#define CLKID_VPU_1_DIV			(CLKID_BASE + 127)
+#define CLKID_VPU_1			(CLKID_BASE + 128)
+#define CLKID_VPU			(CLKID_BASE + 129)
+
+#define CLKID_VPU_CLKB_TMP_MUX		(CLKID_BASE + 130)
+#define CLKID_VPU_CLKB_TMP_DIV		(CLKID_BASE + 131)
+#define CLKID_VPU_CLKB_TMP		(CLKID_BASE + 132)
+#define CLKID_VPU_CLKB_DIV		(CLKID_BASE + 133)
+#define CLKID_VPU_CLKB			(CLKID_BASE + 134)
+
+#define CLKID_VPU_CLKC_P0_MUX		(CLKID_BASE + 135)
+#define CLKID_VPU_CLKC_P0_DIV		(CLKID_BASE + 136)
+#define CLKID_VPU_CLKC_P0		(CLKID_BASE + 137)
+#define CLKID_VPU_CLKC_P1_MUX		(CLKID_BASE + 138)
+#define CLKID_VPU_CLKC_P1_DIV		(CLKID_BASE + 139)
+#define CLKID_VPU_CLKC_P1		(CLKID_BASE + 140)
+#define CLKID_VPU_CLKC_MUX		(CLKID_BASE + 141)
+
+#define CLKID_VAPB_0_MUX		(CLKID_BASE + 142)
+#define CLKID_VAPB_0_DIV		(CLKID_BASE + 143)
+#define CLKID_VAPB_0			(CLKID_BASE + 144)
+#define CLKID_VAPB_1_MUX		(CLKID_BASE + 145)
+#define CLKID_VAPB_1_DIV		(CLKID_BASE + 146)
+#define CLKID_VAPB_1			(CLKID_BASE + 147)
+#define CLKID_VAPB			(CLKID_BASE + 148)
+
+#define CLKID_GE2D			(CLKID_BASE + 149)
+
+#define CLKID_VDIN_MEAS_MUX		(CLKID_BASE + 150)
+#define CLKID_VDIN_MEAS_DIV		(CLKID_BASE + 151)
+#define CLKID_VDIN_MEAS_GATE		(CLKID_BASE + 152)
+
+#define CLKID_SD_EMMC_C_CLK_MUX		(CLKID_BASE + 153)
+#define CLKID_SD_EMMC_C_CLK_DIV		(CLKID_BASE + 154)
+#define CLKID_SD_EMMC_C_CLK		(CLKID_BASE + 155)
+#define CLKID_SD_EMMC_A_CLK_MUX		(CLKID_BASE + 156)
+#define CLKID_SD_EMMC_A_CLK_DIV		(CLKID_BASE + 157)
+#define CLKID_SD_EMMC_A_CLK		(CLKID_BASE + 158)
+#define CLKID_SD_EMMC_B_CLK_MUX		(CLKID_BASE + 159)
+#define CLKID_SD_EMMC_B_CLK_DIV		(CLKID_BASE + 160)
+#define CLKID_SD_EMMC_B_CLK		(CLKID_BASE + 161)
+
+#define CLKID_SPICC0_MUX		(CLKID_BASE + 162)
+#define CLKID_SPICC0_DIV		(CLKID_BASE + 163)
+#define CLKID_SPICC0_GATE		(CLKID_BASE + 164)
+#define CLKID_SPICC1_MUX		(CLKID_BASE + 165)
+#define CLKID_SPICC1_DIV		(CLKID_BASE + 166)
+#define CLKID_SPICC1_GATE		(CLKID_BASE + 167)
+
+#define CLKID_PWM_A_MUX			(CLKID_BASE + 168)
+#define CLKID_PWM_A_DIV			(CLKID_BASE + 169)
+#define CLKID_PWM_A_GATE		(CLKID_BASE + 170)
+#define CLKID_PWM_B_MUX			(CLKID_BASE + 171)
+#define CLKID_PWM_B_DIV			(CLKID_BASE + 172)
+#define CLKID_PWM_B_GATE		(CLKID_BASE + 173)
+#define CLKID_PWM_C_MUX			(CLKID_BASE + 174)
+#define CLKID_PWM_C_DIV			(CLKID_BASE + 175)
+#define CLKID_PWM_C_GATE		(CLKID_BASE + 176)
+#define CLKID_PWM_D_MUX			(CLKID_BASE + 177)
+#define CLKID_PWM_D_DIV			(CLKID_BASE + 178)
+#define CLKID_PWM_D_GATE		(CLKID_BASE + 179)
+#define CLKID_PWM_E_MUX			(CLKID_BASE + 180)
+#define CLKID_PWM_E_DIV			(CLKID_BASE + 181)
+#define CLKID_PWM_E_GATE		(CLKID_BASE + 182)
+#define CLKID_PWM_F_MUX			(CLKID_BASE + 183)
+#define CLKID_PWM_F_DIV			(CLKID_BASE + 184)
+#define CLKID_PWM_F_GATE		(CLKID_BASE + 185)
+#define CLKID_PWM_G_MUX			(CLKID_BASE + 186)
+#define CLKID_PWM_G_DIV			(CLKID_BASE + 187)
+#define CLKID_PWM_G_GATE		(CLKID_BASE + 188)
+#define CLKID_PWM_H_MUX			(CLKID_BASE + 189)
+#define CLKID_PWM_H_DIV			(CLKID_BASE + 190)
+#define CLKID_PWM_H_GATE		(CLKID_BASE + 191)
+#define CLKID_PWM_I_MUX			(CLKID_BASE + 192)
+#define CLKID_PWM_I_DIV			(CLKID_BASE + 193)
+#define CLKID_PWM_I_GATE		(CLKID_BASE + 194)
+#define CLKID_PWM_J_MUX			(CLKID_BASE + 195)
+#define CLKID_PWM_J_DIV			(CLKID_BASE + 196)
+#define CLKID_PWM_J_GATE		(CLKID_BASE + 197)
+
+#define CLKID_SARADC_MUX		(CLKID_BASE + 198)
+#define CLKID_SARADC_DIV		(CLKID_BASE + 199)
+#define CLKID_SARADC_GATE		(CLKID_BASE + 200)
+#define CLKID_GEN_MUX			(CLKID_BASE + 201)
+#define CLKID_GEN_DIV			(CLKID_BASE + 202)
+#define CLKID_GEN_GATE			(CLKID_BASE + 203)
+
+#define CLKID_DDR			(CLKID_BASE + 204)
+#define CLKID_DOS			(CLKID_BASE + 205)
+#define CLKID_ETHPHY			(CLKID_BASE + 206)
+#define CLKID_MALI_GATE			(CLKID_BASE + 207)
+#define CLKID_AOCPU			(CLKID_BASE + 208)
+#define CLKID_AUCPU			(CLKID_BASE + 209)
+#define CLKID_CEC			(CLKID_BASE + 210)
+#define CLKID_SD_EMMC_A			(CLKID_BASE + 211)
+#define CLKID_SD_EMMC_B			(CLKID_BASE + 212)
+#define CLKID_NAND			(CLKID_BASE + 213)
+#define CLKID_SMARTCARD			(CLKID_BASE + 214)
+#define CLKID_ACODEC			(CLKID_BASE + 215)
+#define CLKID_SPIFC			(CLKID_BASE + 216)
+#define CLKID_MSR_CLK			(CLKID_BASE + 217)
+#define CLKID_IR_CTRL			(CLKID_BASE + 218)
+#define CLKID_AUDIO			(CLKID_BASE + 219)
+#define CLKID_ETH			(CLKID_BASE + 220)
+#define CLKID_UART_A			(CLKID_BASE + 221)
+#define CLKID_UART_B			(CLKID_BASE + 222)
+#define CLKID_UART_C			(CLKID_BASE + 223)
+#define CLKID_UART_D			(CLKID_BASE + 224)
+#define CLKID_UART_E			(CLKID_BASE + 225)
+#define CLKID_AIFIFO			(CLKID_BASE + 226)
+#define CLKID_TS_DDR			(CLKID_BASE + 227)
+#define CLKID_TS_PLL			(CLKID_BASE + 228)
+#define CLKID_G2D			(CLKID_BASE + 229)
+#define CLKID_SPICC0			(CLKID_BASE + 230)
+#define CLKID_SPICC1			(CLKID_BASE + 231)
+#define CLKID_PCIE			(CLKID_BASE + 232)
+#define CLKID_USB			(CLKID_BASE + 233)
+#define CLKID_PCIE_PHY			(CLKID_BASE + 234)
+#define CLKID_I2C_M_A			(CLKID_BASE + 235)
+#define CLKID_I2C_M_B			(CLKID_BASE + 236)
+#define CLKID_I2C_M_C			(CLKID_BASE + 237)
+#define CLKID_I2C_M_D			(CLKID_BASE + 238)
+#define CLKID_I2C_M_E			(CLKID_BASE + 239)
+#define CLKID_I2C_M_F			(CLKID_BASE + 240)
+#define CLKID_HDMITX_APB		(CLKID_BASE + 241)
+#define CLKID_I2C_S_A			(CLKID_BASE + 242)
+#define CLKID_USB1_TO_DDR		(CLKID_BASE + 243)
+#define CLKID_HDCP22			(CLKID_BASE + 244)
+#define CLKID_MMC_APB			(CLKID_BASE + 245)
+#define CLKID_RSA			(CLKID_BASE + 246)
+#define CLKID_CPU_DEBUG			(CLKID_BASE + 247)
+#define CLKID_DSPA			(CLKID_BASE + 248)
+#define CLKID_VPU_INTR			(CLKID_BASE + 249)
+#define CLKID_SAR_ADC			(CLKID_BASE + 250)
+#define CLKID_GIC			(CLKID_BASE + 251)
+#define CLKID_PWM_AB			(CLKID_BASE + 252)
+#define CLKID_PWM_CD			(CLKID_BASE + 253)
+#define CLKID_PWM_EF			(CLKID_BASE + 254)
+#define CLKID_PWM_GH			(CLKID_BASE + 255)
+#define CLKID_PWM_IJ			(CLKID_BASE + 256)
+
+#define NR_CLKS				(CLKID_BASE + 257)
+
+#endif /* __SC2_CLKC_H */
diff --git a/include/dt-bindings/gpio/meson-sc2-gpio.h b/include/dt-bindings/gpio/meson-sc2-gpio.h
new file mode 100644
index 0000000000000..a674bfd288548
--- /dev/null
+++ b/include/dt-bindings/gpio/meson-sc2-gpio.h
@@ -0,0 +1,103 @@
+/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
+/*
+ * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
+ */
+
+#ifndef _DT_BINDINGS_MESON_SC2_GPIO_H
+#define _DT_BINDINGS_MESON_SC2_GPIO_H
+#define	GPIOA_14	0
+#define	GPIOA_15	1
+
+#define	GPIOB_0		2
+#define	GPIOB_1		3
+#define	GPIOB_2		4
+#define	GPIOB_3		5
+#define	GPIOB_4		6
+#define	GPIOB_5		7
+#define	GPIOB_6		8
+#define	GPIOB_7		9
+#define	GPIOB_8		10
+#define	GPIOB_9		11
+#define	GPIOB_10	12
+#define	GPIOB_11	13
+#define	GPIOB_12	14
+#define	GPIOB_13	15
+#define	GPIOB_14	16
+#define	GPIOB_15	17
+
+#define	GPIOC_0		18
+#define	GPIOC_1		19
+#define	GPIOC_2		20
+#define	GPIOC_3		21
+#define	GPIOC_4		22
+#define	GPIOC_5		23
+#define	GPIOC_6		24
+#define	GPIOC_7		25
+
+#define	GPIOE_0		26
+#define	GPIOE_1		27
+#define	GPIOE_2		28
+
+#define	GPIOD_0		29
+#define	GPIOD_1		30
+#define	GPIOD_2		31
+#define	GPIOD_3		32
+#define	GPIOD_4		33
+#define	GPIOD_5		34
+#define	GPIOD_6		35
+#define	GPIOD_7		36
+#define	GPIOD_8		37
+#define	GPIOD_9		38
+#define	GPIOD_10	39
+#define	GPIOD_11	40
+
+#define	GPIOH_0		41
+#define	GPIOH_1		42
+#define	GPIOH_2		43
+#define	GPIOH_3		44
+#define	GPIOH_4		45
+#define	GPIOH_5		46
+#define	GPIOH_6		47
+#define	GPIOH_7		48
+#define	GPIOH_8		49
+
+#define	GPIOX_0		50
+#define	GPIOX_1		51
+#define	GPIOX_2		52
+#define	GPIOX_3		53
+#define	GPIOX_4		54
+#define	GPIOX_5		55
+#define	GPIOX_6		56
+#define	GPIOX_7		57
+#define	GPIOX_8		58
+#define	GPIOX_9		59
+#define	GPIOX_10	60
+#define	GPIOX_11	61
+#define	GPIOX_12	62
+#define	GPIOX_13	63
+#define	GPIOX_14	64
+#define	GPIOX_15	65
+#define	GPIOX_16	66
+#define	GPIOX_17	67
+#define	GPIOX_18	68
+#define	GPIOX_19	69
+
+#define	GPIOZ_0		70
+#define	GPIOZ_1		71
+#define	GPIOZ_2		72
+#define	GPIOZ_3		73
+#define	GPIOZ_4		74
+#define	GPIOZ_5		75
+#define	GPIOZ_6		76
+#define	GPIOZ_7		77
+#define	GPIOZ_8		78
+#define	GPIOZ_9		79
+#define	GPIOZ_10	80
+#define	GPIOZ_11	81
+#define	GPIOZ_12	82
+#define	GPIOZ_13	83
+#define	GPIOZ_14	84
+#define	GPIOZ_15	85
+
+#define	GPIO_TEST_N	86
+#endif /* _DT_BINDINGS_MESON_SC2_GPIO_H */
diff --git a/include/dt-bindings/pwm/meson.h b/include/dt-bindings/pwm/meson.h
new file mode 100644
index 0000000000000..3e3a10ec9bf3e
--- /dev/null
+++ b/include/dt-bindings/pwm/meson.h
@@ -0,0 +1,30 @@
+/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
+/*
+ * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
+ */
+
+#ifndef _DT_BINDINGS_PWM_MESON_H
+#define _DT_BINDINGS_PWM_MESON_H
+
+/*defination for meson pwm channel index
+ *	for example:
+ *	1.there are four pwm controllers for axg:
+ *	pwm A/B ,pwm C/D, pwm AOA/AOB, pwm AOC/AOD.
+ *	each controller has four pwm channels:
+ *	MESON_PWM_0,MESON_PWM_1,MESON_PWM_2,MESON_PWM_3
+ *	when double pwm channels used, pwm channel
+ *	[ MESON_PWM_0 and MESON_PWM_2 ],
+ *	[ MESON_PWM_1 and MESON_PWM_3 ],
+ *	should be used together.
+ *
+ *	2.there are two three pwm controllers for m8b:
+ *	pwm A/B,pwm C/D,pwm E/F.
+ *	each controllere has two pwm channels:
+ *	MESON_PWM_0 and MESON_PWM_1.
+ */
+#define		MESON_PWM_0  0
+#define		MESON_PWM_1  1
+#define		MESON_PWM_2  2
+#define		MESON_PWM_3  3
+
+#endif
diff --git a/include/dt-bindings/reset/amlogic,meson-sc2-reset.h b/include/dt-bindings/reset/amlogic,meson-sc2-reset.h
new file mode 100644
index 0000000000000..1ecf1c6182806
--- /dev/null
+++ b/include/dt-bindings/reset/amlogic,meson-sc2-reset.h
@@ -0,0 +1,109 @@
+/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
+/*
+ * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
+ */
+
+#ifndef _DT_BINDINGS_AMLOGIC_MESON_SC2_RESET_H
+#define _DT_BINDINGS_AMLOGIC_MESON_SC2_RESET_H
+
+/* RESET0 */
+#define RESET_USB_DDR0			0
+#define RESET_USB_DDR1			1
+#define RESET_USB_DDR2			2
+#define RESET_USB_DDR3			3
+#define RESET_USBCTRL			4
+#define RESET_USBPHY20			8
+#define RESET_USBPHY21			9
+#define RESET_HDMITX_APB		16
+#define	RESET_BRG_VCBUS_DEC		17
+#define RESET_VCBUS			18
+#define RESET_VID_PLL_DIV		19
+#define RESET_VDI6			20
+#define RESET_GE2D			21
+#define	RESET_HDMITXPHY			22
+#define	RESET_VID_LOCK			23
+#define	RESET_VENCL			24
+#define	RESET_VDAC			25
+#define	RESET_VENCP			26
+#define RESET_VENCI			27
+#define	RESET_RDMA			28
+#define	RESET_HDMI_TX			29
+#define	RESET_VIU			30
+#define	RESET_VENC			31
+
+/* RESET1 */
+#define RESET_AUDIO			32
+#define	RESET_MALI_APB			33
+#define	RESET_MALI			34
+#define RESET_DDR_APB			35
+#define	RESET_DDR			36
+#define	RESET_DOS_APB			37
+#define	RESET_DOS			38
+#define RESET_DSPA_DEBUG		41
+#define	RESET_DSPA			43
+#define	RESET_PCIE_CTRL			44
+#define	RESET_PCIE_PHY			45
+#define	RESET_PCIE_APB			46
+#define	RESET_ETH			48
+
+/* RESET2 */
+#define RESET_ABUS_ARB			64
+#define RESET_IR_CTRL			65
+#define RESET_TEMPSENSOR_DDR		66
+#define RESET_TEMPSENSOR_PLL		67
+#define RESET_SMART_CARD		72
+#define RESET_SPICC0			73
+#define RESET_SPICC1			74
+#define RESET_RSA			75
+#define RESET_MSR_CLK			80
+#define RESET_SPIFC			81
+#define RESET_SARADC			82
+#define RESET_ACODEC			88
+#define RESET_CEC			89
+#define RESET_AFIFO			90
+#define RESET_WATCHDOG			91
+
+/* RESET3 */
+/* 96 ~ 127 */
+
+/* RESET4 */
+#define RESET_PWM_AB			132
+#define RESET_PWM_CD			133
+#define RESET_PWM_EF			134
+#define RESET_PWM_GH			135
+#define RESET_PWM_IJ			136
+#define RESET_UART_A			138
+#define RESET_UART_B			139
+#define RESET_UART_C			140
+#define RESET_UART_D			141
+#define RESET_UART_E			142
+#define RESET_I2C_S_A			144
+#define RESET_I2C_M_A			145
+#define RESET_I2C_M_B			146
+#define RESET_I2C_M_C			147
+#define RESET_I2C_M_D			148
+#define RESET_I2C_M_E			149
+#define RESET_I2C_M_F			150
+#define RESET_SD_EMMC_A			152
+#define RESET_SD_EMMC_B			153
+#define RESET_NAND_EMMC			154
+
+/* RESET5 */
+#define RESET_BRG_VDEC_PIPL0		160
+#define RESET_BRG_HEVCF_PIPL0		161
+#define RESET_BRG_HCODEC_PIPL0		163
+#define RESET_BRG_GE2D_PIPL0		164
+#define RESET_BRG_VPU_PIPL0		165
+#define RESET_BRG_CPU_PIPL0		166
+#define RESET_BRG_MALI_PIPL0		167
+#define RESET_BRG_MALI_PIPL1		169
+#define RESET_BRG_HEVCF_PIPL1		172
+#define RESET_BRG_HEVCB_PIPL1		173
+#define RESET_BRG_NIC_DSPA		186
+#define RESET_BRG_NIC_VAPB		187
+#define RESET_BRG_NIC_DSU		188
+#define RESET_BRG_NIC_SYSCLK		189
+#define RESET_BRG_NIC_MAIN		190
+#define RESET_BRG_NIC_ALL		191
+
+#endif
