<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>
defines: 
time_elapsed: 1.116s
ram usage: 40196 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpvsdxcpne/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:21</a>: No timescale set for &#34;pad_ddr0&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:21</a>: Compile module &#34;work@pad_ddr0&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:22</a>: Implicit port type (wire) for &#34;spare_ddr0_pin&#34;,
there are 34 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:21</a>: Top level module &#34;work@pad_ddr0&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>: Cannot find a module definition for &#34;work@pad_ddr0::bw_clk_cl_ddr_ddr&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>: Cannot find a module definition for &#34;work@pad_ddr0::ddr_ch&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>: Cannot find a module definition for &#34;work@pad_ddr0::bw_io_ddr_impctl_pulldown&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>: Cannot find a module definition for &#34;work@pad_ddr0::bw_iodll_code_adjust&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>: Cannot find a module definition for &#34;work@pad_ddr0::bw_iodll&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>: Cannot find a module definition for &#34;work@pad_ddr0::bw_io_ddr_impctl_pullup&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-312" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:312</a>: Cannot find a module definition for &#34;work@pad_ddr0::bw_u1_buf_40x&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-315" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:315</a>: Cannot find a module definition for &#34;work@pad_ddr0::bw_u1_buf_40x&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-318" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:318</a>: Cannot find a module definition for &#34;work@pad_ddr0::bw_u1_scanl_2x&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 10.

[NTE:EL0511] Nb leaf instances: 9.

[WRN:EL0512] Nb undefined modules: 8.

[WRN:EL0513] Nb undefined instances: 9.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 12
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpvsdxcpne/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_pad_ddr0
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpvsdxcpne/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpvsdxcpne/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@pad_ddr0)
 |vpiName:work@pad_ddr0
 |uhdmallPackages:
 \_package: builtin, parent:work@pad_ddr0
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@pad_ddr0, file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:21, parent:work@pad_ddr0
   |vpiDefName:work@pad_ddr0
   |vpiFullName:work@pad_ddr0
   |vpiPort:
   \_port: (bscan_mode_ctl_in), line:21
     |vpiName:bscan_mode_ctl_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_mode_ctl_in), line:21
         |vpiName:bscan_mode_ctl_in
         |vpiFullName:work@pad_ddr0.bscan_mode_ctl_in
   |vpiPort:
   \_port: (spare_ddr0_paddata), line:21
     |vpiName:spare_ddr0_paddata
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr0_paddata), line:21
         |vpiName:spare_ddr0_paddata
         |vpiFullName:work@pad_ddr0.spare_ddr0_paddata
   |vpiPort:
   \_port: (ddr_si), line:21
     |vpiName:ddr_si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_si), line:21
         |vpiName:ddr_si
         |vpiFullName:work@pad_ddr0.ddr_si
   |vpiPort:
   \_port: (ddr0_dll_bypass_l), line:22
     |vpiName:ddr0_dll_bypass_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr0_dll_bypass_l), line:22
         |vpiName:ddr0_dll_bypass_l
         |vpiFullName:work@pad_ddr0.ddr0_dll_bypass_l
   |vpiPort:
   \_port: (ddr0_bypass_data), line:22
     |vpiName:ddr0_bypass_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr0_bypass_data), line:22
         |vpiName:ddr0_bypass_data
         |vpiFullName:work@pad_ddr0.ddr0_bypass_data
   |vpiPort:
   \_port: (spare_ddr0_pin), line:22
     |vpiName:spare_ddr0_pin
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr0_pin), line:22
         |vpiName:spare_ddr0_pin
         |vpiFullName:work@pad_ddr0.spare_ddr0_pin
   |vpiPort:
   \_port: (clkobs), line:22
     |vpiName:clkobs
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clkobs), line:22
         |vpiName:clkobs
         |vpiFullName:work@pad_ddr0.clkobs
   |vpiPort:
   \_port: (spare_ddr0_pindata), line:23
     |vpiName:spare_ddr0_pindata
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr0_pindata), line:23
         |vpiName:spare_ddr0_pindata
         |vpiFullName:work@pad_ddr0.spare_ddr0_pindata
   |vpiPort:
   \_port: (ctu_io_clkobs), line:23
     |vpiName:ctu_io_clkobs
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_io_clkobs), line:23
         |vpiName:ctu_io_clkobs
         |vpiFullName:work@pad_ddr0.ctu_io_clkobs
   |vpiPort:
   \_port: (tck), line:23
     |vpiName:tck
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tck), line:23
         |vpiName:tck
         |vpiFullName:work@pad_ddr0.tck
   |vpiPort:
   \_port: (spare_ddr0_pad), line:23
     |vpiName:spare_ddr0_pad
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr0_pad), line:23
         |vpiName:spare_ddr0_pad
         |vpiFullName:work@pad_ddr0.spare_ddr0_pad
   |vpiPort:
   \_port: (ddr_testmode_l), line:24
     |vpiName:ddr_testmode_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_testmode_l), line:24
         |vpiName:ddr_testmode_l
         |vpiFullName:work@pad_ddr0.ddr_testmode_l
   |vpiPort:
   \_port: (ddr_se), line:24
     |vpiName:ddr_se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_se), line:24
         |vpiName:ddr_se
         |vpiFullName:work@pad_ddr0.ddr_se
   |vpiPort:
   \_port: (ps_select), line:24
     |vpiName:ps_select
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ps_select), line:24
         |vpiName:ps_select
         |vpiFullName:work@pad_ddr0.ps_select
   |vpiPort:
   \_port: (ddr_so), line:24
     |vpiName:ddr_so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_so), line:24
         |vpiName:ddr_so
         |vpiFullName:work@pad_ddr0.ddr_so
   |vpiPort:
   \_port: (pad_ddr0_sscan_out), line:24
     |vpiName:pad_ddr0_sscan_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr0_sscan_out), line:24
         |vpiName:pad_ddr0_sscan_out
         |vpiFullName:work@pad_ddr0.pad_ddr0_sscan_out
   |vpiPort:
   \_port: (afo), line:24
     |vpiName:afo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (afo), line:24
         |vpiName:afo
         |vpiFullName:work@pad_ddr0.afo
   |vpiPort:
   \_port: (bypass_enable), line:25
     |vpiName:bypass_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypass_enable), line:25
         |vpiName:bypass_enable
         |vpiFullName:work@pad_ddr0.bypass_enable
   |vpiPort:
   \_port: (bscan_hiz_l_out), line:25
     |vpiName:bscan_hiz_l_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_hiz_l_out), line:25
         |vpiName:bscan_hiz_l_out
         |vpiFullName:work@pad_ddr0.bscan_hiz_l_out
   |vpiPort:
   \_port: (bscan_shift_dr_out), line:25
     |vpiName:bscan_shift_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_shift_dr_out), line:25
         |vpiName:bscan_shift_dr_out
         |vpiFullName:work@pad_ddr0.bscan_shift_dr_out
   |vpiPort:
   \_port: (ps_select_out), line:25
     |vpiName:ps_select_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ps_select_out), line:25
         |vpiName:ps_select_out
         |vpiFullName:work@pad_ddr0.ps_select_out
   |vpiPort:
   \_port: (bscan_update_dr_out), line:26
     |vpiName:bscan_update_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_update_dr_out), line:26
         |vpiName:bscan_update_dr_out
         |vpiFullName:work@pad_ddr0.bscan_update_dr_out
   |vpiPort:
   \_port: (vdd18), line:26
     |vpiName:vdd18
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vdd18), line:26
         |vpiName:vdd18
         |vpiFullName:work@pad_ddr0.vdd18
   |vpiPort:
   \_port: (test_mode), line:26
     |vpiName:test_mode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (test_mode), line:26
         |vpiName:test_mode
         |vpiFullName:work@pad_ddr0.test_mode
   |vpiPort:
   \_port: (serial_in), line:26
     |vpiName:serial_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (serial_in), line:26
         |vpiName:serial_in
         |vpiFullName:work@pad_ddr0.serial_in
   |vpiPort:
   \_port: (bypass_enable_out), line:27
     |vpiName:bypass_enable_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypass_enable_out), line:27
         |vpiName:bypass_enable_out
         |vpiFullName:work@pad_ddr0.bypass_enable_out
   |vpiPort:
   \_port: (bscan_clock_dr_out), line:27
     |vpiName:bscan_clock_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_clock_dr_out), line:27
         |vpiName:bscan_clock_dr_out
         |vpiFullName:work@pad_ddr0.bscan_clock_dr_out
   |vpiPort:
   \_port: (serial_out), line:27
     |vpiName:serial_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (serial_out), line:27
         |vpiName:serial_out
         |vpiFullName:work@pad_ddr0.serial_out
   |vpiPort:
   \_port: (afi), line:27
     |vpiName:afi
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (afi), line:27
         |vpiName:afi
         |vpiFullName:work@pad_ddr0.afi
   |vpiPort:
   \_port: (bscan_mode_ctl_out), line:28
     |vpiName:bscan_mode_ctl_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_mode_ctl_out), line:28
         |vpiName:bscan_mode_ctl_out
         |vpiFullName:work@pad_ddr0.bscan_mode_ctl_out
   |vpiPort:
   \_port: (bscan_hiz_l_in), line:28
     |vpiName:bscan_hiz_l_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_hiz_l_in), line:28
         |vpiName:bscan_hiz_l_in
         |vpiFullName:work@pad_ddr0.bscan_hiz_l_in
   |vpiPort:
   \_port: (dram0_dq), line:28
     |vpiName:dram0_dq
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_dq), line:28
         |vpiName:dram0_dq
         |vpiFullName:work@pad_ddr0.dram0_dq
   |vpiPort:
   \_port: (dram0_dqs), line:28
     |vpiName:dram0_dqs
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_dqs), line:28
         |vpiName:dram0_dqs
         |vpiFullName:work@pad_ddr0.dram0_dqs
   |vpiPort:
   \_port: (dram0_cb), line:28
     |vpiName:dram0_cb
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_cb), line:28
         |vpiName:dram0_cb
         |vpiFullName:work@pad_ddr0.dram0_cb
   |vpiPort:
   \_port: (dram0_addr), line:29
     |vpiName:dram0_addr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_addr), line:29
         |vpiName:dram0_addr
         |vpiFullName:work@pad_ddr0.dram0_addr
   |vpiPort:
   \_port: (dram0_ba), line:29
     |vpiName:dram0_ba
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_ba), line:29
         |vpiName:dram0_ba
         |vpiFullName:work@pad_ddr0.dram0_ba
   |vpiPort:
   \_port: (dram0_cs_l), line:29
     |vpiName:dram0_cs_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_cs_l), line:29
         |vpiName:dram0_cs_l
         |vpiFullName:work@pad_ddr0.dram0_cs_l
   |vpiPort:
   \_port: (dram0_we_l), line:29
     |vpiName:dram0_we_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_we_l), line:29
         |vpiName:dram0_we_l
         |vpiFullName:work@pad_ddr0.dram0_we_l
   |vpiPort:
   \_port: (dram0_cas_l), line:29
     |vpiName:dram0_cas_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_cas_l), line:29
         |vpiName:dram0_cas_l
         |vpiFullName:work@pad_ddr0.dram0_cas_l
   |vpiPort:
   \_port: (dram0_ras_l), line:30
     |vpiName:dram0_ras_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_ras_l), line:30
         |vpiName:dram0_ras_l
         |vpiFullName:work@pad_ddr0.dram0_ras_l
   |vpiPort:
   \_port: (dram0_cke), line:30
     |vpiName:dram0_cke
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_cke), line:30
         |vpiName:dram0_cke
         |vpiFullName:work@pad_ddr0.dram0_cke
   |vpiPort:
   \_port: (dram0_ck_n), line:30
     |vpiName:dram0_ck_n
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_ck_n), line:30
         |vpiName:dram0_ck_n
         |vpiFullName:work@pad_ddr0.dram0_ck_n
   |vpiPort:
   \_port: (dram0_ck_p), line:30
     |vpiName:dram0_ck_p
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_ck_p), line:30
         |vpiName:dram0_ck_p
         |vpiFullName:work@pad_ddr0.dram0_ck_p
   |vpiPort:
   \_port: (ctu_ddr0_iodll_rst_l), line:31
     |vpiName:ctu_ddr0_iodll_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_iodll_rst_l), line:31
         |vpiName:ctu_ddr0_iodll_rst_l
         |vpiFullName:work@pad_ddr0.ctu_ddr0_iodll_rst_l
   |vpiPort:
   \_port: (dram_adbginit_l), line:31
     |vpiName:dram_adbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_adbginit_l), line:31
         |vpiName:dram_adbginit_l
         |vpiFullName:work@pad_ddr0.dram_adbginit_l
   |vpiPort:
   \_port: (pad_ddr0_bso), line:31
     |vpiName:pad_ddr0_bso
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr0_bso), line:31
         |vpiName:pad_ddr0_bso
         |vpiFullName:work@pad_ddr0.pad_ddr0_bso
   |vpiPort:
   \_port: (ddr0_ddr1_cbd), line:31
     |vpiName:ddr0_ddr1_cbd
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr0_ddr1_cbd), line:31
         |vpiName:ddr0_ddr1_cbd
         |vpiFullName:work@pad_ddr0.ddr0_ddr1_cbd
   |vpiPort:
   \_port: (dram_arst_l), line:32
     |vpiName:dram_arst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_arst_l), line:32
         |vpiName:dram_arst_l
         |vpiFullName:work@pad_ddr0.dram_arst_l
   |vpiPort:
   \_port: (dram_gdbginit_l), line:32
     |vpiName:dram_gdbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gdbginit_l), line:32
         |vpiName:dram_gdbginit_l
         |vpiFullName:work@pad_ddr0.dram_gdbginit_l
   |vpiPort:
   \_port: (bscan_clock_dr_in), line:32
     |vpiName:bscan_clock_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_clock_dr_in), line:32
         |vpiName:bscan_clock_dr_in
         |vpiFullName:work@pad_ddr0.bscan_clock_dr_in
   |vpiPort:
   \_port: (ctu_ddr0_dll_delayctr), line:33
     |vpiName:ctu_ddr0_dll_delayctr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dll_delayctr), line:33
         |vpiName:ctu_ddr0_dll_delayctr
         |vpiFullName:work@pad_ddr0.ctu_ddr0_dll_delayctr
   |vpiPort:
   \_port: (pad_ddr0_bsi), line:33
     |vpiName:pad_ddr0_bsi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr0_bsi), line:33
         |vpiName:pad_ddr0_bsi
         |vpiFullName:work@pad_ddr0.pad_ddr0_bsi
   |vpiPort:
   \_port: (pad_ddr0_sscan_in), line:33
     |vpiName:pad_ddr0_sscan_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr0_sscan_in), line:33
         |vpiName:pad_ddr0_sscan_in
         |vpiFullName:work@pad_ddr0.pad_ddr0_sscan_in
   |vpiPort:
   \_port: (ctu_io_sscan_se), line:34
     |vpiName:ctu_io_sscan_se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_io_sscan_se), line:34
         |vpiName:ctu_io_sscan_se
         |vpiFullName:work@pad_ddr0.ctu_io_sscan_se
   |vpiPort:
   \_port: (ctu_io_sscan_update), line:34
     |vpiName:ctu_io_sscan_update
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_io_sscan_update), line:34
         |vpiName:ctu_io_sscan_update
         |vpiFullName:work@pad_ddr0.ctu_io_sscan_update
   |vpiPort:
   \_port: (ctu_global_snap), line:34
     |vpiName:ctu_global_snap
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_global_snap), line:34
         |vpiName:ctu_global_snap
         |vpiFullName:work@pad_ddr0.ctu_global_snap
   |vpiPort:
   \_port: (dram01_p_ref_res), line:35
     |vpiName:dram01_p_ref_res
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram01_p_ref_res), line:35
         |vpiName:dram01_p_ref_res
         |vpiFullName:work@pad_ddr0.dram01_p_ref_res
   |vpiPort:
   \_port: (ddr0_ddr1_cbu), line:35
     |vpiName:ddr0_ddr1_cbu
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr0_ddr1_cbu), line:35
         |vpiName:ddr0_ddr1_cbu
         |vpiFullName:work@pad_ddr0.ddr0_ddr1_cbu
   |vpiPort:
   \_port: (bscan_shift_dr_in), line:35
     |vpiName:bscan_shift_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_shift_dr_in), line:35
         |vpiName:bscan_shift_dr_in
         |vpiFullName:work@pad_ddr0.bscan_shift_dr_in
   |vpiPort:
   \_port: (dram01_n_ref_res), line:36
     |vpiName:dram01_n_ref_res
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram01_n_ref_res), line:36
         |vpiName:dram01_n_ref_res
         |vpiFullName:work@pad_ddr0.dram01_n_ref_res
   |vpiPort:
   \_port: (ddr0_ctu_dll_overflow), line:36
     |vpiName:ddr0_ctu_dll_overflow
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr0_ctu_dll_overflow), line:36
         |vpiName:ddr0_ctu_dll_overflow
         |vpiFullName:work@pad_ddr0.ddr0_ctu_dll_overflow
   |vpiPort:
   \_port: (bscan_update_dr_in), line:36
     |vpiName:bscan_update_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_update_dr_in), line:36
         |vpiName:bscan_update_dr_in
         |vpiFullName:work@pad_ddr0.bscan_update_dr_in
   |vpiPort:
   \_port: (dram0_io_ptr_clk_inv), line:37
     |vpiName:dram0_io_ptr_clk_inv
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_ptr_clk_inv), line:37
         |vpiName:dram0_io_ptr_clk_inv
         |vpiFullName:work@pad_ddr0.dram0_io_ptr_clk_inv
   |vpiPort:
   \_port: (dram_gclk), line:37
     |vpiName:dram_gclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gclk), line:37
         |vpiName:dram_gclk
         |vpiFullName:work@pad_ddr0.dram_gclk
   |vpiPort:
   \_port: (dram0_io_write_en_l), line:37
     |vpiName:dram0_io_write_en_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_write_en_l), line:37
         |vpiName:dram0_io_write_en_l
         |vpiFullName:work@pad_ddr0.dram0_io_write_en_l
   |vpiPort:
   \_port: (dram0_io_ras_l), line:38
     |vpiName:dram0_io_ras_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_ras_l), line:38
         |vpiName:dram0_io_ras_l
         |vpiFullName:work@pad_ddr0.dram0_io_ras_l
   |vpiPort:
   \_port: (dram0_io_cke), line:38
     |vpiName:dram0_io_cke
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_cke), line:38
         |vpiName:dram0_io_cke
         |vpiFullName:work@pad_ddr0.dram0_io_cke
   |vpiPort:
   \_port: (io_dram0_data_in), line:38
     |vpiName:io_dram0_data_in
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram0_data_in), line:38
         |vpiName:io_dram0_data_in
         |vpiFullName:work@pad_ddr0.io_dram0_data_in
   |vpiPort:
   \_port: (dram0_io_drive_data), line:38
     |vpiName:dram0_io_drive_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_drive_data), line:38
         |vpiName:dram0_io_drive_data
         |vpiFullName:work@pad_ddr0.dram0_io_drive_data
   |vpiPort:
   \_port: (dram0_io_addr), line:39
     |vpiName:dram0_io_addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_addr), line:39
         |vpiName:dram0_io_addr
         |vpiFullName:work@pad_ddr0.dram0_io_addr
   |vpiPort:
   \_port: (io_dram0_data_valid), line:39
     |vpiName:io_dram0_data_valid
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram0_data_valid), line:39
         |vpiName:io_dram0_data_valid
         |vpiFullName:work@pad_ddr0.io_dram0_data_valid
   |vpiPort:
   \_port: (dram0_io_pad_enable), line:39
     |vpiName:dram0_io_pad_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_pad_enable), line:39
         |vpiName:dram0_io_pad_enable
         |vpiFullName:work@pad_ddr0.dram0_io_pad_enable
   |vpiPort:
   \_port: (io_dram0_ecc_in), line:40
     |vpiName:io_dram0_ecc_in
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram0_ecc_in), line:40
         |vpiName:io_dram0_ecc_in
         |vpiFullName:work@pad_ddr0.io_dram0_ecc_in
   |vpiPort:
   \_port: (dram0_io_data_out), line:40
     |vpiName:dram0_io_data_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_data_out), line:40
         |vpiName:dram0_io_data_out
         |vpiFullName:work@pad_ddr0.dram0_io_data_out
   |vpiPort:
   \_port: (dram0_io_drive_enable), line:40
     |vpiName:dram0_io_drive_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_drive_enable), line:40
         |vpiName:dram0_io_drive_enable
         |vpiFullName:work@pad_ddr0.dram0_io_drive_enable
   |vpiPort:
   \_port: (dram0_io_channel_disabled), line:41
     |vpiName:dram0_io_channel_disabled
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_channel_disabled), line:41
         |vpiName:dram0_io_channel_disabled
         |vpiFullName:work@pad_ddr0.dram0_io_channel_disabled
   |vpiPort:
   \_port: (dram_grst_l), line:41
     |vpiName:dram_grst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_grst_l), line:41
         |vpiName:dram_grst_l
         |vpiFullName:work@pad_ddr0.dram_grst_l
   |vpiPort:
   \_port: (clk_ddr0_cken), line:41
     |vpiName:clk_ddr0_cken
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_ddr0_cken), line:41
         |vpiName:clk_ddr0_cken
         |vpiFullName:work@pad_ddr0.clk_ddr0_cken
   |vpiPort:
   \_port: (dram0_io_cs_l), line:42
     |vpiName:dram0_io_cs_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_cs_l), line:42
         |vpiName:dram0_io_cs_l
         |vpiFullName:work@pad_ddr0.dram0_io_cs_l
   |vpiPort:
   \_port: (dram0_io_cas_l), line:42
     |vpiName:dram0_io_cas_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_cas_l), line:42
         |vpiName:dram0_io_cas_l
         |vpiFullName:work@pad_ddr0.dram0_io_cas_l
   |vpiPort:
   \_port: (dram0_io_clk_enable), line:42
     |vpiName:dram0_io_clk_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_clk_enable), line:42
         |vpiName:dram0_io_clk_enable
         |vpiFullName:work@pad_ddr0.dram0_io_clk_enable
   |vpiPort:
   \_port: (dram0_io_bank), line:42
     |vpiName:dram0_io_bank
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_bank), line:42
         |vpiName:dram0_io_bank
         |vpiFullName:work@pad_ddr0.dram0_io_bank
   |vpiPort:
   \_port: (dram0_io_pad_clk_inv), line:43
     |vpiName:dram0_io_pad_clk_inv
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_pad_clk_inv), line:43
         |vpiName:dram0_io_pad_clk_inv
         |vpiFullName:work@pad_ddr0.dram0_io_pad_clk_inv
   |vpiPort:
   \_port: (ddr0_ctu_dll_lock), line:43
     |vpiName:ddr0_ctu_dll_lock
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr0_ctu_dll_lock), line:43
         |vpiName:ddr0_ctu_dll_lock
         |vpiFullName:work@pad_ddr0.ddr0_ctu_dll_lock
   |vpiPort:
   \_port: (ddr0_lpf_code), line:43
     |vpiName:ddr0_lpf_code
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr0_lpf_code), line:43
         |vpiName:ddr0_lpf_code
         |vpiFullName:work@pad_ddr0.ddr0_lpf_code
   |vpiNet:
   \_logic_net: (vdd), line:129
     |vpiName:vdd
     |vpiFullName:work@pad_ddr0.vdd
     |vpiNetType:10
   |vpiNet:
   \_logic_net: (vss), line:130
     |vpiName:vss
     |vpiFullName:work@pad_ddr0.vss
     |vpiNetType:11
   |vpiNet:
   \_logic_net: (net223), line:132
     |vpiName:net223
     |vpiFullName:work@pad_ddr0.net223
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (net243), line:133
     |vpiName:net243
     |vpiFullName:work@pad_ddr0.net243
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (net191), line:134
     |vpiName:net191
     |vpiFullName:work@pad_ddr0.net191
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (clk_ddr0_cken_buf), line:135
     |vpiName:clk_ddr0_cken_buf
     |vpiFullName:work@pad_ddr0.clk_ddr0_cken_buf
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (strobe), line:136
     |vpiName:strobe
     |vpiFullName:work@pad_ddr0.strobe
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rst_l), line:137
     |vpiName:rst_l
     |vpiFullName:work@pad_ddr0.rst_l
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (sscan0), line:138
     |vpiName:sscan0
     |vpiFullName:work@pad_ddr0.sscan0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (net224), line:139
     |vpiName:net224
     |vpiFullName:work@pad_ddr0.net224
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan0), line:140
     |vpiName:scan0
     |vpiFullName:work@pad_ddr0.scan0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan1), line:141
     |vpiName:scan1
     |vpiFullName:work@pad_ddr0.scan1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan2), line:142
     |vpiName:scan2
     |vpiFullName:work@pad_ddr0.scan2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan3), line:143
     |vpiName:scan3
     |vpiFullName:work@pad_ddr0.scan3
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (net244), line:144
     |vpiName:net244
     |vpiFullName:work@pad_ddr0.net244
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ddr_se_buf), line:145
     |vpiName:ddr_se_buf
     |vpiFullName:work@pad_ddr0.ddr_se_buf
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rclk), line:146
     |vpiName:rclk
     |vpiFullName:work@pad_ddr0.rclk
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (arst2_l), line:147
     |vpiName:arst2_l
     |vpiFullName:work@pad_ddr0.arst2_l
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ddr0_lpf_code_pre), line:260
     |vpiName:ddr0_lpf_code_pre
     |vpiFullName:work@pad_ddr0.ddr0_lpf_code_pre
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan3_pre), line:261
     |vpiName:scan3_pre
     |vpiFullName:work@pad_ddr0.scan3_pre
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (bscan_mode_ctl_in), line:21
   |vpiNet:
   \_logic_net: (spare_ddr0_paddata), line:21
   |vpiNet:
   \_logic_net: (ddr_si), line:21
   |vpiNet:
   \_logic_net: (ddr0_dll_bypass_l), line:22
   |vpiNet:
   \_logic_net: (ddr0_bypass_data), line:22
   |vpiNet:
   \_logic_net: (spare_ddr0_pin), line:22
   |vpiNet:
   \_logic_net: (clkobs), line:22
   |vpiNet:
   \_logic_net: (spare_ddr0_pindata), line:23
   |vpiNet:
   \_logic_net: (ctu_io_clkobs), line:23
   |vpiNet:
   \_logic_net: (tck), line:23
   |vpiNet:
   \_logic_net: (spare_ddr0_pad), line:23
   |vpiNet:
   \_logic_net: (ddr_testmode_l), line:24
   |vpiNet:
   \_logic_net: (ddr_se), line:24
   |vpiNet:
   \_logic_net: (ps_select), line:24
   |vpiNet:
   \_logic_net: (ddr_so), line:24
   |vpiNet:
   \_logic_net: (pad_ddr0_sscan_out), line:24
   |vpiNet:
   \_logic_net: (afo), line:24
   |vpiNet:
   \_logic_net: (bypass_enable), line:25
   |vpiNet:
   \_logic_net: (bscan_hiz_l_out), line:25
   |vpiNet:
   \_logic_net: (bscan_shift_dr_out), line:25
   |vpiNet:
   \_logic_net: (ps_select_out), line:25
   |vpiNet:
   \_logic_net: (bscan_update_dr_out), line:26
   |vpiNet:
   \_logic_net: (vdd18), line:26
   |vpiNet:
   \_logic_net: (test_mode), line:26
   |vpiNet:
   \_logic_net: (serial_in), line:26
   |vpiNet:
   \_logic_net: (bypass_enable_out), line:27
   |vpiNet:
   \_logic_net: (bscan_clock_dr_out), line:27
   |vpiNet:
   \_logic_net: (serial_out), line:27
   |vpiNet:
   \_logic_net: (afi), line:27
   |vpiNet:
   \_logic_net: (bscan_mode_ctl_out), line:28
   |vpiNet:
   \_logic_net: (bscan_hiz_l_in), line:28
   |vpiNet:
   \_logic_net: (dram0_dq), line:28
   |vpiNet:
   \_logic_net: (dram0_dqs), line:28
   |vpiNet:
   \_logic_net: (dram0_cb), line:28
   |vpiNet:
   \_logic_net: (dram0_addr), line:29
   |vpiNet:
   \_logic_net: (dram0_ba), line:29
   |vpiNet:
   \_logic_net: (dram0_cs_l), line:29
   |vpiNet:
   \_logic_net: (dram0_we_l), line:29
   |vpiNet:
   \_logic_net: (dram0_cas_l), line:29
   |vpiNet:
   \_logic_net: (dram0_ras_l), line:30
   |vpiNet:
   \_logic_net: (dram0_cke), line:30
   |vpiNet:
   \_logic_net: (dram0_ck_n), line:30
   |vpiNet:
   \_logic_net: (dram0_ck_p), line:30
   |vpiNet:
   \_logic_net: (ctu_ddr0_iodll_rst_l), line:31
   |vpiNet:
   \_logic_net: (dram_adbginit_l), line:31
   |vpiNet:
   \_logic_net: (pad_ddr0_bso), line:31
   |vpiNet:
   \_logic_net: (ddr0_ddr1_cbd), line:31
   |vpiNet:
   \_logic_net: (dram_arst_l), line:32
   |vpiNet:
   \_logic_net: (dram_gdbginit_l), line:32
   |vpiNet:
   \_logic_net: (bscan_clock_dr_in), line:32
   |vpiNet:
   \_logic_net: (ctu_ddr0_dll_delayctr), line:33
   |vpiNet:
   \_logic_net: (pad_ddr0_bsi), line:33
   |vpiNet:
   \_logic_net: (pad_ddr0_sscan_in), line:33
   |vpiNet:
   \_logic_net: (ctu_io_sscan_se), line:34
   |vpiNet:
   \_logic_net: (ctu_io_sscan_update), line:34
   |vpiNet:
   \_logic_net: (ctu_global_snap), line:34
   |vpiNet:
   \_logic_net: (dram01_p_ref_res), line:35
   |vpiNet:
   \_logic_net: (ddr0_ddr1_cbu), line:35
   |vpiNet:
   \_logic_net: (bscan_shift_dr_in), line:35
   |vpiNet:
   \_logic_net: (dram01_n_ref_res), line:36
   |vpiNet:
   \_logic_net: (ddr0_ctu_dll_overflow), line:36
   |vpiNet:
   \_logic_net: (bscan_update_dr_in), line:36
   |vpiNet:
   \_logic_net: (dram0_io_ptr_clk_inv), line:37
   |vpiNet:
   \_logic_net: (dram_gclk), line:37
   |vpiNet:
   \_logic_net: (dram0_io_write_en_l), line:37
   |vpiNet:
   \_logic_net: (dram0_io_ras_l), line:38
   |vpiNet:
   \_logic_net: (dram0_io_cke), line:38
   |vpiNet:
   \_logic_net: (io_dram0_data_in), line:38
   |vpiNet:
   \_logic_net: (dram0_io_drive_data), line:38
   |vpiNet:
   \_logic_net: (dram0_io_addr), line:39
   |vpiNet:
   \_logic_net: (io_dram0_data_valid), line:39
   |vpiNet:
   \_logic_net: (dram0_io_pad_enable), line:39
   |vpiNet:
   \_logic_net: (io_dram0_ecc_in), line:40
   |vpiNet:
   \_logic_net: (dram0_io_data_out), line:40
   |vpiNet:
   \_logic_net: (dram0_io_drive_enable), line:40
   |vpiNet:
   \_logic_net: (dram0_io_channel_disabled), line:41
   |vpiNet:
   \_logic_net: (dram_grst_l), line:41
   |vpiNet:
   \_logic_net: (clk_ddr0_cken), line:41
   |vpiNet:
   \_logic_net: (dram0_io_cs_l), line:42
   |vpiNet:
   \_logic_net: (dram0_io_cas_l), line:42
   |vpiNet:
   \_logic_net: (dram0_io_clk_enable), line:42
   |vpiNet:
   \_logic_net: (dram0_io_bank), line:42
   |vpiNet:
   \_logic_net: (dram0_io_pad_clk_inv), line:43
   |vpiNet:
   \_logic_net: (ddr0_ctu_dll_lock), line:43
   |vpiNet:
   \_logic_net: (ddr0_lpf_code), line:43
 |uhdmtopModules:
 \_module: work@pad_ddr0 (work@pad_ddr0), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:21
   |vpiDefName:work@pad_ddr0
   |vpiName:work@pad_ddr0
   |vpiPort:
   \_port: (bscan_mode_ctl_in), line:21, parent:work@pad_ddr0
     |vpiName:bscan_mode_ctl_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_mode_ctl_in), line:21, parent:work@pad_ddr0
         |vpiName:bscan_mode_ctl_in
         |vpiFullName:work@pad_ddr0.bscan_mode_ctl_in
   |vpiPort:
   \_port: (spare_ddr0_paddata), line:21, parent:work@pad_ddr0
     |vpiName:spare_ddr0_paddata
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr0_paddata), line:21, parent:work@pad_ddr0
         |vpiName:spare_ddr0_paddata
         |vpiFullName:work@pad_ddr0.spare_ddr0_paddata
         |vpiRange:
         \_range: , line:56
           |vpiLeftRange:
           \_constant: , line:56
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
           |vpiRightRange:
           \_constant: , line:56
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ddr_si), line:21, parent:work@pad_ddr0
     |vpiName:ddr_si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_si), line:21, parent:work@pad_ddr0
         |vpiName:ddr_si
         |vpiFullName:work@pad_ddr0.ddr_si
   |vpiPort:
   \_port: (ddr0_dll_bypass_l), line:22, parent:work@pad_ddr0
     |vpiName:ddr0_dll_bypass_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr0_dll_bypass_l), line:22, parent:work@pad_ddr0
         |vpiName:ddr0_dll_bypass_l
         |vpiFullName:work@pad_ddr0.ddr0_dll_bypass_l
   |vpiPort:
   \_port: (ddr0_bypass_data), line:22, parent:work@pad_ddr0
     |vpiName:ddr0_bypass_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr0_bypass_data), line:22, parent:work@pad_ddr0
         |vpiName:ddr0_bypass_data
         |vpiFullName:work@pad_ddr0.ddr0_bypass_data
         |vpiRange:
         \_range: , line:57
           |vpiLeftRange:
           \_constant: , line:57
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:57
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spare_ddr0_pin), line:22, parent:work@pad_ddr0
     |vpiName:spare_ddr0_pin
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr0_pin), line:22, parent:work@pad_ddr0
         |vpiName:spare_ddr0_pin
         |vpiFullName:work@pad_ddr0.spare_ddr0_pin
         |vpiRange:
         \_range: , line:69
           |vpiLeftRange:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
   |vpiPort:
   \_port: (clkobs), line:22, parent:work@pad_ddr0
     |vpiName:clkobs
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clkobs), line:22, parent:work@pad_ddr0
         |vpiName:clkobs
         |vpiFullName:work@pad_ddr0.clkobs
         |vpiRange:
         \_range: , line:70
           |vpiLeftRange:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spare_ddr0_pindata), line:23, parent:work@pad_ddr0
     |vpiName:spare_ddr0_pindata
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr0_pindata), line:23, parent:work@pad_ddr0
         |vpiName:spare_ddr0_pindata
         |vpiFullName:work@pad_ddr0.spare_ddr0_pindata
         |vpiRange:
         \_range: , line:58
           |vpiLeftRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
   |vpiPort:
   \_port: (ctu_io_clkobs), line:23, parent:work@pad_ddr0
     |vpiName:ctu_io_clkobs
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_io_clkobs), line:23, parent:work@pad_ddr0
         |vpiName:ctu_io_clkobs
         |vpiFullName:work@pad_ddr0.ctu_io_clkobs
         |vpiRange:
         \_range: , line:59
           |vpiLeftRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (tck), line:23, parent:work@pad_ddr0
     |vpiName:tck
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tck), line:23, parent:work@pad_ddr0
         |vpiName:tck
         |vpiFullName:work@pad_ddr0.tck
   |vpiPort:
   \_port: (spare_ddr0_pad), line:23, parent:work@pad_ddr0
     |vpiName:spare_ddr0_pad
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr0_pad), line:23, parent:work@pad_ddr0
         |vpiName:spare_ddr0_pad
         |vpiFullName:work@pad_ddr0.spare_ddr0_pad
         |vpiRange:
         \_range: , line:71
           |vpiLeftRange:
           \_constant: , line:71
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
           |vpiRightRange:
           \_constant: , line:71
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ddr_testmode_l), line:24, parent:work@pad_ddr0
     |vpiName:ddr_testmode_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_testmode_l), line:24, parent:work@pad_ddr0
         |vpiName:ddr_testmode_l
         |vpiFullName:work@pad_ddr0.ddr_testmode_l
   |vpiPort:
   \_port: (ddr_se), line:24, parent:work@pad_ddr0
     |vpiName:ddr_se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_se), line:24, parent:work@pad_ddr0
         |vpiName:ddr_se
         |vpiFullName:work@pad_ddr0.ddr_se
   |vpiPort:
   \_port: (ps_select), line:24, parent:work@pad_ddr0
     |vpiName:ps_select
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ps_select), line:24, parent:work@pad_ddr0
         |vpiName:ps_select
         |vpiFullName:work@pad_ddr0.ps_select
   |vpiPort:
   \_port: (ddr_so), line:24, parent:work@pad_ddr0
     |vpiName:ddr_so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_so), line:24, parent:work@pad_ddr0
         |vpiName:ddr_so
         |vpiFullName:work@pad_ddr0.ddr_so
   |vpiPort:
   \_port: (pad_ddr0_sscan_out), line:24, parent:work@pad_ddr0
     |vpiName:pad_ddr0_sscan_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr0_sscan_out), line:24, parent:work@pad_ddr0
         |vpiName:pad_ddr0_sscan_out
         |vpiFullName:work@pad_ddr0.pad_ddr0_sscan_out
   |vpiPort:
   \_port: (afo), line:24, parent:work@pad_ddr0
     |vpiName:afo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (afo), line:24, parent:work@pad_ddr0
         |vpiName:afo
         |vpiFullName:work@pad_ddr0.afo
         |vpiRange:
         \_range: , line:60
           |vpiLeftRange:
           \_constant: , line:60
             |vpiConstType:7
             |vpiDecompile:143
             |vpiSize:32
             |INT:143
           |vpiRightRange:
           \_constant: , line:60
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (bypass_enable), line:25, parent:work@pad_ddr0
     |vpiName:bypass_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypass_enable), line:25, parent:work@pad_ddr0
         |vpiName:bypass_enable
         |vpiFullName:work@pad_ddr0.bypass_enable
   |vpiPort:
   \_port: (bscan_hiz_l_out), line:25, parent:work@pad_ddr0
     |vpiName:bscan_hiz_l_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_hiz_l_out), line:25, parent:work@pad_ddr0
         |vpiName:bscan_hiz_l_out
         |vpiFullName:work@pad_ddr0.bscan_hiz_l_out
   |vpiPort:
   \_port: (bscan_shift_dr_out), line:25, parent:work@pad_ddr0
     |vpiName:bscan_shift_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_shift_dr_out), line:25, parent:work@pad_ddr0
         |vpiName:bscan_shift_dr_out
         |vpiFullName:work@pad_ddr0.bscan_shift_dr_out
   |vpiPort:
   \_port: (ps_select_out), line:25, parent:work@pad_ddr0
     |vpiName:ps_select_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ps_select_out), line:25, parent:work@pad_ddr0
         |vpiName:ps_select_out
         |vpiFullName:work@pad_ddr0.ps_select_out
   |vpiPort:
   \_port: (bscan_update_dr_out), line:26, parent:work@pad_ddr0
     |vpiName:bscan_update_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_update_dr_out), line:26, parent:work@pad_ddr0
         |vpiName:bscan_update_dr_out
         |vpiFullName:work@pad_ddr0.bscan_update_dr_out
   |vpiPort:
   \_port: (vdd18), line:26, parent:work@pad_ddr0
     |vpiName:vdd18
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vdd18), line:26, parent:work@pad_ddr0
         |vpiName:vdd18
         |vpiFullName:work@pad_ddr0.vdd18
   |vpiPort:
   \_port: (test_mode), line:26, parent:work@pad_ddr0
     |vpiName:test_mode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (test_mode), line:26, parent:work@pad_ddr0
         |vpiName:test_mode
         |vpiFullName:work@pad_ddr0.test_mode
   |vpiPort:
   \_port: (serial_in), line:26, parent:work@pad_ddr0
     |vpiName:serial_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (serial_in), line:26, parent:work@pad_ddr0
         |vpiName:serial_in
         |vpiFullName:work@pad_ddr0.serial_in
         |vpiRange:
         \_range: , line:61
           |vpiLeftRange:
           \_constant: , line:61
             |vpiConstType:7
             |vpiDecompile:143
             |vpiSize:32
             |INT:143
           |vpiRightRange:
           \_constant: , line:61
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (bypass_enable_out), line:27, parent:work@pad_ddr0
     |vpiName:bypass_enable_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypass_enable_out), line:27, parent:work@pad_ddr0
         |vpiName:bypass_enable_out
         |vpiFullName:work@pad_ddr0.bypass_enable_out
   |vpiPort:
   \_port: (bscan_clock_dr_out), line:27, parent:work@pad_ddr0
     |vpiName:bscan_clock_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_clock_dr_out), line:27, parent:work@pad_ddr0
         |vpiName:bscan_clock_dr_out
         |vpiFullName:work@pad_ddr0.bscan_clock_dr_out
   |vpiPort:
   \_port: (serial_out), line:27, parent:work@pad_ddr0
     |vpiName:serial_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (serial_out), line:27, parent:work@pad_ddr0
         |vpiName:serial_out
         |vpiFullName:work@pad_ddr0.serial_out
         |vpiRange:
         \_range: , line:45
           |vpiLeftRange:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:143
             |vpiSize:32
             |INT:143
           |vpiRightRange:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (afi), line:27, parent:work@pad_ddr0
     |vpiName:afi
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (afi), line:27, parent:work@pad_ddr0
         |vpiName:afi
         |vpiFullName:work@pad_ddr0.afi
         |vpiRange:
         \_range: , line:46
           |vpiLeftRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:143
             |vpiSize:32
             |INT:143
           |vpiRightRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (bscan_mode_ctl_out), line:28, parent:work@pad_ddr0
     |vpiName:bscan_mode_ctl_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_mode_ctl_out), line:28, parent:work@pad_ddr0
         |vpiName:bscan_mode_ctl_out
         |vpiFullName:work@pad_ddr0.bscan_mode_ctl_out
   |vpiPort:
   \_port: (bscan_hiz_l_in), line:28, parent:work@pad_ddr0
     |vpiName:bscan_hiz_l_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_hiz_l_in), line:28, parent:work@pad_ddr0
         |vpiName:bscan_hiz_l_in
         |vpiFullName:work@pad_ddr0.bscan_hiz_l_in
   |vpiPort:
   \_port: (dram0_dq), line:28, parent:work@pad_ddr0
     |vpiName:dram0_dq
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_dq), line:28, parent:work@pad_ddr0
         |vpiName:dram0_dq
         |vpiFullName:work@pad_ddr0.dram0_dq
         |vpiRange:
         \_range: , line:72
           |vpiLeftRange:
           \_constant: , line:72
             |vpiConstType:7
             |vpiDecompile:127
             |vpiSize:32
             |INT:127
           |vpiRightRange:
           \_constant: , line:72
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram0_dqs), line:28, parent:work@pad_ddr0
     |vpiName:dram0_dqs
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_dqs), line:28, parent:work@pad_ddr0
         |vpiName:dram0_dqs
         |vpiFullName:work@pad_ddr0.dram0_dqs
         |vpiRange:
         \_range: , line:73
           |vpiLeftRange:
           \_constant: , line:73
             |vpiConstType:7
             |vpiDecompile:35
             |vpiSize:32
             |INT:35
           |vpiRightRange:
           \_constant: , line:73
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram0_cb), line:28, parent:work@pad_ddr0
     |vpiName:dram0_cb
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_cb), line:28, parent:work@pad_ddr0
         |vpiName:dram0_cb
         |vpiFullName:work@pad_ddr0.dram0_cb
         |vpiRange:
         \_range: , line:74
           |vpiLeftRange:
           \_constant: , line:74
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:74
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram0_addr), line:29, parent:work@pad_ddr0
     |vpiName:dram0_addr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_addr), line:29, parent:work@pad_ddr0
         |vpiName:dram0_addr
         |vpiFullName:work@pad_ddr0.dram0_addr
         |vpiRange:
         \_range: , line:47
           |vpiLeftRange:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:14
             |vpiSize:32
             |INT:14
           |vpiRightRange:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram0_ba), line:29, parent:work@pad_ddr0
     |vpiName:dram0_ba
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_ba), line:29, parent:work@pad_ddr0
         |vpiName:dram0_ba
         |vpiFullName:work@pad_ddr0.dram0_ba
         |vpiRange:
         \_range: , line:48
           |vpiLeftRange:
           \_constant: , line:48
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:48
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram0_cs_l), line:29, parent:work@pad_ddr0
     |vpiName:dram0_cs_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_cs_l), line:29, parent:work@pad_ddr0
         |vpiName:dram0_cs_l
         |vpiFullName:work@pad_ddr0.dram0_cs_l
         |vpiRange:
         \_range: , line:49
           |vpiLeftRange:
           \_constant: , line:49
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:49
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram0_we_l), line:29, parent:work@pad_ddr0
     |vpiName:dram0_we_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_we_l), line:29, parent:work@pad_ddr0
         |vpiName:dram0_we_l
         |vpiFullName:work@pad_ddr0.dram0_we_l
   |vpiPort:
   \_port: (dram0_cas_l), line:29, parent:work@pad_ddr0
     |vpiName:dram0_cas_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_cas_l), line:29, parent:work@pad_ddr0
         |vpiName:dram0_cas_l
         |vpiFullName:work@pad_ddr0.dram0_cas_l
   |vpiPort:
   \_port: (dram0_ras_l), line:30, parent:work@pad_ddr0
     |vpiName:dram0_ras_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_ras_l), line:30, parent:work@pad_ddr0
         |vpiName:dram0_ras_l
         |vpiFullName:work@pad_ddr0.dram0_ras_l
   |vpiPort:
   \_port: (dram0_cke), line:30, parent:work@pad_ddr0
     |vpiName:dram0_cke
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_cke), line:30, parent:work@pad_ddr0
         |vpiName:dram0_cke
         |vpiFullName:work@pad_ddr0.dram0_cke
   |vpiPort:
   \_port: (dram0_ck_n), line:30, parent:work@pad_ddr0
     |vpiName:dram0_ck_n
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_ck_n), line:30, parent:work@pad_ddr0
         |vpiName:dram0_ck_n
         |vpiFullName:work@pad_ddr0.dram0_ck_n
         |vpiRange:
         \_range: , line:50
           |vpiLeftRange:
           \_constant: , line:50
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:50
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram0_ck_p), line:30, parent:work@pad_ddr0
     |vpiName:dram0_ck_p
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_ck_p), line:30, parent:work@pad_ddr0
         |vpiName:dram0_ck_p
         |vpiFullName:work@pad_ddr0.dram0_ck_p
         |vpiRange:
         \_range: , line:51
           |vpiLeftRange:
           \_constant: , line:51
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:51
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_ddr0_iodll_rst_l), line:31, parent:work@pad_ddr0
     |vpiName:ctu_ddr0_iodll_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_iodll_rst_l), line:31, parent:work@pad_ddr0
         |vpiName:ctu_ddr0_iodll_rst_l
         |vpiFullName:work@pad_ddr0.ctu_ddr0_iodll_rst_l
   |vpiPort:
   \_port: (dram_adbginit_l), line:31, parent:work@pad_ddr0
     |vpiName:dram_adbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_adbginit_l), line:31, parent:work@pad_ddr0
         |vpiName:dram_adbginit_l
         |vpiFullName:work@pad_ddr0.dram_adbginit_l
   |vpiPort:
   \_port: (pad_ddr0_bso), line:31, parent:work@pad_ddr0
     |vpiName:pad_ddr0_bso
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr0_bso), line:31, parent:work@pad_ddr0
         |vpiName:pad_ddr0_bso
         |vpiFullName:work@pad_ddr0.pad_ddr0_bso
   |vpiPort:
   \_port: (ddr0_ddr1_cbd), line:31, parent:work@pad_ddr0
     |vpiName:ddr0_ddr1_cbd
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr0_ddr1_cbd), line:31, parent:work@pad_ddr0
         |vpiName:ddr0_ddr1_cbd
         |vpiFullName:work@pad_ddr0.ddr0_ddr1_cbd
         |vpiRange:
         \_range: , line:52
           |vpiLeftRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiRightRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
   |vpiPort:
   \_port: (dram_arst_l), line:32, parent:work@pad_ddr0
     |vpiName:dram_arst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_arst_l), line:32, parent:work@pad_ddr0
         |vpiName:dram_arst_l
         |vpiFullName:work@pad_ddr0.dram_arst_l
   |vpiPort:
   \_port: (dram_gdbginit_l), line:32, parent:work@pad_ddr0
     |vpiName:dram_gdbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gdbginit_l), line:32, parent:work@pad_ddr0
         |vpiName:dram_gdbginit_l
         |vpiFullName:work@pad_ddr0.dram_gdbginit_l
   |vpiPort:
   \_port: (bscan_clock_dr_in), line:32, parent:work@pad_ddr0
     |vpiName:bscan_clock_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_clock_dr_in), line:32, parent:work@pad_ddr0
         |vpiName:bscan_clock_dr_in
         |vpiFullName:work@pad_ddr0.bscan_clock_dr_in
   |vpiPort:
   \_port: (ctu_ddr0_dll_delayctr), line:33, parent:work@pad_ddr0
     |vpiName:ctu_ddr0_dll_delayctr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dll_delayctr), line:33, parent:work@pad_ddr0
         |vpiName:ctu_ddr0_dll_delayctr
         |vpiFullName:work@pad_ddr0.ctu_ddr0_dll_delayctr
         |vpiRange:
         \_range: , line:62
           |vpiLeftRange:
           \_constant: , line:62
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:62
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (pad_ddr0_bsi), line:33, parent:work@pad_ddr0
     |vpiName:pad_ddr0_bsi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr0_bsi), line:33, parent:work@pad_ddr0
         |vpiName:pad_ddr0_bsi
         |vpiFullName:work@pad_ddr0.pad_ddr0_bsi
   |vpiPort:
   \_port: (pad_ddr0_sscan_in), line:33, parent:work@pad_ddr0
     |vpiName:pad_ddr0_sscan_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr0_sscan_in), line:33, parent:work@pad_ddr0
         |vpiName:pad_ddr0_sscan_in
         |vpiFullName:work@pad_ddr0.pad_ddr0_sscan_in
   |vpiPort:
   \_port: (ctu_io_sscan_se), line:34, parent:work@pad_ddr0
     |vpiName:ctu_io_sscan_se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_io_sscan_se), line:34, parent:work@pad_ddr0
         |vpiName:ctu_io_sscan_se
         |vpiFullName:work@pad_ddr0.ctu_io_sscan_se
   |vpiPort:
   \_port: (ctu_io_sscan_update), line:34, parent:work@pad_ddr0
     |vpiName:ctu_io_sscan_update
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_io_sscan_update), line:34, parent:work@pad_ddr0
         |vpiName:ctu_io_sscan_update
         |vpiFullName:work@pad_ddr0.ctu_io_sscan_update
   |vpiPort:
   \_port: (ctu_global_snap), line:34, parent:work@pad_ddr0
     |vpiName:ctu_global_snap
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_global_snap), line:34, parent:work@pad_ddr0
         |vpiName:ctu_global_snap
         |vpiFullName:work@pad_ddr0.ctu_global_snap
   |vpiPort:
   \_port: (dram01_p_ref_res), line:35, parent:work@pad_ddr0
     |vpiName:dram01_p_ref_res
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram01_p_ref_res), line:35, parent:work@pad_ddr0
         |vpiName:dram01_p_ref_res
         |vpiFullName:work@pad_ddr0.dram01_p_ref_res
   |vpiPort:
   \_port: (ddr0_ddr1_cbu), line:35, parent:work@pad_ddr0
     |vpiName:ddr0_ddr1_cbu
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr0_ddr1_cbu), line:35, parent:work@pad_ddr0
         |vpiName:ddr0_ddr1_cbu
         |vpiFullName:work@pad_ddr0.ddr0_ddr1_cbu
         |vpiRange:
         \_range: , line:53
           |vpiLeftRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiRightRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
   |vpiPort:
   \_port: (bscan_shift_dr_in), line:35, parent:work@pad_ddr0
     |vpiName:bscan_shift_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_shift_dr_in), line:35, parent:work@pad_ddr0
         |vpiName:bscan_shift_dr_in
         |vpiFullName:work@pad_ddr0.bscan_shift_dr_in
   |vpiPort:
   \_port: (dram01_n_ref_res), line:36, parent:work@pad_ddr0
     |vpiName:dram01_n_ref_res
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram01_n_ref_res), line:36, parent:work@pad_ddr0
         |vpiName:dram01_n_ref_res
         |vpiFullName:work@pad_ddr0.dram01_n_ref_res
   |vpiPort:
   \_port: (ddr0_ctu_dll_overflow), line:36, parent:work@pad_ddr0
     |vpiName:ddr0_ctu_dll_overflow
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr0_ctu_dll_overflow), line:36, parent:work@pad_ddr0
         |vpiName:ddr0_ctu_dll_overflow
         |vpiFullName:work@pad_ddr0.ddr0_ctu_dll_overflow
   |vpiPort:
   \_port: (bscan_update_dr_in), line:36, parent:work@pad_ddr0
     |vpiName:bscan_update_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_update_dr_in), line:36, parent:work@pad_ddr0
         |vpiName:bscan_update_dr_in
         |vpiFullName:work@pad_ddr0.bscan_update_dr_in
   |vpiPort:
   \_port: (dram0_io_ptr_clk_inv), line:37, parent:work@pad_ddr0
     |vpiName:dram0_io_ptr_clk_inv
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_ptr_clk_inv), line:37, parent:work@pad_ddr0
         |vpiName:dram0_io_ptr_clk_inv
         |vpiFullName:work@pad_ddr0.dram0_io_ptr_clk_inv
         |vpiRange:
         \_range: , line:63
           |vpiLeftRange:
           \_constant: , line:63
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:63
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram_gclk), line:37, parent:work@pad_ddr0
     |vpiName:dram_gclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gclk), line:37, parent:work@pad_ddr0
         |vpiName:dram_gclk
         |vpiFullName:work@pad_ddr0.dram_gclk
         |vpiRange:
         \_range: , line:64
           |vpiLeftRange:
           \_constant: , line:64
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:64
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram0_io_write_en_l), line:37, parent:work@pad_ddr0
     |vpiName:dram0_io_write_en_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_write_en_l), line:37, parent:work@pad_ddr0
         |vpiName:dram0_io_write_en_l
         |vpiFullName:work@pad_ddr0.dram0_io_write_en_l
   |vpiPort:
   \_port: (dram0_io_ras_l), line:38, parent:work@pad_ddr0
     |vpiName:dram0_io_ras_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_ras_l), line:38, parent:work@pad_ddr0
         |vpiName:dram0_io_ras_l
         |vpiFullName:work@pad_ddr0.dram0_io_ras_l
   |vpiPort:
   \_port: (dram0_io_cke), line:38, parent:work@pad_ddr0
     |vpiName:dram0_io_cke
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_cke), line:38, parent:work@pad_ddr0
         |vpiName:dram0_io_cke
         |vpiFullName:work@pad_ddr0.dram0_io_cke
   |vpiPort:
   \_port: (io_dram0_data_in), line:38, parent:work@pad_ddr0
     |vpiName:io_dram0_data_in
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram0_data_in), line:38, parent:work@pad_ddr0
         |vpiName:io_dram0_data_in
         |vpiFullName:work@pad_ddr0.io_dram0_data_in
         |vpiRange:
         \_range: , line:54
           |vpiLeftRange:
           \_constant: , line:54
             |vpiConstType:7
             |vpiDecompile:255
             |vpiSize:32
             |INT:255
           |vpiRightRange:
           \_constant: , line:54
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram0_io_drive_data), line:38, parent:work@pad_ddr0
     |vpiName:dram0_io_drive_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_drive_data), line:38, parent:work@pad_ddr0
         |vpiName:dram0_io_drive_data
         |vpiFullName:work@pad_ddr0.dram0_io_drive_data
   |vpiPort:
   \_port: (dram0_io_addr), line:39, parent:work@pad_ddr0
     |vpiName:dram0_io_addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_addr), line:39, parent:work@pad_ddr0
         |vpiName:dram0_io_addr
         |vpiFullName:work@pad_ddr0.dram0_io_addr
         |vpiRange:
         \_range: , line:65
           |vpiLeftRange:
           \_constant: , line:65
             |vpiConstType:7
             |vpiDecompile:14
             |vpiSize:32
             |INT:14
           |vpiRightRange:
           \_constant: , line:65
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (io_dram0_data_valid), line:39, parent:work@pad_ddr0
     |vpiName:io_dram0_data_valid
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram0_data_valid), line:39, parent:work@pad_ddr0
         |vpiName:io_dram0_data_valid
         |vpiFullName:work@pad_ddr0.io_dram0_data_valid
   |vpiPort:
   \_port: (dram0_io_pad_enable), line:39, parent:work@pad_ddr0
     |vpiName:dram0_io_pad_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_pad_enable), line:39, parent:work@pad_ddr0
         |vpiName:dram0_io_pad_enable
         |vpiFullName:work@pad_ddr0.dram0_io_pad_enable
   |vpiPort:
   \_port: (io_dram0_ecc_in), line:40, parent:work@pad_ddr0
     |vpiName:io_dram0_ecc_in
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram0_ecc_in), line:40, parent:work@pad_ddr0
         |vpiName:io_dram0_ecc_in
         |vpiFullName:work@pad_ddr0.io_dram0_ecc_in
         |vpiRange:
         \_range: , line:55
           |vpiLeftRange:
           \_constant: , line:55
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:55
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram0_io_data_out), line:40, parent:work@pad_ddr0
     |vpiName:dram0_io_data_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_data_out), line:40, parent:work@pad_ddr0
         |vpiName:dram0_io_data_out
         |vpiFullName:work@pad_ddr0.dram0_io_data_out
         |vpiRange:
         \_range: , line:66
           |vpiLeftRange:
           \_constant: , line:66
             |vpiConstType:7
             |vpiDecompile:287
             |vpiSize:32
             |INT:287
           |vpiRightRange:
           \_constant: , line:66
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram0_io_drive_enable), line:40, parent:work@pad_ddr0
     |vpiName:dram0_io_drive_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_drive_enable), line:40, parent:work@pad_ddr0
         |vpiName:dram0_io_drive_enable
         |vpiFullName:work@pad_ddr0.dram0_io_drive_enable
   |vpiPort:
   \_port: (dram0_io_channel_disabled), line:41, parent:work@pad_ddr0
     |vpiName:dram0_io_channel_disabled
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_channel_disabled), line:41, parent:work@pad_ddr0
         |vpiName:dram0_io_channel_disabled
         |vpiFullName:work@pad_ddr0.dram0_io_channel_disabled
   |vpiPort:
   \_port: (dram_grst_l), line:41, parent:work@pad_ddr0
     |vpiName:dram_grst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_grst_l), line:41, parent:work@pad_ddr0
         |vpiName:dram_grst_l
         |vpiFullName:work@pad_ddr0.dram_grst_l
   |vpiPort:
   \_port: (clk_ddr0_cken), line:41, parent:work@pad_ddr0
     |vpiName:clk_ddr0_cken
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_ddr0_cken), line:41, parent:work@pad_ddr0
         |vpiName:clk_ddr0_cken
         |vpiFullName:work@pad_ddr0.clk_ddr0_cken
   |vpiPort:
   \_port: (dram0_io_cs_l), line:42, parent:work@pad_ddr0
     |vpiName:dram0_io_cs_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_cs_l), line:42, parent:work@pad_ddr0
         |vpiName:dram0_io_cs_l
         |vpiFullName:work@pad_ddr0.dram0_io_cs_l
         |vpiRange:
         \_range: , line:67
           |vpiLeftRange:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram0_io_cas_l), line:42, parent:work@pad_ddr0
     |vpiName:dram0_io_cas_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_cas_l), line:42, parent:work@pad_ddr0
         |vpiName:dram0_io_cas_l
         |vpiFullName:work@pad_ddr0.dram0_io_cas_l
   |vpiPort:
   \_port: (dram0_io_clk_enable), line:42, parent:work@pad_ddr0
     |vpiName:dram0_io_clk_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_clk_enable), line:42, parent:work@pad_ddr0
         |vpiName:dram0_io_clk_enable
         |vpiFullName:work@pad_ddr0.dram0_io_clk_enable
   |vpiPort:
   \_port: (dram0_io_bank), line:42, parent:work@pad_ddr0
     |vpiName:dram0_io_bank
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_bank), line:42, parent:work@pad_ddr0
         |vpiName:dram0_io_bank
         |vpiFullName:work@pad_ddr0.dram0_io_bank
         |vpiRange:
         \_range: , line:68
           |vpiLeftRange:
           \_constant: , line:68
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:68
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram0_io_pad_clk_inv), line:43, parent:work@pad_ddr0
     |vpiName:dram0_io_pad_clk_inv
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram0_io_pad_clk_inv), line:43, parent:work@pad_ddr0
         |vpiName:dram0_io_pad_clk_inv
         |vpiFullName:work@pad_ddr0.dram0_io_pad_clk_inv
   |vpiPort:
   \_port: (ddr0_ctu_dll_lock), line:43, parent:work@pad_ddr0
     |vpiName:ddr0_ctu_dll_lock
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr0_ctu_dll_lock), line:43, parent:work@pad_ddr0
         |vpiName:ddr0_ctu_dll_lock
         |vpiFullName:work@pad_ddr0.ddr0_ctu_dll_lock
   |vpiPort:
   \_port: (ddr0_lpf_code), line:43, parent:work@pad_ddr0
     |vpiName:ddr0_lpf_code
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr0_lpf_code), line:43, parent:work@pad_ddr0
         |vpiName:ddr0_lpf_code
         |vpiFullName:work@pad_ddr0.ddr0_lpf_code
         |vpiRange:
         \_range: , line:44
           |vpiLeftRange:
           \_constant: , line:44
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:44
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiModule:
   \_module: work@pad_ddr0::bw_clk_cl_ddr_ddr (pad_ddr0_header), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:150, parent:work@pad_ddr0
     |vpiDefName:work@pad_ddr0::bw_clk_cl_ddr_ddr
     |vpiName:pad_ddr0_header
     |vpiFullName:work@pad_ddr0.pad_ddr0_header
     |vpiPort:
     \_port: (gclk), parent:pad_ddr0_header
       |vpiName:gclk
       |vpiHighConn:
       \_operation: , line:151
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram_gclk), line:151
           |vpiName:dram_gclk
     |vpiPort:
     \_port: (ddr_rclk), parent:pad_ddr0_header
       |vpiName:ddr_rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:152
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:146, parent:work@pad_ddr0
           |vpiName:rclk
           |vpiFullName:work@pad_ddr0.rclk
           |vpiNetType:1
     |vpiPort:
     \_port: (so), parent:pad_ddr0_header
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (ddr_so_pre_latch), line:153
         |vpiName:ddr_so_pre_latch
     |vpiPort:
     \_port: (si), parent:pad_ddr0_header
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan3), line:154
         |vpiName:scan3
         |vpiActual:
         \_logic_net: (scan3), line:143, parent:work@pad_ddr0
           |vpiName:scan3
           |vpiFullName:work@pad_ddr0.scan3
           |vpiNetType:1
     |vpiPort:
     \_port: (gdbginit_l), parent:pad_ddr0_header
       |vpiName:gdbginit_l
       |vpiHighConn:
       \_ref_obj: (dram_gdbginit_l), line:155
         |vpiName:dram_gdbginit_l
         |vpiActual:
         \_logic_net: (dram_gdbginit_l), line:32, parent:work@pad_ddr0
     |vpiPort:
     \_port: (grst_l), parent:pad_ddr0_header
       |vpiName:grst_l
       |vpiHighConn:
       \_ref_obj: (dram_grst_l), line:156
         |vpiName:dram_grst_l
         |vpiActual:
         \_logic_net: (dram_grst_l), line:41, parent:work@pad_ddr0
     |vpiPort:
     \_port: (cluster_grst_l), parent:pad_ddr0_header
       |vpiName:cluster_grst_l
       |vpiHighConn:
       \_ref_obj: (rst_l), line:157
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:137, parent:work@pad_ddr0
           |vpiName:rst_l
           |vpiFullName:work@pad_ddr0.rst_l
           |vpiNetType:1
     |vpiPort:
     \_port: (dbginit_l), parent:pad_ddr0_header
       |vpiName:dbginit_l
       |vpiHighConn:
       \_ref_obj: (net191), line:158
         |vpiName:net191
         |vpiActual:
         \_logic_net: (net191), line:134, parent:work@pad_ddr0
           |vpiName:net191
           |vpiFullName:work@pad_ddr0.net191
           |vpiNetType:1
     |vpiPort:
     \_port: (rclk), parent:pad_ddr0_header
       |vpiName:rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:159
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:146, parent:work@pad_ddr0
     |vpiPort:
     \_port: (se), parent:pad_ddr0_header
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:160
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:145, parent:work@pad_ddr0
           |vpiName:ddr_se_buf
           |vpiFullName:work@pad_ddr0.ddr_se_buf
           |vpiNetType:1
     |vpiPort:
     \_port: (adbginit_l), parent:pad_ddr0_header
       |vpiName:adbginit_l
       |vpiHighConn:
       \_ref_obj: (dram_adbginit_l), line:161
         |vpiName:dram_adbginit_l
         |vpiActual:
         \_logic_net: (dram_adbginit_l), line:31, parent:work@pad_ddr0
     |vpiPort:
     \_port: (arst_l), parent:pad_ddr0_header
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (dram_arst_l), line:162
         |vpiName:dram_arst_l
         |vpiActual:
         \_logic_net: (dram_arst_l), line:32, parent:work@pad_ddr0
     |vpiPort:
     \_port: (arst2_l), parent:pad_ddr0_header
       |vpiName:arst2_l
       |vpiHighConn:
       \_ref_obj: (arst2_l), line:163
         |vpiName:arst2_l
         |vpiActual:
         \_logic_net: (arst2_l), line:147, parent:work@pad_ddr0
           |vpiName:arst2_l
           |vpiFullName:work@pad_ddr0.arst2_l
           |vpiNetType:1
     |vpiPort:
     \_port: (cluster_cken), parent:pad_ddr0_header
       |vpiName:cluster_cken
       |vpiHighConn:
       \_ref_obj: (clk_ddr0_cken_buf), line:164
         |vpiName:clk_ddr0_cken_buf
         |vpiActual:
         \_logic_net: (clk_ddr0_cken_buf), line:135, parent:work@pad_ddr0
           |vpiName:clk_ddr0_cken_buf
           |vpiFullName:work@pad_ddr0.clk_ddr0_cken_buf
           |vpiNetType:1
     |vpiInstance:
     \_module: work@pad_ddr0 (work@pad_ddr0), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr0::ddr_ch (ddr0_ddr_ch), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:165, parent:work@pad_ddr0
     |vpiDefName:work@pad_ddr0::ddr_ch
     |vpiName:ddr0_ddr_ch
     |vpiFullName:work@pad_ddr0.ddr0_ddr_ch
     |vpiPort:
     \_port: (arst_l_out), parent:ddr0_ddr_ch
       |vpiName:arst_l_out
       |vpiHighConn:
       \_ref_obj: (arst2_l), line:166
         |vpiName:arst2_l
         |vpiActual:
         \_logic_net: (arst2_l), line:147, parent:work@pad_ddr0
     |vpiPort:
     \_port: (afo), parent:ddr0_ddr_ch
       |vpiName:afo
       |vpiHighConn:
       \_operation: , line:167
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (afo), line:167
           |vpiName:afo
     |vpiPort:
     \_port: (serial_in), parent:ddr0_ddr_ch
       |vpiName:serial_in
       |vpiHighConn:
       \_operation: , line:168
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (serial_in), line:168
           |vpiName:serial_in
     |vpiPort:
     \_port: (afi), parent:ddr0_ddr_ch
       |vpiName:afi
       |vpiHighConn:
       \_operation: , line:169
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (afi), line:169
           |vpiName:afi
     |vpiPort:
     \_port: (serial_out), parent:ddr0_ddr_ch
       |vpiName:serial_out
       |vpiHighConn:
       \_operation: , line:170
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (serial_out), line:170
           |vpiName:serial_out
     |vpiPort:
     \_port: (dram_io_data_out), parent:ddr0_ddr_ch
       |vpiName:dram_io_data_out
       |vpiHighConn:
       \_operation: , line:171
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram0_io_data_out), line:171
           |vpiName:dram0_io_data_out
     |vpiPort:
     \_port: (spare_ddr_pin), parent:ddr0_ddr_ch
       |vpiName:spare_ddr_pin
       |vpiHighConn:
       \_operation: , line:172
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (spare_ddr0_pin), line:172
           |vpiName:spare_ddr0_pin
           |vpiIndex:
           \_constant: , line:172
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiOperand:
         \_part_select: , line:172, parent:spare_ddr0_pad
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spare_ddr0_pad)
           |vpiLeftRange:
           \_constant: , line:172
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
           |vpiRightRange:
           \_constant: , line:172
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_part_select: , line:173, parent:clkobs
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (clkobs)
           |vpiLeftRange:
           \_constant: , line:173
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:173
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (spare_ddr_data), parent:ddr0_ddr_ch
       |vpiName:spare_ddr_data
       |vpiHighConn:
       \_operation: , line:174
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (spare_ddr0_pindata), line:174
           |vpiName:spare_ddr0_pindata
           |vpiIndex:
           \_constant: , line:174
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiOperand:
         \_part_select: , line:174, parent:spare_ddr0_paddata
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spare_ddr0_paddata)
           |vpiLeftRange:
           \_constant: , line:174
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
           |vpiRightRange:
           \_constant: , line:174
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_part_select: , line:175, parent:ctu_io_clkobs
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (ctu_io_clkobs)
           |vpiLeftRange:
           \_constant: , line:175
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:175
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (dram_io_ptr_clk_inv), parent:ddr0_ddr_ch
       |vpiName:dram_io_ptr_clk_inv
       |vpiHighConn:
       \_operation: , line:176
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram0_io_ptr_clk_inv), line:176
           |vpiName:dram0_io_ptr_clk_inv
     |vpiPort:
     \_port: (io_dram_data_in), parent:ddr0_ddr_ch
       |vpiName:io_dram_data_in
       |vpiHighConn:
       \_operation: , line:177
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (io_dram0_data_in), line:177
           |vpiName:io_dram0_data_in
     |vpiPort:
     \_port: (io_dram_ecc_in), parent:ddr0_ddr_ch
       |vpiName:io_dram_ecc_in
       |vpiHighConn:
       \_operation: , line:178
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (io_dram0_ecc_in), line:178
           |vpiName:io_dram0_ecc_in
     |vpiPort:
     \_port: (dram_io_addr), parent:ddr0_ddr_ch
       |vpiName:dram_io_addr
       |vpiHighConn:
       \_operation: , line:179
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram0_io_addr), line:179
           |vpiName:dram0_io_addr
     |vpiPort:
     \_port: (dram_io_bank), parent:ddr0_ddr_ch
       |vpiName:dram_io_bank
       |vpiHighConn:
       \_operation: , line:180
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram0_io_bank), line:180
           |vpiName:dram0_io_bank
     |vpiPort:
     \_port: (dram_io_cs_l), parent:ddr0_ddr_ch
       |vpiName:dram_io_cs_l
       |vpiHighConn:
       \_operation: , line:181
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram0_io_cs_l), line:181
           |vpiName:dram0_io_cs_l
     |vpiPort:
     \_port: (dram_dq), parent:ddr0_ddr_ch
       |vpiName:dram_dq
       |vpiHighConn:
       \_operation: , line:182
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram0_dq), line:182
           |vpiName:dram0_dq
     |vpiPort:
     \_port: (dram_addr), parent:ddr0_ddr_ch
       |vpiName:dram_addr
       |vpiHighConn:
       \_operation: , line:183
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram0_addr), line:183
           |vpiName:dram0_addr
     |vpiPort:
     \_port: (dram_cb), parent:ddr0_ddr_ch
       |vpiName:dram_cb
       |vpiHighConn:
       \_operation: , line:184
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram0_cb), line:184
           |vpiName:dram0_cb
     |vpiPort:
     \_port: (dram_dqs), parent:ddr0_ddr_ch
       |vpiName:dram_dqs
       |vpiHighConn:
       \_operation: , line:185
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram0_dqs), line:185
           |vpiName:dram0_dqs
     |vpiPort:
     \_port: (dram_ba), parent:ddr0_ddr_ch
       |vpiName:dram_ba
       |vpiHighConn:
       \_operation: , line:186
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram0_ba), line:186
           |vpiName:dram0_ba
     |vpiPort:
     \_port: (dram_ck_n), parent:ddr0_ddr_ch
       |vpiName:dram_ck_n
       |vpiHighConn:
       \_operation: , line:187
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram0_ck_n), line:187
           |vpiName:dram0_ck_n
     |vpiPort:
     \_port: (dram_ck_p), parent:ddr0_ddr_ch
       |vpiName:dram_ck_p
       |vpiHighConn:
       \_operation: , line:188
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram0_ck_p), line:188
           |vpiName:dram0_ck_p
     |vpiPort:
     \_port: (dram_cs_l), parent:ddr0_ddr_ch
       |vpiName:dram_cs_l
       |vpiHighConn:
       \_operation: , line:189
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram0_cs_l), line:189
           |vpiName:dram0_cs_l
     |vpiPort:
     \_port: (lpf_code), parent:ddr0_ddr_ch
       |vpiName:lpf_code
       |vpiHighConn:
       \_operation: , line:190
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr0_lpf_code), line:190
           |vpiName:ddr0_lpf_code
     |vpiPort:
     \_port: (cbu), parent:ddr0_ddr_ch
       |vpiName:cbu
       |vpiHighConn:
       \_operation: , line:191
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr0_ddr1_cbu), line:191
           |vpiName:ddr0_ddr1_cbu
     |vpiPort:
     \_port: (cbd), parent:ddr0_ddr_ch
       |vpiName:cbd
       |vpiHighConn:
       \_operation: , line:192
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr0_ddr1_cbd), line:192
           |vpiName:ddr0_ddr1_cbd
     |vpiPort:
     \_port: (update_dr_in), parent:ddr0_ddr_ch
       |vpiName:update_dr_in
       |vpiHighConn:
       \_ref_obj: (bscan_update_dr_in), line:193
         |vpiName:bscan_update_dr_in
         |vpiActual:
         \_logic_net: (bscan_update_dr_in), line:36, parent:work@pad_ddr0
     |vpiPort:
     \_port: (mode_ctrl_in), parent:ddr0_ddr_ch
       |vpiName:mode_ctrl_in
       |vpiHighConn:
       \_ref_obj: (bscan_mode_ctl_in), line:194
         |vpiName:bscan_mode_ctl_in
         |vpiActual:
         \_logic_net: (bscan_mode_ctl_in), line:21, parent:work@pad_ddr0
     |vpiPort:
     \_port: (shift_dr_in), parent:ddr0_ddr_ch
       |vpiName:shift_dr_in
       |vpiHighConn:
       \_ref_obj: (bscan_shift_dr_in), line:195
         |vpiName:bscan_shift_dr_in
         |vpiActual:
         \_logic_net: (bscan_shift_dr_in), line:35, parent:work@pad_ddr0
     |vpiPort:
     \_port: (clock_dr_in), parent:ddr0_ddr_ch
       |vpiName:clock_dr_in
       |vpiHighConn:
       \_ref_obj: (bscan_clock_dr_in), line:196
         |vpiName:bscan_clock_dr_in
         |vpiActual:
         \_logic_net: (bscan_clock_dr_in), line:32, parent:work@pad_ddr0
     |vpiPort:
     \_port: (hiz_n_in), parent:ddr0_ddr_ch
       |vpiName:hiz_n_in
       |vpiHighConn:
       \_ref_obj: (bscan_hiz_l_in), line:197
         |vpiName:bscan_hiz_l_in
         |vpiActual:
         \_logic_net: (bscan_hiz_l_in), line:28, parent:work@pad_ddr0
     |vpiPort:
     \_port: (testmode_l), parent:ddr0_ddr_ch
       |vpiName:testmode_l
       |vpiHighConn:
       \_ref_obj: (ddr_testmode_l), line:198
         |vpiName:ddr_testmode_l
         |vpiActual:
         \_logic_net: (ddr_testmode_l), line:24, parent:work@pad_ddr0
     |vpiPort:
     \_port: (test_mode), parent:ddr0_ddr_ch
       |vpiName:test_mode
       |vpiHighConn:
       \_ref_obj: (test_mode), line:199
         |vpiName:test_mode
         |vpiActual:
         \_logic_net: (test_mode), line:26, parent:work@pad_ddr0
     |vpiPort:
     \_port: (bypass_enable_out), parent:ddr0_ddr_ch
       |vpiName:bypass_enable_out
       |vpiHighConn:
       \_ref_obj: (bypass_enable_out), line:200
         |vpiName:bypass_enable_out
         |vpiActual:
         \_logic_net: (bypass_enable_out), line:27, parent:work@pad_ddr0
     |vpiPort:
     \_port: (ps_select_out), parent:ddr0_ddr_ch
       |vpiName:ps_select_out
       |vpiHighConn:
       \_ref_obj: (ps_select_out), line:201
         |vpiName:ps_select_out
         |vpiActual:
         \_logic_net: (ps_select_out), line:25, parent:work@pad_ddr0
     |vpiPort:
     \_port: (rclk), parent:ddr0_ddr_ch
       |vpiName:rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:202
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:146, parent:work@pad_ddr0
     |vpiPort:
     \_port: (se), parent:ddr0_ddr_ch
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:203
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:145, parent:work@pad_ddr0
     |vpiPort:
     \_port: (pad_clk_so), parent:ddr0_ddr_ch
       |vpiName:pad_clk_so
       |vpiHighConn:
       \_ref_obj: (scan0), line:204
         |vpiName:scan0
         |vpiActual:
         \_logic_net: (scan0), line:140, parent:work@pad_ddr0
           |vpiName:scan0
           |vpiFullName:work@pad_ddr0.scan0
           |vpiNetType:1
     |vpiPort:
     \_port: (pad_clk_si), parent:ddr0_ddr_ch
       |vpiName:pad_clk_si
       |vpiHighConn:
       \_ref_obj: (ddr_si), line:205
         |vpiName:ddr_si
         |vpiActual:
         \_logic_net: (ddr_si), line:21, parent:work@pad_ddr0
     |vpiPort:
     \_port: (bso), parent:ddr0_ddr_ch
       |vpiName:bso
       |vpiHighConn:
       \_ref_obj: (pad_ddr0_bso), line:206
         |vpiName:pad_ddr0_bso
         |vpiActual:
         \_logic_net: (pad_ddr0_bso), line:31, parent:work@pad_ddr0
     |vpiPort:
     \_port: (bsi), parent:ddr0_ddr_ch
       |vpiName:bsi
       |vpiHighConn:
       \_ref_obj: (pad_ddr0_bsi), line:207
         |vpiName:pad_ddr0_bsi
         |vpiActual:
         \_logic_net: (pad_ddr0_bsi), line:33, parent:work@pad_ddr0
     |vpiPort:
     \_port: (mode_ctrl_out), parent:ddr0_ddr_ch
       |vpiName:mode_ctrl_out
       |vpiHighConn:
       \_ref_obj: (bscan_mode_ctl_out), line:208
         |vpiName:bscan_mode_ctl_out
         |vpiActual:
         \_logic_net: (bscan_mode_ctl_out), line:28, parent:work@pad_ddr0
     |vpiPort:
     \_port: (update_dr_out), parent:ddr0_ddr_ch
       |vpiName:update_dr_out
       |vpiHighConn:
       \_ref_obj: (bscan_update_dr_out), line:209
         |vpiName:bscan_update_dr_out
         |vpiActual:
         \_logic_net: (bscan_update_dr_out), line:26, parent:work@pad_ddr0
     |vpiPort:
     \_port: (shift_dr_out), parent:ddr0_ddr_ch
       |vpiName:shift_dr_out
       |vpiHighConn:
       \_ref_obj: (bscan_shift_dr_out), line:210
         |vpiName:bscan_shift_dr_out
         |vpiActual:
         \_logic_net: (bscan_shift_dr_out), line:25, parent:work@pad_ddr0
     |vpiPort:
     \_port: (clock_dr_out), parent:ddr0_ddr_ch
       |vpiName:clock_dr_out
       |vpiHighConn:
       \_ref_obj: (bscan_clock_dr_out), line:211
         |vpiName:bscan_clock_dr_out
         |vpiActual:
         \_logic_net: (bscan_clock_dr_out), line:27, parent:work@pad_ddr0
     |vpiPort:
     \_port: (hiz_n_out), parent:ddr0_ddr_ch
       |vpiName:hiz_n_out
       |vpiHighConn:
       \_ref_obj: (bscan_hiz_l_out), line:212
         |vpiName:bscan_hiz_l_out
         |vpiActual:
         \_logic_net: (bscan_hiz_l_out), line:25, parent:work@pad_ddr0
     |vpiPort:
     \_port: (bypass_enable_in), parent:ddr0_ddr_ch
       |vpiName:bypass_enable_in
       |vpiHighConn:
       \_ref_obj: (bypass_enable), line:213
         |vpiName:bypass_enable
         |vpiActual:
         \_logic_net: (bypass_enable), line:25, parent:work@pad_ddr0
     |vpiPort:
     \_port: (ps_select_in), parent:ddr0_ddr_ch
       |vpiName:ps_select_in
       |vpiHighConn:
       \_ref_obj: (ps_select), line:214
         |vpiName:ps_select
         |vpiActual:
         \_logic_net: (ps_select), line:24, parent:work@pad_ddr0
     |vpiPort:
     \_port: (strobe), parent:ddr0_ddr_ch
       |vpiName:strobe
       |vpiHighConn:
       \_ref_obj: (strobe), line:215
         |vpiName:strobe
         |vpiActual:
         \_logic_net: (strobe), line:136, parent:work@pad_ddr0
           |vpiName:strobe
           |vpiFullName:work@pad_ddr0.strobe
           |vpiNetType:1
     |vpiPort:
     \_port: (dram_io_clk_enable), parent:ddr0_ddr_ch
       |vpiName:dram_io_clk_enable
       |vpiHighConn:
       \_ref_obj: (dram0_io_clk_enable), line:216
         |vpiName:dram0_io_clk_enable
         |vpiActual:
         \_logic_net: (dram0_io_clk_enable), line:42, parent:work@pad_ddr0
     |vpiPort:
     \_port: (dram_io_cke), parent:ddr0_ddr_ch
       |vpiName:dram_io_cke
       |vpiHighConn:
       \_ref_obj: (dram0_io_cke), line:217
         |vpiName:dram0_io_cke
         |vpiActual:
         \_logic_net: (dram0_io_cke), line:38, parent:work@pad_ddr0
     |vpiPort:
     \_port: (dram_io_ras_l), parent:ddr0_ddr_ch
       |vpiName:dram_io_ras_l
       |vpiHighConn:
       \_ref_obj: (dram0_io_ras_l), line:218
         |vpiName:dram0_io_ras_l
         |vpiActual:
         \_logic_net: (dram0_io_ras_l), line:38, parent:work@pad_ddr0
     |vpiPort:
     \_port: (dram_io_write_en_l), parent:ddr0_ddr_ch
       |vpiName:dram_io_write_en_l
       |vpiHighConn:
       \_ref_obj: (dram0_io_write_en_l), line:219
         |vpiName:dram0_io_write_en_l
         |vpiActual:
         \_logic_net: (dram0_io_write_en_l), line:37, parent:work@pad_ddr0
     |vpiPort:
     \_port: (dram_io_cas_l), parent:ddr0_ddr_ch
       |vpiName:dram_io_cas_l
       |vpiHighConn:
       \_ref_obj: (dram0_io_cas_l), line:220
         |vpiName:dram0_io_cas_l
         |vpiActual:
         \_logic_net: (dram0_io_cas_l), line:42, parent:work@pad_ddr0
     |vpiPort:
     \_port: (dram_cke), parent:ddr0_ddr_ch
       |vpiName:dram_cke
       |vpiHighConn:
       \_ref_obj: (dram0_cke), line:221
         |vpiName:dram0_cke
         |vpiActual:
         \_logic_net: (dram0_cke), line:30, parent:work@pad_ddr0
     |vpiPort:
     \_port: (io_dram_data_valid), parent:ddr0_ddr_ch
       |vpiName:io_dram_data_valid
       |vpiHighConn:
       \_ref_obj: (io_dram0_data_valid), line:222
         |vpiName:io_dram0_data_valid
         |vpiActual:
         \_logic_net: (io_dram0_data_valid), line:39, parent:work@pad_ddr0
     |vpiPort:
     \_port: (dram_ras_l), parent:ddr0_ddr_ch
       |vpiName:dram_ras_l
       |vpiHighConn:
       \_ref_obj: (dram0_ras_l), line:223
         |vpiName:dram0_ras_l
         |vpiActual:
         \_logic_net: (dram0_ras_l), line:30, parent:work@pad_ddr0
     |vpiPort:
     \_port: (dram_we_l), parent:ddr0_ddr_ch
       |vpiName:dram_we_l
       |vpiHighConn:
       \_ref_obj: (dram0_we_l), line:224
         |vpiName:dram0_we_l
         |vpiActual:
         \_logic_net: (dram0_we_l), line:29, parent:work@pad_ddr0
     |vpiPort:
     \_port: (dram_cas_l), parent:ddr0_ddr_ch
       |vpiName:dram_cas_l
       |vpiHighConn:
       \_ref_obj: (dram0_cas_l), line:225
         |vpiName:dram0_cas_l
         |vpiActual:
         \_logic_net: (dram0_cas_l), line:29, parent:work@pad_ddr0
     |vpiPort:
     \_port: (burst_length_four), parent:ddr0_ddr_ch
       |vpiName:burst_length_four
       |vpiHighConn:
       \_ref_obj: (vdd), line:226
         |vpiName:vdd
         |vpiActual:
         \_logic_net: (vdd), line:129, parent:work@pad_ddr0
           |vpiName:vdd
           |vpiFullName:work@pad_ddr0.vdd
           |vpiNetType:10
     |vpiPort:
     \_port: (dram_io_pad_clk_inv), parent:ddr0_ddr_ch
       |vpiName:dram_io_pad_clk_inv
       |vpiHighConn:
       \_ref_obj: (dram0_io_pad_clk_inv), line:227
         |vpiName:dram0_io_pad_clk_inv
         |vpiActual:
         \_logic_net: (dram0_io_pad_clk_inv), line:43, parent:work@pad_ddr0
     |vpiPort:
     \_port: (dram_io_pad_enable), parent:ddr0_ddr_ch
       |vpiName:dram_io_pad_enable
       |vpiHighConn:
       \_ref_obj: (dram0_io_pad_enable), line:228
         |vpiName:dram0_io_pad_enable
         |vpiActual:
         \_logic_net: (dram0_io_pad_enable), line:39, parent:work@pad_ddr0
     |vpiPort:
     \_port: (dram_io_drive_enable), parent:ddr0_ddr_ch
       |vpiName:dram_io_drive_enable
       |vpiHighConn:
       \_ref_obj: (dram0_io_drive_enable), line:229
         |vpiName:dram0_io_drive_enable
         |vpiActual:
         \_logic_net: (dram0_io_drive_enable), line:40, parent:work@pad_ddr0
     |vpiPort:
     \_port: (rst_l), parent:ddr0_ddr_ch
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (rst_l), line:230
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:137, parent:work@pad_ddr0
     |vpiPort:
     \_port: (dram_arst_l), parent:ddr0_ddr_ch
       |vpiName:dram_arst_l
       |vpiHighConn:
       \_ref_obj: (dram_arst_l), line:231
         |vpiName:dram_arst_l
         |vpiActual:
         \_logic_net: (dram_arst_l), line:32, parent:work@pad_ddr0
     |vpiPort:
     \_port: (dram_io_channel_disabled), parent:ddr0_ddr_ch
       |vpiName:dram_io_channel_disabled
       |vpiHighConn:
       \_ref_obj: (dram0_io_channel_disabled), line:232
         |vpiName:dram0_io_channel_disabled
         |vpiActual:
         \_logic_net: (dram0_io_channel_disabled), line:41, parent:work@pad_ddr0
     |vpiPort:
     \_port: (dram_io_drive_data), parent:ddr0_ddr_ch
       |vpiName:dram_io_drive_data
       |vpiHighConn:
       \_ref_obj: (dram0_io_drive_data), line:233
         |vpiName:dram0_io_drive_data
         |vpiActual:
         \_logic_net: (dram0_io_drive_data), line:38, parent:work@pad_ddr0
     |vpiPort:
     \_port: (vdd_h), parent:ddr0_ddr_ch
       |vpiName:vdd_h
       |vpiHighConn:
       \_ref_obj: (vdd18), line:234
         |vpiName:vdd18
         |vpiActual:
         \_logic_net: (vdd18), line:26, parent:work@pad_ddr0
     |vpiInstance:
     \_module: work@pad_ddr0 (work@pad_ddr0), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr0::bw_io_ddr_impctl_pulldown (ddr0_impctl_pulldown), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:235, parent:work@pad_ddr0
     |vpiDefName:work@pad_ddr0::bw_io_ddr_impctl_pulldown
     |vpiName:ddr0_impctl_pulldown
     |vpiFullName:work@pad_ddr0.ddr0_impctl_pulldown
     |vpiPort:
     \_port: (z), parent:ddr0_impctl_pulldown
       |vpiName:z
       |vpiHighConn:
       \_operation: , line:236
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr0_ddr1_cbd), line:236
           |vpiName:ddr0_ddr1_cbd
     |vpiPort:
     \_port: (from_csr), parent:ddr0_impctl_pulldown
       |vpiName:from_csr
       |vpiHighConn:
       \_operation: , line:237
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (vss), line:237
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:237
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:237
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:237
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:237
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:237
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:237
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:237
           |vpiName:vss
     |vpiPort:
     \_port: (to_csr), parent:ddr0_impctl_pulldown
       |vpiName:to_csr
       |vpiHighConn:
       \_operation: , line:238
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (net243), line:238
           |vpiName:net243
           |vpiIndex:
           \_constant: , line:238
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (net243), line:238
           |vpiName:net243
           |vpiIndex:
           \_constant: , line:238
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiOperand:
         \_bit_select: (net243), line:238
           |vpiName:net243
           |vpiIndex:
           \_constant: , line:238
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiOperand:
         \_bit_select: (net243), line:238
           |vpiName:net243
           |vpiIndex:
           \_constant: , line:238
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_bit_select: (net243), line:239
           |vpiName:net243
           |vpiIndex:
           \_constant: , line:239
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiOperand:
         \_bit_select: (net243), line:239
           |vpiName:net243
           |vpiIndex:
           \_constant: , line:239
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
         |vpiOperand:
         \_bit_select: (net243), line:239
           |vpiName:net243
           |vpiIndex:
           \_constant: , line:239
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
         |vpiOperand:
         \_bit_select: (net243), line:239
           |vpiName:net243
           |vpiIndex:
           \_constant: , line:239
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
     |vpiPort:
     \_port: (tclk), parent:ddr0_impctl_pulldown
       |vpiName:tclk
       |vpiHighConn:
       \_ref_obj: (tck), line:240
         |vpiName:tck
         |vpiActual:
         \_logic_net: (tck), line:23, parent:work@pad_ddr0
     |vpiPort:
     \_port: (ctu_global_snap), parent:ddr0_impctl_pulldown
       |vpiName:ctu_global_snap
       |vpiHighConn:
       \_ref_obj: (ctu_global_snap), line:241
         |vpiName:ctu_global_snap
         |vpiActual:
         \_logic_net: (ctu_global_snap), line:34, parent:work@pad_ddr0
     |vpiPort:
     \_port: (ctu_io_sscan_in), parent:ddr0_impctl_pulldown
       |vpiName:ctu_io_sscan_in
       |vpiHighConn:
       \_ref_obj: (sscan0), line:242
         |vpiName:sscan0
         |vpiActual:
         \_logic_net: (sscan0), line:138, parent:work@pad_ddr0
           |vpiName:sscan0
           |vpiFullName:work@pad_ddr0.sscan0
           |vpiNetType:1
     |vpiPort:
     \_port: (ctu_io_sscan_se), parent:ddr0_impctl_pulldown
       |vpiName:ctu_io_sscan_se
       |vpiHighConn:
       \_ref_obj: (ctu_io_sscan_se), line:243
         |vpiName:ctu_io_sscan_se
         |vpiActual:
         \_logic_net: (ctu_io_sscan_se), line:34, parent:work@pad_ddr0
     |vpiPort:
     \_port: (ctu_io_sscan_update), parent:ddr0_impctl_pulldown
       |vpiName:ctu_io_sscan_update
       |vpiHighConn:
       \_ref_obj: (ctu_io_sscan_update), line:244
         |vpiName:ctu_io_sscan_update
         |vpiActual:
         \_logic_net: (ctu_io_sscan_update), line:34, parent:work@pad_ddr0
     |vpiPort:
     \_port: (ctu_io_sscan_out), parent:ddr0_impctl_pulldown
       |vpiName:ctu_io_sscan_out
       |vpiHighConn:
       \_ref_obj: (pad_ddr0_sscan_out), line:245
         |vpiName:pad_ddr0_sscan_out
         |vpiActual:
         \_logic_net: (pad_ddr0_sscan_out), line:24, parent:work@pad_ddr0
     |vpiPort:
     \_port: (rclk), parent:ddr0_impctl_pulldown
       |vpiName:rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:246
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:146, parent:work@pad_ddr0
     |vpiPort:
     \_port: (deltabit), parent:ddr0_impctl_pulldown
       |vpiName:deltabit
       |vpiHighConn:
       \_ref_obj: (net244), line:247
         |vpiName:net244
         |vpiActual:
         \_logic_net: (net244), line:144, parent:work@pad_ddr0
           |vpiName:net244
           |vpiFullName:work@pad_ddr0.net244
           |vpiNetType:1
     |vpiPort:
     \_port: (hard_reset_n), parent:ddr0_impctl_pulldown
       |vpiName:hard_reset_n
       |vpiHighConn:
       \_ref_obj: (rst_l), line:248
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:137, parent:work@pad_ddr0
     |vpiPort:
     \_port: (clk_dis_l), parent:ddr0_impctl_pulldown
       |vpiName:clk_dis_l
       |vpiHighConn:
       \_ref_obj: (clk_ddr0_cken_buf), line:249
         |vpiName:clk_ddr0_cken_buf
         |vpiActual:
         \_logic_net: (clk_ddr0_cken_buf), line:135, parent:work@pad_ddr0
     |vpiPort:
     \_port: (we_csr), parent:ddr0_impctl_pulldown
       |vpiName:we_csr
       |vpiHighConn:
       \_ref_obj: (vss), line:250
         |vpiName:vss
         |vpiActual:
         \_logic_net: (vss), line:130, parent:work@pad_ddr0
           |vpiName:vss
           |vpiFullName:work@pad_ddr0.vss
           |vpiNetType:11
     |vpiPort:
     \_port: (si), parent:ddr0_impctl_pulldown
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan1), line:251
         |vpiName:scan1
         |vpiActual:
         \_logic_net: (scan1), line:141, parent:work@pad_ddr0
           |vpiName:scan1
           |vpiFullName:work@pad_ddr0.scan1
           |vpiNetType:1
     |vpiPort:
     \_port: (se), parent:ddr0_impctl_pulldown
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:252
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:145, parent:work@pad_ddr0
     |vpiPort:
     \_port: (vdd18), parent:ddr0_impctl_pulldown
       |vpiName:vdd18
       |vpiHighConn:
       \_ref_obj: (vdd18), line:253
         |vpiName:vdd18
         |vpiActual:
         \_logic_net: (vdd18), line:26, parent:work@pad_ddr0
     |vpiPort:
     \_port: (pad), parent:ddr0_impctl_pulldown
       |vpiName:pad
       |vpiHighConn:
       \_ref_obj: (dram01_n_ref_res), line:254
         |vpiName:dram01_n_ref_res
         |vpiActual:
         \_logic_net: (dram01_n_ref_res), line:36, parent:work@pad_ddr0
     |vpiPort:
     \_port: (so), parent:ddr0_impctl_pulldown
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (scan2), line:255
         |vpiName:scan2
         |vpiActual:
         \_logic_net: (scan2), line:142, parent:work@pad_ddr0
           |vpiName:scan2
           |vpiFullName:work@pad_ddr0.scan2
           |vpiNetType:1
     |vpiInstance:
     \_module: work@pad_ddr0 (work@pad_ddr0), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr0::bw_iodll_code_adjust (ddr0_iodll_code_adjust), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:263, parent:work@pad_ddr0
     |vpiDefName:work@pad_ddr0::bw_iodll_code_adjust
     |vpiName:ddr0_iodll_code_adjust
     |vpiFullName:work@pad_ddr0.ddr0_iodll_code_adjust
     |vpiPort:
     \_port: (bypass_data), parent:ddr0_iodll_code_adjust
       |vpiName:bypass_data
       |vpiHighConn:
       \_ref_obj: (ddr0_bypass_data), line:264
         |vpiName:ddr0_bypass_data
         |vpiActual:
         \_logic_net: (ddr0_bypass_data), line:22, parent:work@pad_ddr0
     |vpiPort:
     \_port: (ddr_clk_in), parent:ddr0_iodll_code_adjust
       |vpiName:ddr_clk_in
       |vpiHighConn:
       \_ref_obj: (rclk), line:265
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:146, parent:work@pad_ddr0
     |vpiPort:
     \_port: (delay_ctrl), parent:ddr0_iodll_code_adjust
       |vpiName:delay_ctrl
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_dll_delayctr), line:266
         |vpiName:ctu_ddr0_dll_delayctr
         |vpiActual:
         \_logic_net: (ctu_ddr0_dll_delayctr), line:33, parent:work@pad_ddr0
     |vpiPort:
     \_port: (io_dll_bypass_l), parent:ddr0_iodll_code_adjust
       |vpiName:io_dll_bypass_l
       |vpiHighConn:
       \_ref_obj: (ddr0_dll_bypass_l), line:267
         |vpiName:ddr0_dll_bypass_l
         |vpiActual:
         \_logic_net: (ddr0_dll_bypass_l), line:22, parent:work@pad_ddr0
     |vpiPort:
     \_port: (iodll_reset_l), parent:ddr0_iodll_code_adjust
       |vpiName:iodll_reset_l
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_iodll_rst_l), line:268
         |vpiName:ctu_ddr0_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr0_iodll_rst_l), line:31, parent:work@pad_ddr0
     |vpiPort:
     \_port: (s_controller_out), parent:ddr0_iodll_code_adjust
       |vpiName:s_controller_out
       |vpiHighConn:
       \_ref_obj: (ddr0_lpf_code_pre), line:269
         |vpiName:ddr0_lpf_code_pre
         |vpiActual:
         \_logic_net: (ddr0_lpf_code_pre), line:260, parent:work@pad_ddr0
           |vpiName:ddr0_lpf_code_pre
           |vpiFullName:work@pad_ddr0.ddr0_lpf_code_pre
           |vpiNetType:1
           |vpiRange:
           \_range: , line:260
             |vpiLeftRange:
             \_constant: , line:260
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
             |vpiRightRange:
             \_constant: , line:260
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (s_percent_ctrl_out), parent:ddr0_iodll_code_adjust
       |vpiName:s_percent_ctrl_out
       |vpiHighConn:
       \_ref_obj: (ddr0_lpf_code), line:270
         |vpiName:ddr0_lpf_code
         |vpiActual:
         \_logic_net: (ddr0_lpf_code), line:43, parent:work@pad_ddr0
     |vpiPort:
     \_port: (se), parent:ddr0_iodll_code_adjust
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:271
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:145, parent:work@pad_ddr0
     |vpiPort:
     \_port: (si), parent:ddr0_iodll_code_adjust
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan3_pre), line:272
         |vpiName:scan3_pre
         |vpiActual:
         \_logic_net: (scan3_pre), line:261, parent:work@pad_ddr0
           |vpiName:scan3_pre
           |vpiFullName:work@pad_ddr0.scan3_pre
           |vpiNetType:1
     |vpiPort:
     \_port: (so), parent:ddr0_iodll_code_adjust
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (scan3), line:273
         |vpiName:scan3
         |vpiActual:
         \_logic_net: (scan3), line:143, parent:work@pad_ddr0
     |vpiInstance:
     \_module: work@pad_ddr0 (work@pad_ddr0), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr0::bw_iodll (ddr0_master_dll), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:275, parent:work@pad_ddr0
     |vpiDefName:work@pad_ddr0::bw_iodll
     |vpiName:ddr0_master_dll
     |vpiFullName:work@pad_ddr0.ddr0_master_dll
     |vpiPort:
     \_port: (ddr_testmode_l), parent:ddr0_master_dll
       |vpiName:ddr_testmode_l
       |vpiHighConn:
       \_ref_obj: (ddr_testmode_l), line:276
         |vpiName:ddr_testmode_l
         |vpiActual:
         \_logic_net: (ddr_testmode_l), line:24, parent:work@pad_ddr0
     |vpiPort:
     \_port: (bypass_data), parent:ddr0_master_dll
       |vpiName:bypass_data
       |vpiHighConn:
       \_operation: , line:277
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr0_bypass_data), line:277
           |vpiName:ddr0_bypass_data
     |vpiPort:
     \_port: (lpf_out), parent:ddr0_master_dll
       |vpiName:lpf_out
       |vpiHighConn:
       \_operation: , line:278
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr0_lpf_code_pre), line:278
           |vpiName:ddr0_lpf_code_pre
     |vpiPort:
     \_port: (delay_ctrl), parent:ddr0_master_dll
       |vpiName:delay_ctrl
       |vpiHighConn:
       \_operation: , line:279
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ctu_ddr0_dll_delayctr), line:279
           |vpiName:ctu_ddr0_dll_delayctr
     |vpiPort:
     \_port: (so), parent:ddr0_master_dll
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (scan3_pre), line:280
         |vpiName:scan3_pre
         |vpiActual:
         \_logic_net: (scan3_pre), line:261, parent:work@pad_ddr0
     |vpiPort:
     \_port: (io_dll_bypass_l), parent:ddr0_master_dll
       |vpiName:io_dll_bypass_l
       |vpiHighConn:
       \_ref_obj: (ddr0_dll_bypass_l), line:281
         |vpiName:ddr0_dll_bypass_l
         |vpiActual:
         \_logic_net: (ddr0_dll_bypass_l), line:22, parent:work@pad_ddr0
     |vpiPort:
     \_port: (io_dll_reset_l), parent:ddr0_master_dll
       |vpiName:io_dll_reset_l
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_iodll_rst_l), line:282
         |vpiName:ctu_ddr0_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr0_iodll_rst_l), line:31, parent:work@pad_ddr0
     |vpiPort:
     \_port: (se), parent:ddr0_master_dll
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:283
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:145, parent:work@pad_ddr0
     |vpiPort:
     \_port: (si), parent:ddr0_master_dll
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan2), line:284
         |vpiName:scan2
         |vpiActual:
         \_logic_net: (scan2), line:142, parent:work@pad_ddr0
     |vpiPort:
     \_port: (ddr_clk_in), parent:ddr0_master_dll
       |vpiName:ddr_clk_in
       |vpiHighConn:
       \_ref_obj: (rclk), line:285
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:146, parent:work@pad_ddr0
     |vpiPort:
     \_port: (iodll_lock), parent:ddr0_master_dll
       |vpiName:iodll_lock
       |vpiHighConn:
       \_ref_obj: (ddr0_ctu_dll_lock), line:286
         |vpiName:ddr0_ctu_dll_lock
         |vpiActual:
         \_logic_net: (ddr0_ctu_dll_lock), line:43, parent:work@pad_ddr0
     |vpiPort:
     \_port: (overflow), parent:ddr0_master_dll
       |vpiName:overflow
       |vpiHighConn:
       \_ref_obj: (ddr0_ctu_dll_overflow), line:287
         |vpiName:ddr0_ctu_dll_overflow
         |vpiActual:
         \_logic_net: (ddr0_ctu_dll_overflow), line:36, parent:work@pad_ddr0
     |vpiPort:
     \_port: (strobe), parent:ddr0_master_dll
       |vpiName:strobe
       |vpiHighConn:
       \_ref_obj: (strobe), line:288
         |vpiName:strobe
         |vpiActual:
         \_logic_net: (strobe), line:136, parent:work@pad_ddr0
     |vpiInstance:
     \_module: work@pad_ddr0 (work@pad_ddr0), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr0::bw_io_ddr_impctl_pullup (ddr0_impctl_pullup), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:291, parent:work@pad_ddr0
     |vpiDefName:work@pad_ddr0::bw_io_ddr_impctl_pullup
     |vpiName:ddr0_impctl_pullup
     |vpiFullName:work@pad_ddr0.ddr0_impctl_pullup
     |vpiPort:
     \_port: (z), parent:ddr0_impctl_pullup
       |vpiName:z
       |vpiHighConn:
       \_operation: , line:292
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr0_ddr1_cbu), line:292
           |vpiName:ddr0_ddr1_cbu
     |vpiPort:
     \_port: (from_csr), parent:ddr0_impctl_pullup
       |vpiName:from_csr
       |vpiHighConn:
       \_operation: , line:293
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (vss), line:293
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:293
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:293
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:293
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:293
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:293
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:293
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:293
           |vpiName:vss
     |vpiPort:
     \_port: (to_csr), parent:ddr0_impctl_pullup
       |vpiName:to_csr
       |vpiHighConn:
       \_operation: , line:294
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (net223), line:294
           |vpiName:net223
           |vpiIndex:
           \_constant: , line:294
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (net223), line:294
           |vpiName:net223
           |vpiIndex:
           \_constant: , line:294
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiOperand:
         \_bit_select: (net223), line:294
           |vpiName:net223
           |vpiIndex:
           \_constant: , line:294
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiOperand:
         \_bit_select: (net223), line:294
           |vpiName:net223
           |vpiIndex:
           \_constant: , line:294
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_bit_select: (net223), line:295
           |vpiName:net223
           |vpiIndex:
           \_constant: , line:295
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiOperand:
         \_bit_select: (net223), line:295
           |vpiName:net223
           |vpiIndex:
           \_constant: , line:295
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
         |vpiOperand:
         \_bit_select: (net223), line:295
           |vpiName:net223
           |vpiIndex:
           \_constant: , line:295
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
         |vpiOperand:
         \_bit_select: (net223), line:295
           |vpiName:net223
           |vpiIndex:
           \_constant: , line:295
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
     |vpiPort:
     \_port: (rclk), parent:ddr0_impctl_pullup
       |vpiName:rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:296
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:146, parent:work@pad_ddr0
     |vpiPort:
     \_port: (so), parent:ddr0_impctl_pullup
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (scan1), line:297
         |vpiName:scan1
         |vpiActual:
         \_logic_net: (scan1), line:141, parent:work@pad_ddr0
     |vpiPort:
     \_port: (deltabit), parent:ddr0_impctl_pullup
       |vpiName:deltabit
       |vpiHighConn:
       \_ref_obj: (net224), line:298
         |vpiName:net224
         |vpiActual:
         \_logic_net: (net224), line:139, parent:work@pad_ddr0
           |vpiName:net224
           |vpiFullName:work@pad_ddr0.net224
           |vpiNetType:1
     |vpiPort:
     \_port: (hard_reset_n), parent:ddr0_impctl_pullup
       |vpiName:hard_reset_n
       |vpiHighConn:
       \_ref_obj: (rst_l), line:299
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:137, parent:work@pad_ddr0
     |vpiPort:
     \_port: (clk_dis_l), parent:ddr0_impctl_pullup
       |vpiName:clk_dis_l
       |vpiHighConn:
       \_ref_obj: (clk_ddr0_cken_buf), line:300
         |vpiName:clk_ddr0_cken_buf
         |vpiActual:
         \_logic_net: (clk_ddr0_cken_buf), line:135, parent:work@pad_ddr0
     |vpiPort:
     \_port: (we_csr), parent:ddr0_impctl_pullup
       |vpiName:we_csr
       |vpiHighConn:
       \_ref_obj: (vss), line:301
         |vpiName:vss
         |vpiActual:
         \_logic_net: (vss), line:130, parent:work@pad_ddr0
     |vpiPort:
     \_port: (si), parent:ddr0_impctl_pullup
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan0), line:302
         |vpiName:scan0
         |vpiActual:
         \_logic_net: (scan0), line:140, parent:work@pad_ddr0
     |vpiPort:
     \_port: (se), parent:ddr0_impctl_pullup
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:303
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:145, parent:work@pad_ddr0
     |vpiPort:
     \_port: (ctu_io_sscan_se), parent:ddr0_impctl_pullup
       |vpiName:ctu_io_sscan_se
       |vpiHighConn:
       \_ref_obj: (ctu_io_sscan_se), line:304
         |vpiName:ctu_io_sscan_se
         |vpiActual:
         \_logic_net: (ctu_io_sscan_se), line:34, parent:work@pad_ddr0
     |vpiPort:
     \_port: (vdd18), parent:ddr0_impctl_pullup
       |vpiName:vdd18
       |vpiHighConn:
       \_ref_obj: (vdd18), line:305
         |vpiName:vdd18
         |vpiActual:
         \_logic_net: (vdd18), line:26, parent:work@pad_ddr0
     |vpiPort:
     \_port: (ctu_io_sscan_in), parent:ddr0_impctl_pullup
       |vpiName:ctu_io_sscan_in
       |vpiHighConn:
       \_ref_obj: (pad_ddr0_sscan_in), line:306
         |vpiName:pad_ddr0_sscan_in
         |vpiActual:
         \_logic_net: (pad_ddr0_sscan_in), line:33, parent:work@pad_ddr0
     |vpiPort:
     \_port: (ctu_io_sscan_out), parent:ddr0_impctl_pullup
       |vpiName:ctu_io_sscan_out
       |vpiHighConn:
       \_ref_obj: (sscan0), line:307
         |vpiName:sscan0
         |vpiActual:
         \_logic_net: (sscan0), line:138, parent:work@pad_ddr0
     |vpiPort:
     \_port: (ctu_io_sscan_update), parent:ddr0_impctl_pullup
       |vpiName:ctu_io_sscan_update
       |vpiHighConn:
       \_ref_obj: (ctu_io_sscan_update), line:308
         |vpiName:ctu_io_sscan_update
         |vpiActual:
         \_logic_net: (ctu_io_sscan_update), line:34, parent:work@pad_ddr0
     |vpiPort:
     \_port: (pad), parent:ddr0_impctl_pullup
       |vpiName:pad
       |vpiHighConn:
       \_ref_obj: (dram01_p_ref_res), line:309
         |vpiName:dram01_p_ref_res
         |vpiActual:
         \_logic_net: (dram01_p_ref_res), line:35, parent:work@pad_ddr0
     |vpiPort:
     \_port: (ctu_global_snap), parent:ddr0_impctl_pullup
       |vpiName:ctu_global_snap
       |vpiHighConn:
       \_ref_obj: (ctu_global_snap), line:310
         |vpiName:ctu_global_snap
         |vpiActual:
         \_logic_net: (ctu_global_snap), line:34, parent:work@pad_ddr0
     |vpiPort:
     \_port: (tclk), parent:ddr0_impctl_pullup
       |vpiName:tclk
       |vpiHighConn:
       \_ref_obj: (tck), line:311
         |vpiName:tck
         |vpiActual:
         \_logic_net: (tck), line:23, parent:work@pad_ddr0
     |vpiInstance:
     \_module: work@pad_ddr0 (work@pad_ddr0), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr0::bw_u1_buf_40x (I223), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:312, parent:work@pad_ddr0
     |vpiDefName:work@pad_ddr0::bw_u1_buf_40x
     |vpiName:I223
     |vpiFullName:work@pad_ddr0.I223
     |vpiPort:
     \_port: (z), parent:I223
       |vpiName:z
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:313
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:145, parent:work@pad_ddr0
     |vpiPort:
     \_port: (a), parent:I223
       |vpiName:a
       |vpiHighConn:
       \_ref_obj: (ddr_se), line:314
         |vpiName:ddr_se
         |vpiActual:
         \_logic_net: (ddr_se), line:24, parent:work@pad_ddr0
     |vpiInstance:
     \_module: work@pad_ddr0 (work@pad_ddr0), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr0::bw_u1_buf_40x (I225), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:315, parent:work@pad_ddr0
     |vpiDefName:work@pad_ddr0::bw_u1_buf_40x
     |vpiName:I225
     |vpiFullName:work@pad_ddr0.I225
     |vpiPort:
     \_port: (z), parent:I225
       |vpiName:z
       |vpiHighConn:
       \_ref_obj: (clk_ddr0_cken_buf), line:316
         |vpiName:clk_ddr0_cken_buf
         |vpiActual:
         \_logic_net: (clk_ddr0_cken_buf), line:135, parent:work@pad_ddr0
     |vpiPort:
     \_port: (a), parent:I225
       |vpiName:a
       |vpiHighConn:
       \_ref_obj: (clk_ddr0_cken), line:317
         |vpiName:clk_ddr0_cken
         |vpiActual:
         \_logic_net: (clk_ddr0_cken), line:41, parent:work@pad_ddr0
     |vpiInstance:
     \_module: work@pad_ddr0 (work@pad_ddr0), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr0::bw_u1_scanl_2x (lockup_latch), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:318, parent:work@pad_ddr0
     |vpiDefName:work@pad_ddr0::bw_u1_scanl_2x
     |vpiName:lockup_latch
     |vpiFullName:work@pad_ddr0.lockup_latch
     |vpiPort:
     \_port: (so), parent:lockup_latch
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (ddr_so), line:319
         |vpiName:ddr_so
         |vpiActual:
         \_logic_net: (ddr_so), line:24, parent:work@pad_ddr0
     |vpiPort:
     \_port: (sd), parent:lockup_latch
       |vpiName:sd
       |vpiHighConn:
       \_ref_obj: (ddr_so_pre_latch), line:320
         |vpiName:ddr_so_pre_latch
     |vpiPort:
     \_port: (ck), parent:lockup_latch
       |vpiName:ck
       |vpiHighConn:
       \_ref_obj: (rclk), line:321
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:146, parent:work@pad_ddr0
     |vpiInstance:
     \_module: work@pad_ddr0 (work@pad_ddr0), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>, line:21
   |vpiNet:
   \_logic_net: (vdd), line:129, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (vss), line:130, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (net223), line:132, parent:work@pad_ddr0
     |vpiName:net223
     |vpiFullName:work@pad_ddr0.net223
     |vpiNetType:1
     |vpiRange:
     \_range: , line:132
       |vpiLeftRange:
       \_constant: , line:132
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:132
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (net243), line:133, parent:work@pad_ddr0
     |vpiName:net243
     |vpiFullName:work@pad_ddr0.net243
     |vpiNetType:1
     |vpiRange:
     \_range: , line:133
       |vpiLeftRange:
       \_constant: , line:133
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:133
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (net191), line:134, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (clk_ddr0_cken_buf), line:135, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (strobe), line:136, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (rst_l), line:137, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (sscan0), line:138, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (net224), line:139, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (scan0), line:140, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (scan1), line:141, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (scan2), line:142, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (scan3), line:143, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (net244), line:144, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ddr_se_buf), line:145, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (rclk), line:146, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (arst2_l), line:147, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ddr0_lpf_code_pre), line:260, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (scan3_pre), line:261, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (bscan_mode_ctl_in), line:21, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (spare_ddr0_paddata), line:21, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ddr_si), line:21, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ddr0_dll_bypass_l), line:22, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ddr0_bypass_data), line:22, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (spare_ddr0_pin), line:22, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (clkobs), line:22, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (spare_ddr0_pindata), line:23, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ctu_io_clkobs), line:23, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (tck), line:23, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (spare_ddr0_pad), line:23, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ddr_testmode_l), line:24, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ddr_se), line:24, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ps_select), line:24, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ddr_so), line:24, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (pad_ddr0_sscan_out), line:24, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (afo), line:24, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (bypass_enable), line:25, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (bscan_hiz_l_out), line:25, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (bscan_shift_dr_out), line:25, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ps_select_out), line:25, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (bscan_update_dr_out), line:26, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (vdd18), line:26, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (test_mode), line:26, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (serial_in), line:26, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (bypass_enable_out), line:27, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (bscan_clock_dr_out), line:27, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (serial_out), line:27, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (afi), line:27, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (bscan_mode_ctl_out), line:28, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (bscan_hiz_l_in), line:28, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_dq), line:28, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_dqs), line:28, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_cb), line:28, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_addr), line:29, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_ba), line:29, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_cs_l), line:29, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_we_l), line:29, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_cas_l), line:29, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_ras_l), line:30, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_cke), line:30, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_ck_n), line:30, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_ck_p), line:30, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ctu_ddr0_iodll_rst_l), line:31, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram_adbginit_l), line:31, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (pad_ddr0_bso), line:31, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ddr0_ddr1_cbd), line:31, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram_arst_l), line:32, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram_gdbginit_l), line:32, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (bscan_clock_dr_in), line:32, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ctu_ddr0_dll_delayctr), line:33, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (pad_ddr0_bsi), line:33, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (pad_ddr0_sscan_in), line:33, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ctu_io_sscan_se), line:34, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ctu_io_sscan_update), line:34, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ctu_global_snap), line:34, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram01_p_ref_res), line:35, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ddr0_ddr1_cbu), line:35, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (bscan_shift_dr_in), line:35, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram01_n_ref_res), line:36, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ddr0_ctu_dll_overflow), line:36, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (bscan_update_dr_in), line:36, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_io_ptr_clk_inv), line:37, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram_gclk), line:37, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_io_write_en_l), line:37, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_io_ras_l), line:38, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_io_cke), line:38, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (io_dram0_data_in), line:38, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_io_drive_data), line:38, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_io_addr), line:39, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (io_dram0_data_valid), line:39, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_io_pad_enable), line:39, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (io_dram0_ecc_in), line:40, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_io_data_out), line:40, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_io_drive_enable), line:40, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_io_channel_disabled), line:41, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram_grst_l), line:41, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (clk_ddr0_cken), line:41, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_io_cs_l), line:42, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_io_cas_l), line:42, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_io_clk_enable), line:42, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_io_bank), line:42, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (dram0_io_pad_clk_inv), line:43, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ddr0_ctu_dll_lock), line:43, parent:work@pad_ddr0
   |vpiNet:
   \_logic_net: (ddr0_lpf_code), line:43, parent:work@pad_ddr0
Object: \work_pad_ddr0 of type 3000
Object: \work_pad_ddr0 of type 32
Object: \bscan_mode_ctl_in of type 44
Object: \spare_ddr0_paddata of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr_si of type 44
Object: \ddr0_dll_bypass_l of type 44
Object: \ddr0_bypass_data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spare_ddr0_pin of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clkobs of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spare_ddr0_pindata of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_io_clkobs of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \tck of type 44
Object: \spare_ddr0_pad of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr_testmode_l of type 44
Object: \ddr_se of type 44
Object: \ps_select of type 44
Object: \ddr_so of type 44
Object: \pad_ddr0_sscan_out of type 44
Object: \afo of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bypass_enable of type 44
Object: \bscan_hiz_l_out of type 44
Object: \bscan_shift_dr_out of type 44
Object: \ps_select_out of type 44
Object: \bscan_update_dr_out of type 44
Object: \vdd18 of type 44
Object: \test_mode of type 44
Object: \serial_in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bypass_enable_out of type 44
Object: \bscan_clock_dr_out of type 44
Object: \serial_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \afi of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_mode_ctl_out of type 44
Object: \bscan_hiz_l_in of type 44
Object: \dram0_dq of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_dqs of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_cb of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_addr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_ba of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_cs_l of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_we_l of type 44
Object: \dram0_cas_l of type 44
Object: \dram0_ras_l of type 44
Object: \dram0_cke of type 44
Object: \dram0_ck_n of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_ck_p of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr0_iodll_rst_l of type 44
Object: \dram_adbginit_l of type 44
Object: \pad_ddr0_bso of type 44
Object: \ddr0_ddr1_cbd of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram_arst_l of type 44
Object: \dram_gdbginit_l of type 44
Object: \bscan_clock_dr_in of type 44
Object: \ctu_ddr0_dll_delayctr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \pad_ddr0_bsi of type 44
Object: \pad_ddr0_sscan_in of type 44
Object: \ctu_io_sscan_se of type 44
Object: \ctu_io_sscan_update of type 44
Object: \ctu_global_snap of type 44
Object: \dram01_p_ref_res of type 44
Object: \ddr0_ddr1_cbu of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_shift_dr_in of type 44
Object: \dram01_n_ref_res of type 44
Object: \ddr0_ctu_dll_overflow of type 44
Object: \bscan_update_dr_in of type 44
Object: \dram0_io_ptr_clk_inv of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram_gclk of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_io_write_en_l of type 44
Object: \dram0_io_ras_l of type 44
Object: \dram0_io_cke of type 44
Object: \io_dram0_data_in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_io_drive_data of type 44
Object: \dram0_io_addr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \io_dram0_data_valid of type 44
Object: \dram0_io_pad_enable of type 44
Object: \io_dram0_ecc_in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_io_data_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_io_drive_enable of type 44
Object: \dram0_io_channel_disabled of type 44
Object: \dram_grst_l of type 44
Object: \clk_ddr0_cken of type 44
Object: \dram0_io_cs_l of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_io_cas_l of type 44
Object: \dram0_io_clk_enable of type 44
Object: \dram0_io_bank of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_io_pad_clk_inv of type 44
Object: \ddr0_ctu_dll_lock of type 44
Object: \ddr0_lpf_code of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \pad_ddr0_header of type 32
Object: \gclk of type 44
Object: \ddr_rclk of type 44
Object: \so of type 44
Object: \si of type 44
Object: \gdbginit_l of type 44
Object: \grst_l of type 44
Object: \cluster_grst_l of type 44
Object: \dbginit_l of type 44
Object: \rclk of type 44
Object: \se of type 44
Object: \adbginit_l of type 44
Object: \arst_l of type 44
Object: \arst2_l of type 44
Object: \cluster_cken of type 44
Object: \ddr0_ddr_ch of type 32
Object: \arst_l_out of type 44
Object: \afo of type 44
Object: \serial_in of type 44
Object: \afi of type 44
Object: \serial_out of type 44
Object: \dram_io_data_out of type 44
Object: \spare_ddr_pin of type 44
Object: \spare_ddr_data of type 44
Object: \dram_io_ptr_clk_inv of type 44
Object: \io_dram_data_in of type 44
Object: \io_dram_ecc_in of type 44
Object: \dram_io_addr of type 44
Object: \dram_io_bank of type 44
Object: \dram_io_cs_l of type 44
Object: \dram_dq of type 44
Object: \dram_addr of type 44
Object: \dram_cb of type 44
Object: \dram_dqs of type 44
Object: \dram_ba of type 44
Object: \dram_ck_n of type 44
Object: \dram_ck_p of type 44
Object: \dram_cs_l of type 44
Object: \lpf_code of type 44
Object: \cbu of type 44
Object: \cbd of type 44
Object: \update_dr_in of type 44
Object: \mode_ctrl_in of type 44
Object: \shift_dr_in of type 44
Object: \clock_dr_in of type 44
Object: \hiz_n_in of type 44
Object: \testmode_l of type 44
Object: \test_mode of type 44
Object: \bypass_enable_out of type 44
Object: \ps_select_out of type 44
Object: \rclk of type 44
Object: \se of type 44
Object: \pad_clk_so of type 44
Object: \pad_clk_si of type 44
Object: \bso of type 44
Object: \bsi of type 44
Object: \mode_ctrl_out of type 44
Object: \update_dr_out of type 44
Object: \shift_dr_out of type 44
Object: \clock_dr_out of type 44
Object: \hiz_n_out of type 44
Object: \bypass_enable_in of type 44
Object: \ps_select_in of type 44
Object: \strobe of type 44
Object: \dram_io_clk_enable of type 44
Object: \dram_io_cke of type 44
Object: \dram_io_ras_l of type 44
Object: \dram_io_write_en_l of type 44
Object: \dram_io_cas_l of type 44
Object: \dram_cke of type 44
Object: \io_dram_data_valid of type 44
Object: \dram_ras_l of type 44
Object: \dram_we_l of type 44
Object: \dram_cas_l of type 44
Object: \burst_length_four of type 44
Object: \dram_io_pad_clk_inv of type 44
Object: \dram_io_pad_enable of type 44
Object: \dram_io_drive_enable of type 44
Object: \rst_l of type 44
Object: \dram_arst_l of type 44
Object: \dram_io_channel_disabled of type 44
Object: \dram_io_drive_data of type 44
Object: \vdd_h of type 44
Object: \ddr0_impctl_pulldown of type 32
Object: \z of type 44
Object: \from_csr of type 44
Object: \to_csr of type 44
Object: \tclk of type 44
Object: \ctu_global_snap of type 44
Object: \ctu_io_sscan_in of type 44
Object: \ctu_io_sscan_se of type 44
Object: \ctu_io_sscan_update of type 44
Object: \ctu_io_sscan_out of type 44
Object: \rclk of type 44
Object: \deltabit of type 44
Object: \hard_reset_n of type 44
Object: \clk_dis_l of type 44
Object: \we_csr of type 44
Object: \si of type 44
Object: \se of type 44
Object: \vdd18 of type 44
Object: \pad of type 44
Object: \so of type 44
Object: \ddr0_iodll_code_adjust of type 32
Object: \bypass_data of type 44
Object: \ddr_clk_in of type 44
Object: \delay_ctrl of type 44
Object: \io_dll_bypass_l of type 44
Object: \iodll_reset_l of type 44
Object: \s_controller_out of type 44
Object: \s_percent_ctrl_out of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ddr0_master_dll of type 32
Object: \ddr_testmode_l of type 44
Object: \bypass_data of type 44
Object: \lpf_out of type 44
Object: \delay_ctrl of type 44
Object: \so of type 44
Object: \io_dll_bypass_l of type 44
Object: \io_dll_reset_l of type 44
Object: \se of type 44
Object: \si of type 44
Object: \ddr_clk_in of type 44
Object: \iodll_lock of type 44
Object: \overflow of type 44
Object: \strobe of type 44
Object: \ddr0_impctl_pullup of type 32
Object: \z of type 44
Object: \from_csr of type 44
Object: \to_csr of type 44
Object: \rclk of type 44
Object: \so of type 44
Object: \deltabit of type 44
Object: \hard_reset_n of type 44
Object: \clk_dis_l of type 44
Object: \we_csr of type 44
Object: \si of type 44
Object: \se of type 44
Object: \ctu_io_sscan_se of type 44
Object: \vdd18 of type 44
Object: \ctu_io_sscan_in of type 44
Object: \ctu_io_sscan_out of type 44
Object: \ctu_io_sscan_update of type 44
Object: \pad of type 44
Object: \ctu_global_snap of type 44
Object: \tclk of type 44
Object: \I223 of type 32
Object: \z of type 44
Object: \a of type 44
Object: \I225 of type 32
Object: \z of type 44
Object: \a of type 44
Object: \lockup_latch of type 32
Object: \so of type 44
Object: \sd of type 44
Object: \ck of type 44
Object: \vdd of type 36
Object: \vss of type 36
Object: \net223 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \net243 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \net191 of type 36
Object: \clk_ddr0_cken_buf of type 36
Object: \strobe of type 36
Object: \rst_l of type 36
Object: \sscan0 of type 36
Object: \net224 of type 36
Object: \scan0 of type 36
Object: \scan1 of type 36
Object: \scan2 of type 36
Object: \scan3 of type 36
Object: \net244 of type 36
Object: \ddr_se_buf of type 36
Object: \rclk of type 36
Object: \arst2_l of type 36
Object: \ddr0_lpf_code_pre of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scan3_pre of type 36
Object: \bscan_mode_ctl_in of type 36
Object: \spare_ddr0_paddata of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr_si of type 36
Object: \ddr0_dll_bypass_l of type 36
Object: \ddr0_bypass_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spare_ddr0_pin of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clkobs of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spare_ddr0_pindata of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_io_clkobs of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \tck of type 36
Object: \spare_ddr0_pad of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr_testmode_l of type 36
Object: \ddr_se of type 36
Object: \ps_select of type 36
Object: \ddr_so of type 36
Object: \pad_ddr0_sscan_out of type 36
Object: \afo of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bypass_enable of type 36
Object: \bscan_hiz_l_out of type 36
Object: \bscan_shift_dr_out of type 36
Object: \ps_select_out of type 36
Object: \bscan_update_dr_out of type 36
Object: \vdd18 of type 36
Object: \test_mode of type 36
Object: \serial_in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bypass_enable_out of type 36
Object: \bscan_clock_dr_out of type 36
Object: \serial_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \afi of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_mode_ctl_out of type 36
Object: \bscan_hiz_l_in of type 36
Object: \dram0_dq of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_dqs of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_cb of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_addr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_ba of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_cs_l of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_we_l of type 36
Object: \dram0_cas_l of type 36
Object: \dram0_ras_l of type 36
Object: \dram0_cke of type 36
Object: \dram0_ck_n of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_ck_p of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr0_iodll_rst_l of type 36
Object: \dram_adbginit_l of type 36
Object: \pad_ddr0_bso of type 36
Object: \ddr0_ddr1_cbd of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram_arst_l of type 36
Object: \dram_gdbginit_l of type 36
Object: \bscan_clock_dr_in of type 36
Object: \ctu_ddr0_dll_delayctr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \pad_ddr0_bsi of type 36
Object: \pad_ddr0_sscan_in of type 36
Object: \ctu_io_sscan_se of type 36
Object: \ctu_io_sscan_update of type 36
Object: \ctu_global_snap of type 36
Object: \dram01_p_ref_res of type 36
Object: \ddr0_ddr1_cbu of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_shift_dr_in of type 36
Object: \dram01_n_ref_res of type 36
Object: \ddr0_ctu_dll_overflow of type 36
Object: \bscan_update_dr_in of type 36
Object: \dram0_io_ptr_clk_inv of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram_gclk of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_io_write_en_l of type 36
Object: \dram0_io_ras_l of type 36
Object: \dram0_io_cke of type 36
Object: \io_dram0_data_in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_io_drive_data of type 36
Object: \dram0_io_addr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \io_dram0_data_valid of type 36
Object: \dram0_io_pad_enable of type 36
Object: \io_dram0_ecc_in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_io_data_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_io_drive_enable of type 36
Object: \dram0_io_channel_disabled of type 36
Object: \dram_grst_l of type 36
Object: \clk_ddr0_cken of type 36
Object: \dram0_io_cs_l of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_io_cas_l of type 36
Object: \dram0_io_clk_enable of type 36
Object: \dram0_io_bank of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram0_io_pad_clk_inv of type 36
Object: \ddr0_ctu_dll_lock of type 36
Object: \ddr0_lpf_code of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_pad_ddr0 of type 32
Object: \bscan_mode_ctl_in of type 44
Object: \spare_ddr0_paddata of type 44
Object: \ddr_si of type 44
Object: \ddr0_dll_bypass_l of type 44
Object: \ddr0_bypass_data of type 44
Object: \spare_ddr0_pin of type 44
Object: \clkobs of type 44
Object: \spare_ddr0_pindata of type 44
Object: \ctu_io_clkobs of type 44
Object: \tck of type 44
Object: \spare_ddr0_pad of type 44
Object: \ddr_testmode_l of type 44
Object: \ddr_se of type 44
Object: \ps_select of type 44
Object: \ddr_so of type 44
Object: \pad_ddr0_sscan_out of type 44
Object: \afo of type 44
Object: \bypass_enable of type 44
Object: \bscan_hiz_l_out of type 44
Object: \bscan_shift_dr_out of type 44
Object: \ps_select_out of type 44
Object: \bscan_update_dr_out of type 44
Object: \vdd18 of type 44
Object: \test_mode of type 44
Object: \serial_in of type 44
Object: \bypass_enable_out of type 44
Object: \bscan_clock_dr_out of type 44
Object: \serial_out of type 44
Object: \afi of type 44
Object: \bscan_mode_ctl_out of type 44
Object: \bscan_hiz_l_in of type 44
Object: \dram0_dq of type 44
Object: \dram0_dqs of type 44
Object: \dram0_cb of type 44
Object: \dram0_addr of type 44
Object: \dram0_ba of type 44
Object: \dram0_cs_l of type 44
Object: \dram0_we_l of type 44
Object: \dram0_cas_l of type 44
Object: \dram0_ras_l of type 44
Object: \dram0_cke of type 44
Object: \dram0_ck_n of type 44
Object: \dram0_ck_p of type 44
Object: \ctu_ddr0_iodll_rst_l of type 44
Object: \dram_adbginit_l of type 44
Object: \pad_ddr0_bso of type 44
Object: \ddr0_ddr1_cbd of type 44
Object: \dram_arst_l of type 44
Object: \dram_gdbginit_l of type 44
Object: \bscan_clock_dr_in of type 44
Object: \ctu_ddr0_dll_delayctr of type 44
Object: \pad_ddr0_bsi of type 44
Object: \pad_ddr0_sscan_in of type 44
Object: \ctu_io_sscan_se of type 44
Object: \ctu_io_sscan_update of type 44
Object: \ctu_global_snap of type 44
Object: \dram01_p_ref_res of type 44
Object: \ddr0_ddr1_cbu of type 44
Object: \bscan_shift_dr_in of type 44
Object: \dram01_n_ref_res of type 44
Object: \ddr0_ctu_dll_overflow of type 44
Object: \bscan_update_dr_in of type 44
Object: \dram0_io_ptr_clk_inv of type 44
Object: \dram_gclk of type 44
Object: \dram0_io_write_en_l of type 44
Object: \dram0_io_ras_l of type 44
Object: \dram0_io_cke of type 44
Object: \io_dram0_data_in of type 44
Object: \dram0_io_drive_data of type 44
Object: \dram0_io_addr of type 44
Object: \io_dram0_data_valid of type 44
Object: \dram0_io_pad_enable of type 44
Object: \io_dram0_ecc_in of type 44
Object: \dram0_io_data_out of type 44
Object: \dram0_io_drive_enable of type 44
Object: \dram0_io_channel_disabled of type 44
Object: \dram_grst_l of type 44
Object: \clk_ddr0_cken of type 44
Object: \dram0_io_cs_l of type 44
Object: \dram0_io_cas_l of type 44
Object: \dram0_io_clk_enable of type 44
Object: \dram0_io_bank of type 44
Object: \dram0_io_pad_clk_inv of type 44
Object: \ddr0_ctu_dll_lock of type 44
Object: \ddr0_lpf_code of type 44
Object: \vdd of type 36
Object: \vss of type 36
Object: \net223 of type 36
Object: \net243 of type 36
Object: \net191 of type 36
Object: \clk_ddr0_cken_buf of type 36
Object: \strobe of type 36
Object: \rst_l of type 36
Object: \sscan0 of type 36
Object: \net224 of type 36
Object: \scan0 of type 36
Object: \scan1 of type 36
Object: \scan2 of type 36
Object: \scan3 of type 36
Object: \net244 of type 36
Object: \ddr_se_buf of type 36
Object: \rclk of type 36
Object: \arst2_l of type 36
Object: \ddr0_lpf_code_pre of type 36
Object: \scan3_pre of type 36
Object: \bscan_mode_ctl_in of type 36
Object: \spare_ddr0_paddata of type 36
Object: \ddr_si of type 36
Object: \ddr0_dll_bypass_l of type 36
Object: \ddr0_bypass_data of type 36
Object: \spare_ddr0_pin of type 36
Object: \clkobs of type 36
Object: \spare_ddr0_pindata of type 36
Object: \ctu_io_clkobs of type 36
Object: \tck of type 36
Object: \spare_ddr0_pad of type 36
Object: \ddr_testmode_l of type 36
Object: \ddr_se of type 36
Object: \ps_select of type 36
Object: \ddr_so of type 36
Object: \pad_ddr0_sscan_out of type 36
Object: \afo of type 36
Object: \bypass_enable of type 36
Object: \bscan_hiz_l_out of type 36
Object: \bscan_shift_dr_out of type 36
Object: \ps_select_out of type 36
Object: \bscan_update_dr_out of type 36
Object: \vdd18 of type 36
Object: \test_mode of type 36
Object: \serial_in of type 36
Object: \bypass_enable_out of type 36
Object: \bscan_clock_dr_out of type 36
Object: \serial_out of type 36
Object: \afi of type 36
Object: \bscan_mode_ctl_out of type 36
Object: \bscan_hiz_l_in of type 36
Object: \dram0_dq of type 36
Object: \dram0_dqs of type 36
Object: \dram0_cb of type 36
Object: \dram0_addr of type 36
Object: \dram0_ba of type 36
Object: \dram0_cs_l of type 36
Object: \dram0_we_l of type 36
Object: \dram0_cas_l of type 36
Object: \dram0_ras_l of type 36
Object: \dram0_cke of type 36
Object: \dram0_ck_n of type 36
Object: \dram0_ck_p of type 36
Object: \ctu_ddr0_iodll_rst_l of type 36
Object: \dram_adbginit_l of type 36
Object: \pad_ddr0_bso of type 36
Object: \ddr0_ddr1_cbd of type 36
Object: \dram_arst_l of type 36
Object: \dram_gdbginit_l of type 36
Object: \bscan_clock_dr_in of type 36
Object: \ctu_ddr0_dll_delayctr of type 36
Object: \pad_ddr0_bsi of type 36
Object: \pad_ddr0_sscan_in of type 36
Object: \ctu_io_sscan_se of type 36
Object: \ctu_io_sscan_update of type 36
Object: \ctu_global_snap of type 36
Object: \dram01_p_ref_res of type 36
Object: \ddr0_ddr1_cbu of type 36
Object: \bscan_shift_dr_in of type 36
Object: \dram01_n_ref_res of type 36
Object: \ddr0_ctu_dll_overflow of type 36
Object: \bscan_update_dr_in of type 36
Object: \dram0_io_ptr_clk_inv of type 36
Object: \dram_gclk of type 36
Object: \dram0_io_write_en_l of type 36
Object: \dram0_io_ras_l of type 36
Object: \dram0_io_cke of type 36
Object: \io_dram0_data_in of type 36
Object: \dram0_io_drive_data of type 36
Object: \dram0_io_addr of type 36
Object: \io_dram0_data_valid of type 36
Object: \dram0_io_pad_enable of type 36
Object: \io_dram0_ecc_in of type 36
Object: \dram0_io_data_out of type 36
Object: \dram0_io_drive_enable of type 36
Object: \dram0_io_channel_disabled of type 36
Object: \dram_grst_l of type 36
Object: \clk_ddr0_cken of type 36
Object: \dram0_io_cs_l of type 36
Object: \dram0_io_cas_l of type 36
Object: \dram0_io_clk_enable of type 36
Object: \dram0_io_bank of type 36
Object: \dram0_io_pad_clk_inv of type 36
Object: \ddr0_ctu_dll_lock of type 36
Object: \ddr0_lpf_code of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_pad_ddr0&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ccdb0] str=&#39;\work_pad_ddr0&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:21</a>.0-21.0&gt; [0x21ccff0] str=&#39;\bscan_mode_ctl_in&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:21</a>.0-21.0&gt; [0x21cd3b0] str=&#39;\spare_ddr0_paddata&#39; input port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:56</a>.0-56.0&gt; [0x21cd5d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:56</a>.0-56.0&gt; [0x21cdaf0] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:56</a>.0-56.0&gt; [0x21cdcd0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:21</a>.0-21.0&gt; [0x21cd930] str=&#39;\ddr_si&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:22</a>.0-22.0&gt; [0x21cded0] str=&#39;\ddr0_dll_bypass_l&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:22</a>.0-22.0&gt; [0x21ce040] str=&#39;\ddr0_bypass_data&#39; input port=5
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:57</a>.0-57.0&gt; [0x21ce1a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:57</a>.0-57.0&gt; [0x21ce4e0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:57</a>.0-57.0&gt; [0x21ce690] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:22</a>.0-22.0&gt; [0x21ce350] str=&#39;\spare_ddr0_pin&#39; input output port=6
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:69</a>.0-69.0&gt; [0x21ce890]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:69</a>.0-69.0&gt; [0x21cebb0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:69</a>.0-69.0&gt; [0x21ced60] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:22</a>.0-22.0&gt; [0x21cea20] str=&#39;\clkobs&#39; input output port=7
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-70" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:70</a>.0-70.0&gt; [0x21cef10]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-70" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:70</a>.0-70.0&gt; [0x21cf230] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-70" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:70</a>.0-70.0&gt; [0x21cf3e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:23</a>.0-23.0&gt; [0x21cf0a0] str=&#39;\spare_ddr0_pindata&#39; input port=8
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:58</a>.0-58.0&gt; [0x21cf590]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:58</a>.0-58.0&gt; [0x21cf8b0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:58</a>.0-58.0&gt; [0x21cfa60] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:23</a>.0-23.0&gt; [0x21cf720] str=&#39;\ctu_io_clkobs&#39; input port=9
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:59</a>.0-59.0&gt; [0x21cfc10]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:59</a>.0-59.0&gt; [0x21cff30] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:59</a>.0-59.0&gt; [0x21d00e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:23</a>.0-23.0&gt; [0x21d0290] str=&#39;\tck&#39; input port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:23</a>.0-23.0&gt; [0x21d03b0] str=&#39;\spare_ddr0_pad&#39; input output port=11
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-71" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:71</a>.0-71.0&gt; [0x21d04d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-71" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:71</a>.0-71.0&gt; [0x21d07a0] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-71" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:71</a>.0-71.0&gt; [0x21d0950] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:24</a>.0-24.0&gt; [0x21d0610] str=&#39;\ddr_testmode_l&#39; input port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:24</a>.0-24.0&gt; [0x21d0b50] str=&#39;\ddr_se&#39; input port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:24</a>.0-24.0&gt; [0x21d0cc0] str=&#39;\ps_select&#39; input port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:24</a>.0-24.0&gt; [0x21d0e50] str=&#39;\ddr_so&#39; output reg port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:24</a>.0-24.0&gt; [0x21d1000] str=&#39;\pad_ddr0_sscan_out&#39; output reg port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:24</a>.0-24.0&gt; [0x21d11b0] str=&#39;\afo&#39; input port=17
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:60</a>.0-60.0&gt; [0x21d1350]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:60</a>.0-60.0&gt; [0x21d1690] bits=&#39;00000000000000000000000010001111&#39;(32) range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:60</a>.0-60.0&gt; [0x21d1840] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:25</a>.0-25.0&gt; [0x21d19f0] str=&#39;\bypass_enable&#39; input port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:25</a>.0-25.0&gt; [0x21d1b10] str=&#39;\bscan_hiz_l_out&#39; output reg port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:25</a>.0-25.0&gt; [0x21d1c80] str=&#39;\bscan_shift_dr_out&#39; output reg port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:25</a>.0-25.0&gt; [0x21d1df0] str=&#39;\ps_select_out&#39; output reg port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:26</a>.0-26.0&gt; [0x21d1f80] str=&#39;\bscan_update_dr_out&#39; output reg port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:26</a>.0-26.0&gt; [0x21d2130] str=&#39;\vdd18&#39; input port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:26</a>.0-26.0&gt; [0x21d22e0] str=&#39;\test_mode&#39; input port=24
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:26</a>.0-26.0&gt; [0x21d2490] str=&#39;\serial_in&#39; input port=25
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:61</a>.0-61.0&gt; [0x21d2630]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:61</a>.0-61.0&gt; [0x21d2970] bits=&#39;00000000000000000000000010001111&#39;(32) range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:61</a>.0-61.0&gt; [0x21d2b20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:27</a>.0-27.0&gt; [0x21d27e0] str=&#39;\bypass_enable_out&#39; output reg port=26
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:27</a>.0-27.0&gt; [0x21d2d20] str=&#39;\bscan_clock_dr_out&#39; output reg port=27
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:27</a>.0-27.0&gt; [0x21d2e90] str=&#39;\serial_out&#39; output reg port=28
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:45</a>.0-45.0&gt; [0x21d3010]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:45</a>.0-45.0&gt; [0x21d3350] bits=&#39;00000000000000000000000010001111&#39;(32) range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:45</a>.0-45.0&gt; [0x21d3500] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:27</a>.0-27.0&gt; [0x21d31c0] str=&#39;\afi&#39; output reg port=29
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:46</a>.0-46.0&gt; [0x21d36b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:46</a>.0-46.0&gt; [0x21d39d0] bits=&#39;00000000000000000000000010001111&#39;(32) range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:46</a>.0-46.0&gt; [0x21d3b80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:28</a>.0-28.0&gt; [0x21d3840] str=&#39;\bscan_mode_ctl_out&#39; output reg port=30
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:28</a>.0-28.0&gt; [0x21d3d80] str=&#39;\bscan_hiz_l_in&#39; input port=31
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:28</a>.0-28.0&gt; [0x21d3ef0] str=&#39;\dram0_dq&#39; input output port=32
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-72" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:72</a>.0-72.0&gt; [0x21d4070]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-72" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:72</a>.0-72.0&gt; [0x21d43b0] bits=&#39;00000000000000000000000001111111&#39;(32) range=[31:0] int=127
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-72" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:72</a>.0-72.0&gt; [0x21d4560] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:28</a>.0-28.0&gt; [0x21d4220] str=&#39;\dram0_dqs&#39; input output port=33
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:73</a>.0-73.0&gt; [0x21d4710]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:73</a>.0-73.0&gt; [0x21d4a30] bits=&#39;00000000000000000000000000100011&#39;(32) range=[31:0] int=35
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:73</a>.0-73.0&gt; [0x21d4be0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:28</a>.0-28.0&gt; [0x21d48a0] str=&#39;\dram0_cb&#39; input output port=34
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-74" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:74</a>.0-74.0&gt; [0x21d1500]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-74" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:74</a>.0-74.0&gt; [0x21d51a0] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-74" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:74</a>.0-74.0&gt; [0x21d5350] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:29</a>.0-29.0&gt; [0x21d5010] str=&#39;\dram0_addr&#39; output reg port=35
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:47</a>.0-47.0&gt; [0x21d5500]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:47</a>.0-47.0&gt; [0x21d5820] bits=&#39;00000000000000000000000000001110&#39;(32) range=[31:0] int=14
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:47</a>.0-47.0&gt; [0x21d59d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:29</a>.0-29.0&gt; [0x21d5690] str=&#39;\dram0_ba&#39; output reg port=36
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:48</a>.0-48.0&gt; [0x21d5b80]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:48</a>.0-48.0&gt; [0x21d5ea0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:48</a>.0-48.0&gt; [0x21d6050] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:29</a>.0-29.0&gt; [0x21d5d10] str=&#39;\dram0_cs_l&#39; output reg port=37
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:49</a>.0-49.0&gt; [0x21d6200]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:49</a>.0-49.0&gt; [0x21d6520] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:49</a>.0-49.0&gt; [0x21d66d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:29</a>.0-29.0&gt; [0x21d6390] str=&#39;\dram0_we_l&#39; output reg port=38
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:29</a>.0-29.0&gt; [0x21d68d0] str=&#39;\dram0_cas_l&#39; output reg port=39
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:30</a>.0-30.0&gt; [0x21d6a40] str=&#39;\dram0_ras_l&#39; output reg port=40
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:30</a>.0-30.0&gt; [0x21d6bd0] str=&#39;\dram0_cke&#39; output reg port=41
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:30</a>.0-30.0&gt; [0x21d6d80] str=&#39;\dram0_ck_n&#39; output reg port=42
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:50</a>.0-50.0&gt; [0x21d6f20]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:50</a>.0-50.0&gt; [0x21d7260] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:50</a>.0-50.0&gt; [0x21d7410] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:30</a>.0-30.0&gt; [0x21d70d0] str=&#39;\dram0_ck_p&#39; output reg port=43
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:51</a>.0-51.0&gt; [0x21d75c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:51</a>.0-51.0&gt; [0x21d78e0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:51</a>.0-51.0&gt; [0x21d7a90] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:31</a>.0-31.0&gt; [0x21d7750] str=&#39;\ctu_ddr0_iodll_rst_l&#39; input port=44
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:31</a>.0-31.0&gt; [0x21d7c90] str=&#39;\dram_adbginit_l&#39; input port=45
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:31</a>.0-31.0&gt; [0x21d7e00] str=&#39;\pad_ddr0_bso&#39; output reg port=46
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:31</a>.0-31.0&gt; [0x21d7f90] str=&#39;\ddr0_ddr1_cbd&#39; output reg port=47
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:52</a>.0-52.0&gt; [0x21d8130]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:52</a>.0-52.0&gt; [0x21d8470] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:52</a>.0-52.0&gt; [0x21d8620] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:32</a>.0-32.0&gt; [0x21d82e0] str=&#39;\dram_arst_l&#39; input port=48
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:32</a>.0-32.0&gt; [0x21d8820] str=&#39;\dram_gdbginit_l&#39; input port=49
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:32</a>.0-32.0&gt; [0x21d8990] str=&#39;\bscan_clock_dr_in&#39; input port=50
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:33</a>.0-33.0&gt; [0x21d8b20] str=&#39;\ctu_ddr0_dll_delayctr&#39; input port=51
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:62</a>.0-62.0&gt; [0x21d8cc0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:62</a>.0-62.0&gt; [0x21d9000] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:62</a>.0-62.0&gt; [0x21d91b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:33</a>.0-33.0&gt; [0x21d8e70] str=&#39;\pad_ddr0_bsi&#39; input port=52
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:33</a>.0-33.0&gt; [0x21d93b0] str=&#39;\pad_ddr0_sscan_in&#39; input port=53
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:34</a>.0-34.0&gt; [0x21d9520] str=&#39;\ctu_io_sscan_se&#39; input port=54
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:34</a>.0-34.0&gt; [0x21d96b0] str=&#39;\ctu_io_sscan_update&#39; input port=55
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:34</a>.0-34.0&gt; [0x21d9860] str=&#39;\ctu_global_snap&#39; input port=56
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:35</a>.0-35.0&gt; [0x21d9a10] str=&#39;\dram01_p_ref_res&#39; input port=57
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:35</a>.0-35.0&gt; [0x21d9bc0] str=&#39;\ddr0_ddr1_cbu&#39; output reg port=58
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:53</a>.0-53.0&gt; [0x21d9d60]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:53</a>.0-53.0&gt; [0x21da0a0] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:53</a>.0-53.0&gt; [0x21da250] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:35</a>.0-35.0&gt; [0x21d9f10] str=&#39;\bscan_shift_dr_in&#39; input port=59
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:36</a>.0-36.0&gt; [0x21da450] str=&#39;\dram01_n_ref_res&#39; input port=60
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:36</a>.0-36.0&gt; [0x21da5c0] str=&#39;\ddr0_ctu_dll_overflow&#39; output reg port=61
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:36</a>.0-36.0&gt; [0x21da750] str=&#39;\bscan_update_dr_in&#39; input port=62
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:37</a>.0-37.0&gt; [0x21da900] str=&#39;\dram0_io_ptr_clk_inv&#39; input port=63
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:63</a>.0-63.0&gt; [0x21daaa0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:63</a>.0-63.0&gt; [0x21dade0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:63</a>.0-63.0&gt; [0x21daf90] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:37</a>.0-37.0&gt; [0x21dac50] str=&#39;\dram_gclk&#39; input port=64
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:64</a>.0-64.0&gt; [0x21db140]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:64</a>.0-64.0&gt; [0x21db460] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:64</a>.0-64.0&gt; [0x21db610] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:37</a>.0-37.0&gt; [0x21db2d0] str=&#39;\dram0_io_write_en_l&#39; input port=65
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:38</a>.0-38.0&gt; [0x21c0840] str=&#39;\dram0_io_ras_l&#39; input port=66
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:38</a>.0-38.0&gt; [0x21c0430] str=&#39;\dram0_io_cke&#39; input port=67
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:38</a>.0-38.0&gt; [0x21c0290] str=&#39;\io_dram0_data_in&#39; output reg port=68
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:54</a>.0-54.0&gt; [0x21bff50]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:54</a>.0-54.0&gt; [0x21dbbd0] bits=&#39;00000000000000000000000011111111&#39;(32) range=[31:0] int=255
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:54</a>.0-54.0&gt; [0x21dbcf0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:38</a>.0-38.0&gt; [0x21d4d90] str=&#39;\dram0_io_drive_data&#39; input port=69
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:39</a>.0-39.0&gt; [0x21dbe10] str=&#39;\dram0_io_addr&#39; input port=70
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:65</a>.0-65.0&gt; [0x21dbf30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:65</a>.0-65.0&gt; [0x21dc170] bits=&#39;00000000000000000000000000001110&#39;(32) range=[31:0] int=14
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:65</a>.0-65.0&gt; [0x21dc290] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:39</a>.0-39.0&gt; [0x21dc050] str=&#39;\io_dram0_data_valid&#39; output reg port=71
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:39</a>.0-39.0&gt; [0x21dc3b0] str=&#39;\dram0_io_pad_enable&#39; input port=72
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:40</a>.0-40.0&gt; [0x21dc4d0] str=&#39;\io_dram0_ecc_in&#39; output reg port=73
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:55</a>.0-55.0&gt; [0x21dc5f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:55</a>.0-55.0&gt; [0x21dc830] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:55</a>.0-55.0&gt; [0x21dc950] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:40</a>.0-40.0&gt; [0x21dc710] str=&#39;\dram0_io_data_out&#39; input port=74
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:66</a>.0-66.0&gt; [0x21dca70]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:66</a>.0-66.0&gt; [0x21dccb0] bits=&#39;00000000000000000000000100011111&#39;(32) range=[31:0] int=287
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:66</a>.0-66.0&gt; [0x21dcdd0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:40</a>.0-40.0&gt; [0x21dcb90] str=&#39;\dram0_io_drive_enable&#39; input port=75
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:41</a>.0-41.0&gt; [0x21dcef0] str=&#39;\dram0_io_channel_disabled&#39; input port=76
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:41</a>.0-41.0&gt; [0x21dd010] str=&#39;\dram_grst_l&#39; input port=77
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:41</a>.0-41.0&gt; [0x21dd130] str=&#39;\clk_ddr0_cken&#39; input port=78
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:42</a>.0-42.0&gt; [0x21dd250] str=&#39;\dram0_io_cs_l&#39; input port=79
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:67</a>.0-67.0&gt; [0x21dd370]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:67</a>.0-67.0&gt; [0x21dd5b0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:67</a>.0-67.0&gt; [0x21dd6d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:42</a>.0-42.0&gt; [0x21dd490] str=&#39;\dram0_io_cas_l&#39; input port=80
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:42</a>.0-42.0&gt; [0x21dd7f0] str=&#39;\dram0_io_clk_enable&#39; input port=81
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:42</a>.0-42.0&gt; [0x21dd910] str=&#39;\dram0_io_bank&#39; input port=82
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:68</a>.0-68.0&gt; [0x21dda30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:68</a>.0-68.0&gt; [0x21ddc70] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:68</a>.0-68.0&gt; [0x21ddd90] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:43</a>.0-43.0&gt; [0x21ddb50] str=&#39;\dram0_io_pad_clk_inv&#39; input port=83
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:43</a>.0-43.0&gt; [0x21ddeb0] str=&#39;\ddr0_ctu_dll_lock&#39; output reg port=84
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:43</a>.0-43.0&gt; [0x21ddfd0] str=&#39;\ddr0_lpf_code&#39; output reg port=85
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:44</a>.0-44.0&gt; [0x21de0f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:44</a>.0-44.0&gt; [0x21de3f0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:44</a>.0-44.0&gt; [0x21de5a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21de260] str=&#39;\pad_ddr0_header&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21df9a0] str=&#39;\work_pad_ddr0::bw_clk_cl_ddr_ddr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21dfac0] str=&#39;\gclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21dfbe0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21dfdc0] str=&#39;\ddr_rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21dfee0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e00c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e01e0] str=&#39;\ddr_so_pre_latch&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e03e0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e0500] str=&#39;\scan3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e0750] str=&#39;\gdbginit_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e0870] str=&#39;\dram_gdbginit_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e0a70] str=&#39;\grst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e0b90] str=&#39;\dram_grst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e0d90] str=&#39;\cluster_grst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e0eb0] str=&#39;\rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e10b0] str=&#39;\dbginit_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e11d0] str=&#39;\net191&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e1410] str=&#39;\rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e1530] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e1730] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e1850] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e1a50] str=&#39;\adbginit_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e1b70] str=&#39;\dram_adbginit_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e1d70] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e1e90] str=&#39;\dram_arst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e2090] str=&#39;\arst2_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e21b0] str=&#39;\arst2_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e23b0] str=&#39;\cluster_cken&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e24d0] str=&#39;\clk_ddr0_cken_buf&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e26b0] str=&#39;\ddr0_ddr_ch&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e7ae0] str=&#39;\work_pad_ddr0::ddr_ch&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e7c00] str=&#39;\arst_l_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e7d20] str=&#39;\arst2_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e7e40] str=&#39;\afo&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e7f60]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8080] str=&#39;\serial_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e81a0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e82c0] str=&#39;\afi&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e83e0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8500] str=&#39;\serial_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8620]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8740] str=&#39;\dram_io_data_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8860]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8980] str=&#39;\spare_ddr_pin&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8aa0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8bc0] str=&#39;\spare_ddr_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8ce0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8e00] str=&#39;\dram_io_ptr_clk_inv&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8f20]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9040] str=&#39;\io_dram_data_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9160]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9280] str=&#39;\io_dram_ecc_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e93a0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e94c0] str=&#39;\dram_io_addr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e95e0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9700] str=&#39;\dram_io_bank&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9820]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e99e0] str=&#39;\dram_io_cs_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9b00]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9cc0] str=&#39;\dram_dq&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9de0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9fa0] str=&#39;\dram_addr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ea0c0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ea340] str=&#39;\dram_cb&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ea460]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ea620] str=&#39;\dram_dqs&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ea740]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ea900] str=&#39;\dram_ba&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eaa20]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eabe0] str=&#39;\dram_ck_n&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ead00]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eaec0] str=&#39;\dram_ck_p&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eafe0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eb1a0] str=&#39;\dram_cs_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eb2c0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eb480] str=&#39;\lpf_code&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eb5a0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eb760] str=&#39;\cbu&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eb880]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eba40] str=&#39;\cbd&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ebb60]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ebd20] str=&#39;\update_dr_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ebe40] str=&#39;\bscan_update_dr_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ec000] str=&#39;\mode_ctrl_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ec120] str=&#39;\bscan_mode_ctl_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ec2e0] str=&#39;\shift_dr_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ec400] str=&#39;\bscan_shift_dr_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ec5c0] str=&#39;\clock_dr_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ec6e0] str=&#39;\bscan_clock_dr_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ec8a0] str=&#39;\hiz_n_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ec9c0] str=&#39;\bscan_hiz_l_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ecb80] str=&#39;\testmode_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ecca0] str=&#39;\ddr_testmode_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ece60] str=&#39;\test_mode&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ecf80] str=&#39;\test_mode&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ed300] str=&#39;\bypass_enable_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ed420] str=&#39;\bypass_enable_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ed540] str=&#39;\ps_select_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ed660] str=&#39;\ps_select_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ed820] str=&#39;\rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ed940] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21edb00] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21edc20] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21edde0] str=&#39;\pad_clk_so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21edf00] str=&#39;\scan0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ee0e0] str=&#39;\pad_clk_si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ee200] str=&#39;\ddr_si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ee400] str=&#39;\bso&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ee520] str=&#39;\pad_ddr0_bso&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ee720] str=&#39;\bsi&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ee840] str=&#39;\pad_ddr0_bsi&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eea40] str=&#39;\mode_ctrl_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eeb60] str=&#39;\bscan_mode_ctl_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eed60] str=&#39;\update_dr_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eee80] str=&#39;\bscan_update_dr_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ef080] str=&#39;\shift_dr_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ef1a0] str=&#39;\bscan_shift_dr_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ef3a0] str=&#39;\clock_dr_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ef4c0] str=&#39;\bscan_clock_dr_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ef6c0] str=&#39;\hiz_n_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ef7e0] str=&#39;\bscan_hiz_l_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ef9e0] str=&#39;\bypass_enable_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21efb00] str=&#39;\bypass_enable&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21efd00] str=&#39;\ps_select_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21efe20] str=&#39;\ps_select&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0020] str=&#39;\strobe&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0140] str=&#39;\strobe&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0340] str=&#39;\dram_io_clk_enable&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0460] str=&#39;\dram0_io_clk_enable&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0660] str=&#39;\dram_io_cke&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0780] str=&#39;\dram0_io_cke&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0980] str=&#39;\dram_io_ras_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0aa0] str=&#39;\dram0_io_ras_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0ca0] str=&#39;\dram_io_write_en_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0dc0] str=&#39;\dram0_io_write_en_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0fc0] str=&#39;\dram_io_cas_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f10e0] str=&#39;\dram0_io_cas_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f12e0] str=&#39;\dram_cke&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f1400] str=&#39;\dram0_cke&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f1600] str=&#39;\io_dram_data_valid&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f1720] str=&#39;\io_dram0_data_valid&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f1920] str=&#39;\dram_ras_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f1a40] str=&#39;\dram0_ras_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f1c40] str=&#39;\dram_we_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f1d60] str=&#39;\dram0_we_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f1f60] str=&#39;\dram_cas_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f2080] str=&#39;\dram0_cas_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f2280] str=&#39;\burst_length_four&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f23a0] str=&#39;\vdd&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f25a0] str=&#39;\dram_io_pad_clk_inv&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f26c0] str=&#39;\dram0_io_pad_clk_inv&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f28c0] str=&#39;\dram_io_pad_enable&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f29e0] str=&#39;\dram0_io_pad_enable&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f2be0] str=&#39;\dram_io_drive_enable&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f2d00] str=&#39;\dram0_io_drive_enable&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f2f00] str=&#39;\rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f3020] str=&#39;\rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f3220] str=&#39;\dram_arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f3340] str=&#39;\dram_arst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ed0f0] str=&#39;\dram_io_channel_disabled&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f38e0] str=&#39;\dram0_io_channel_disabled&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f3a00] str=&#39;\dram_io_drive_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f3b20] str=&#39;\dram0_io_drive_data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f3c40] str=&#39;\vdd_h&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f3d60] str=&#39;\vdd18&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f3f20] str=&#39;\ddr0_impctl_pulldown&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f58b0] str=&#39;\work_pad_ddr0::bw_io_ddr_impctl_pulldown&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f5a10] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f5b30]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f5ce0] str=&#39;\from_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f5e00]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f5fc0] str=&#39;\to_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f60e0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f62a0] str=&#39;\tclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f63c0] str=&#39;\tck&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f65d0] str=&#39;\ctu_global_snap&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f66f0] str=&#39;\ctu_global_snap&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f68b0] str=&#39;\ctu_io_sscan_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f69d0] str=&#39;\sscan0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f6b90] str=&#39;\ctu_io_sscan_se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f6cb0] str=&#39;\ctu_io_sscan_se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f6e70] str=&#39;\ctu_io_sscan_update&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f6f90] str=&#39;\ctu_io_sscan_update&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7190] str=&#39;\ctu_io_sscan_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f72b0] str=&#39;\pad_ddr0_sscan_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7470] str=&#39;\rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7590] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7750] str=&#39;\deltabit&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7870] str=&#39;\net244&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7a30] str=&#39;\hard_reset_n&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7b50] str=&#39;\rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7d50] str=&#39;\clk_dis_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7e70] str=&#39;\clk_ddr0_cken_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f8070] str=&#39;\we_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f8190] str=&#39;\vss&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f8390] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f84b0] str=&#39;\scan1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f86b0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f87d0] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f8a70] str=&#39;\vdd18&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f8b90] str=&#39;\vdd18&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f8d70] str=&#39;\pad&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f8e90] str=&#39;\dram01_n_ref_res&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f9090] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f91b0] str=&#39;\scan2&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21f9390] str=&#39;\ddr0_iodll_code_adjust&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fa2c0] str=&#39;\work_pad_ddr0::bw_iodll_code_adjust&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fa3e0] str=&#39;\bypass_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fa500] str=&#39;\ddr0_bypass_data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fa700] str=&#39;\ddr_clk_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fa820] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21faa00] str=&#39;\delay_ctrl&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fab20] str=&#39;\ctu_ddr0_dll_delayctr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fad20] str=&#39;\io_dll_bypass_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fae40] str=&#39;\ddr0_dll_bypass_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fb090] str=&#39;\iodll_reset_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fb1b0] str=&#39;\ctu_ddr0_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fb3b0] str=&#39;\s_controller_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fb4d0] str=&#39;\ddr0_lpf_code_pre&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fb6d0] str=&#39;\s_percent_ctrl_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fb7f0] str=&#39;\ddr0_lpf_code&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fb9f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fbb10] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fbd50] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fbe70] str=&#39;\scan3_pre&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fc070] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fc190] str=&#39;\scan3&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fc370] str=&#39;\ddr0_master_dll&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fd600] str=&#39;\work_pad_ddr0::bw_iodll&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fd720] str=&#39;\ddr_testmode_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fd840] str=&#39;\ddr_testmode_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fda40] str=&#39;\bypass_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fdb60]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fdd40] str=&#39;\lpf_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fde60]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fe060] str=&#39;\delay_ctrl&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fe180]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fe3d0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fe4f0] str=&#39;\scan3_pre&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fe6f0] str=&#39;\io_dll_bypass_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fe810] str=&#39;\ddr0_dll_bypass_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fea10] str=&#39;\io_dll_reset_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21feb30] str=&#39;\ctu_ddr0_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fed30] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fee50] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ff090] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ff1b0] str=&#39;\scan2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ff3b0] str=&#39;\ddr_clk_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ff4d0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ff6d0] str=&#39;\iodll_lock&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ff7f0] str=&#39;\ddr0_ctu_dll_lock&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ff9f0] str=&#39;\overflow&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ffb10] str=&#39;\ddr0_ctu_dll_overflow&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ffd10] str=&#39;\strobe&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ffe30] str=&#39;\strobe&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2200010] str=&#39;\ddr0_impctl_pullup&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2201a10] str=&#39;\work_pad_ddr0::bw_io_ddr_impctl_pullup&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2201b30] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2201c50]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2201e00] str=&#39;\from_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2201f20]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202100] str=&#39;\to_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202220]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202420] str=&#39;\rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202540] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202790] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x22028b0] str=&#39;\scan1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202ab0] str=&#39;\deltabit&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202bd0] str=&#39;\net224&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202dd0] str=&#39;\hard_reset_n&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202ef0] str=&#39;\rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x22030f0] str=&#39;\clk_dis_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203210] str=&#39;\clk_ddr0_cken_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203450] str=&#39;\we_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203570] str=&#39;\vss&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203770] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203890] str=&#39;\scan0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203a90] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203bb0] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203db0] str=&#39;\ctu_io_sscan_se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203ed0] str=&#39;\ctu_io_sscan_se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204040] str=&#39;\vdd18&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204160] str=&#39;\vdd18&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204320] str=&#39;\ctu_io_sscan_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204440] str=&#39;\pad_ddr0_sscan_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204600] str=&#39;\ctu_io_sscan_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204720] str=&#39;\sscan0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x22048e0] str=&#39;\ctu_io_sscan_update&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204a00] str=&#39;\ctu_io_sscan_update&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204c80] str=&#39;\pad&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204da0] str=&#39;\dram01_p_ref_res&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204f60] str=&#39;\ctu_global_snap&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2205080] str=&#39;\ctu_global_snap&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2205280] str=&#39;\tclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x22053a0] str=&#39;\tck&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-312" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:312</a>.0-312.0&gt; [0x2205580] str=&#39;\I223&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2205c40] str=&#39;\work_pad_ddr0::bw_u1_buf_40x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-312" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:312</a>.0-312.0&gt; [0x2205d80] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-312" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:312</a>.0-312.0&gt; [0x2205ea0] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-312" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:312</a>.0-312.0&gt; [0x22060a0] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-312" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:312</a>.0-312.0&gt; [0x22061c0] str=&#39;\ddr_se&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-315" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:315</a>.0-315.0&gt; [0x22063a0] str=&#39;\I225&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2206610] str=&#39;\work_pad_ddr0::bw_u1_buf_40x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-315" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:315</a>.0-315.0&gt; [0x2206730] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-315" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:315</a>.0-315.0&gt; [0x2206850] str=&#39;\clk_ddr0_cken_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-315" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:315</a>.0-315.0&gt; [0x22069c0] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-315" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:315</a>.0-315.0&gt; [0x2206ae0] str=&#39;\clk_ddr0_cken&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-318" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:318</a>.0-318.0&gt; [0x2206ca0] str=&#39;\lockup_latch&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2207320] str=&#39;\work_pad_ddr0::bw_u1_scanl_2x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-318" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:318</a>.0-318.0&gt; [0x2207440] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-318" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:318</a>.0-318.0&gt; [0x2207560] str=&#39;\ddr_so&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-318" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:318</a>.0-318.0&gt; [0x2207760] str=&#39;\sd&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-318" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:318</a>.0-318.0&gt; [0x2207880] str=&#39;\ddr_so_pre_latch&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-318" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:318</a>.0-318.0&gt; [0x2207a60] str=&#39;\ck&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-318" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:318</a>.0-318.0&gt; [0x2207b80] str=&#39;\rclk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:129</a>.0-129.0&gt; [0x2207da0] str=&#39;\vdd&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:130</a>.0-130.0&gt; [0x2207ec0] str=&#39;\vss&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-132" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:132</a>.0-132.0&gt; [0x2208030] str=&#39;\net223&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-132" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:132</a>.0-132.0&gt; [0x2208190]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-132" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:132</a>.0-132.0&gt; [0x22085f0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-132" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:132</a>.0-132.0&gt; [0x22087d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-133" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:133</a>.0-133.0&gt; [0x2208430] str=&#39;\net243&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-133" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:133</a>.0-133.0&gt; [0x2208980]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-133" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:133</a>.0-133.0&gt; [0x2208c60] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-133" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:133</a>.0-133.0&gt; [0x2208e10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-134" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:134</a>.0-134.0&gt; [0x2208af0] str=&#39;\net191&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-135" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:135</a>.0-135.0&gt; [0x2209010] str=&#39;\clk_ddr0_cken_buf&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-136" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:136</a>.0-136.0&gt; [0x2209180] str=&#39;\strobe&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-137" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:137</a>.0-137.0&gt; [0x22092f0] str=&#39;\rst_l&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-138" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:138</a>.0-138.0&gt; [0x2209460] str=&#39;\sscan0&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-139" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:139</a>.0-139.0&gt; [0x22095d0] str=&#39;\net224&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-140" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:140</a>.0-140.0&gt; [0x2209740] str=&#39;\scan0&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-141" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:141</a>.0-141.0&gt; [0x22098b0] str=&#39;\scan1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-142" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:142</a>.0-142.0&gt; [0x2209a20] str=&#39;\scan2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-143" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:143</a>.0-143.0&gt; [0x2209b90] str=&#39;\scan3&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-144" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:144</a>.0-144.0&gt; [0x2209d00] str=&#39;\net244&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-145" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:145</a>.0-145.0&gt; [0x2209e70] str=&#39;\ddr_se_buf&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-146" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:146</a>.0-146.0&gt; [0x2209fe0] str=&#39;\rclk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:147</a>.0-147.0&gt; [0x220a150] str=&#39;\arst2_l&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-260" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:260</a>.0-260.0&gt; [0x220a2c0] str=&#39;\ddr0_lpf_code_pre&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-260" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:260</a>.0-260.0&gt; [0x220a3e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-260" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:260</a>.0-260.0&gt; [0x220a6c0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-260" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:260</a>.0-260.0&gt; [0x220a870] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-261" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:261</a>.0-261.0&gt; [0x220a550] str=&#39;\scan3_pre&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ccdb0] str=&#39;\work_pad_ddr0&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:21</a>.0-21.0&gt; [0x21ccff0] str=&#39;\bscan_mode_ctl_in&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:21</a>.0-21.0&gt; [0x21cd3b0] str=&#39;\spare_ddr0_paddata&#39; input basic_prep port=2 range=[6:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:56</a>.0-56.0&gt; [0x21cd5d0] basic_prep range=[6:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:56</a>.0-56.0&gt; [0x21cdaf0] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:56</a>.0-56.0&gt; [0x21cdcd0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:21</a>.0-21.0&gt; [0x21cd930] str=&#39;\ddr_si&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:22</a>.0-22.0&gt; [0x21cded0] str=&#39;\ddr0_dll_bypass_l&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:22</a>.0-22.0&gt; [0x21ce040] str=&#39;\ddr0_bypass_data&#39; input basic_prep port=5 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:57</a>.0-57.0&gt; [0x21ce1a0] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:57</a>.0-57.0&gt; [0x21ce4e0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:57</a>.0-57.0&gt; [0x21ce690] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:22</a>.0-22.0&gt; [0x21ce350] str=&#39;\spare_ddr0_pin&#39; input output basic_prep port=6 range=[2:2]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:69</a>.0-69.0&gt; [0x21ce890] basic_prep range=[2:2]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:69</a>.0-69.0&gt; [0x21cebb0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:69</a>.0-69.0&gt; [0x21ced60] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:22</a>.0-22.0&gt; [0x21cea20] str=&#39;\clkobs&#39; input output basic_prep port=7 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-70" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:70</a>.0-70.0&gt; [0x21cef10] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-70" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:70</a>.0-70.0&gt; [0x21cf230] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-70" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:70</a>.0-70.0&gt; [0x21cf3e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:23</a>.0-23.0&gt; [0x21cf0a0] str=&#39;\spare_ddr0_pindata&#39; input basic_prep port=8 range=[2:2]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:58</a>.0-58.0&gt; [0x21cf590] basic_prep range=[2:2]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:58</a>.0-58.0&gt; [0x21cf8b0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:58</a>.0-58.0&gt; [0x21cfa60] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:23</a>.0-23.0&gt; [0x21cf720] str=&#39;\ctu_io_clkobs&#39; input basic_prep port=9 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:59</a>.0-59.0&gt; [0x21cfc10] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:59</a>.0-59.0&gt; [0x21cff30] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:59</a>.0-59.0&gt; [0x21d00e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:23</a>.0-23.0&gt; [0x21d0290] str=&#39;\tck&#39; input basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:23</a>.0-23.0&gt; [0x21d03b0] str=&#39;\spare_ddr0_pad&#39; input output basic_prep port=11 range=[6:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-71" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:71</a>.0-71.0&gt; [0x21d04d0] basic_prep range=[6:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-71" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:71</a>.0-71.0&gt; [0x21d07a0] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-71" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:71</a>.0-71.0&gt; [0x21d0950] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:24</a>.0-24.0&gt; [0x21d0610] str=&#39;\ddr_testmode_l&#39; input basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:24</a>.0-24.0&gt; [0x21d0b50] str=&#39;\ddr_se&#39; input basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:24</a>.0-24.0&gt; [0x21d0cc0] str=&#39;\ps_select&#39; input basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:24</a>.0-24.0&gt; [0x21d0e50] str=&#39;\ddr_so&#39; output reg basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:24</a>.0-24.0&gt; [0x21d1000] str=&#39;\pad_ddr0_sscan_out&#39; output reg basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:24</a>.0-24.0&gt; [0x21d11b0] str=&#39;\afo&#39; input basic_prep port=17 range=[143:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:60</a>.0-60.0&gt; [0x21d1350] basic_prep range=[143:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:60</a>.0-60.0&gt; [0x21d1690] bits=&#39;00000000000000000000000010001111&#39;(32) basic_prep range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:60</a>.0-60.0&gt; [0x21d1840] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:25</a>.0-25.0&gt; [0x21d19f0] str=&#39;\bypass_enable&#39; input basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:25</a>.0-25.0&gt; [0x21d1b10] str=&#39;\bscan_hiz_l_out&#39; output reg basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:25</a>.0-25.0&gt; [0x21d1c80] str=&#39;\bscan_shift_dr_out&#39; output reg basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:25</a>.0-25.0&gt; [0x21d1df0] str=&#39;\ps_select_out&#39; output reg basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:26</a>.0-26.0&gt; [0x21d1f80] str=&#39;\bscan_update_dr_out&#39; output reg basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:26</a>.0-26.0&gt; [0x21d2130] str=&#39;\vdd18&#39; input basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:26</a>.0-26.0&gt; [0x21d22e0] str=&#39;\test_mode&#39; input basic_prep port=24 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:26</a>.0-26.0&gt; [0x21d2490] str=&#39;\serial_in&#39; input basic_prep port=25 range=[143:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:61</a>.0-61.0&gt; [0x21d2630] basic_prep range=[143:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:61</a>.0-61.0&gt; [0x21d2970] bits=&#39;00000000000000000000000010001111&#39;(32) basic_prep range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:61</a>.0-61.0&gt; [0x21d2b20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:27</a>.0-27.0&gt; [0x21d27e0] str=&#39;\bypass_enable_out&#39; output reg basic_prep port=26 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:27</a>.0-27.0&gt; [0x21d2d20] str=&#39;\bscan_clock_dr_out&#39; output reg basic_prep port=27 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:27</a>.0-27.0&gt; [0x21d2e90] str=&#39;\serial_out&#39; output reg basic_prep port=28 range=[143:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:45</a>.0-45.0&gt; [0x21d3010] basic_prep range=[143:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:45</a>.0-45.0&gt; [0x21d3350] bits=&#39;00000000000000000000000010001111&#39;(32) basic_prep range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:45</a>.0-45.0&gt; [0x21d3500] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:27</a>.0-27.0&gt; [0x21d31c0] str=&#39;\afi&#39; output reg basic_prep port=29 range=[143:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:46</a>.0-46.0&gt; [0x21d36b0] basic_prep range=[143:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:46</a>.0-46.0&gt; [0x21d39d0] bits=&#39;00000000000000000000000010001111&#39;(32) basic_prep range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:46</a>.0-46.0&gt; [0x21d3b80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:28</a>.0-28.0&gt; [0x21d3840] str=&#39;\bscan_mode_ctl_out&#39; output reg basic_prep port=30 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:28</a>.0-28.0&gt; [0x21d3d80] str=&#39;\bscan_hiz_l_in&#39; input basic_prep port=31 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:28</a>.0-28.0&gt; [0x21d3ef0] str=&#39;\dram0_dq&#39; input output basic_prep port=32 range=[127:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-72" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:72</a>.0-72.0&gt; [0x21d4070] basic_prep range=[127:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-72" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:72</a>.0-72.0&gt; [0x21d43b0] bits=&#39;00000000000000000000000001111111&#39;(32) basic_prep range=[31:0] int=127
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-72" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:72</a>.0-72.0&gt; [0x21d4560] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:28</a>.0-28.0&gt; [0x21d4220] str=&#39;\dram0_dqs&#39; input output basic_prep port=33 range=[35:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:73</a>.0-73.0&gt; [0x21d4710] basic_prep range=[35:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:73</a>.0-73.0&gt; [0x21d4a30] bits=&#39;00000000000000000000000000100011&#39;(32) basic_prep range=[31:0] int=35
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-73" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:73</a>.0-73.0&gt; [0x21d4be0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:28</a>.0-28.0&gt; [0x21d48a0] str=&#39;\dram0_cb&#39; input output basic_prep port=34 range=[15:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-74" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:74</a>.0-74.0&gt; [0x21d1500] basic_prep range=[15:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-74" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:74</a>.0-74.0&gt; [0x21d51a0] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-74" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:74</a>.0-74.0&gt; [0x21d5350] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:29</a>.0-29.0&gt; [0x21d5010] str=&#39;\dram0_addr&#39; output reg basic_prep port=35 range=[14:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:47</a>.0-47.0&gt; [0x21d5500] basic_prep range=[14:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:47</a>.0-47.0&gt; [0x21d5820] bits=&#39;00000000000000000000000000001110&#39;(32) basic_prep range=[31:0] int=14
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:47</a>.0-47.0&gt; [0x21d59d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:29</a>.0-29.0&gt; [0x21d5690] str=&#39;\dram0_ba&#39; output reg basic_prep port=36 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:48</a>.0-48.0&gt; [0x21d5b80] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:48</a>.0-48.0&gt; [0x21d5ea0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:48</a>.0-48.0&gt; [0x21d6050] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:29</a>.0-29.0&gt; [0x21d5d10] str=&#39;\dram0_cs_l&#39; output reg basic_prep port=37 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:49</a>.0-49.0&gt; [0x21d6200] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:49</a>.0-49.0&gt; [0x21d6520] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:49</a>.0-49.0&gt; [0x21d66d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:29</a>.0-29.0&gt; [0x21d6390] str=&#39;\dram0_we_l&#39; output reg basic_prep port=38 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:29</a>.0-29.0&gt; [0x21d68d0] str=&#39;\dram0_cas_l&#39; output reg basic_prep port=39 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:30</a>.0-30.0&gt; [0x21d6a40] str=&#39;\dram0_ras_l&#39; output reg basic_prep port=40 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:30</a>.0-30.0&gt; [0x21d6bd0] str=&#39;\dram0_cke&#39; output reg basic_prep port=41 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:30</a>.0-30.0&gt; [0x21d6d80] str=&#39;\dram0_ck_n&#39; output reg basic_prep port=42 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:50</a>.0-50.0&gt; [0x21d6f20] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:50</a>.0-50.0&gt; [0x21d7260] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:50</a>.0-50.0&gt; [0x21d7410] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:30</a>.0-30.0&gt; [0x21d70d0] str=&#39;\dram0_ck_p&#39; output reg basic_prep port=43 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:51</a>.0-51.0&gt; [0x21d75c0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:51</a>.0-51.0&gt; [0x21d78e0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:51</a>.0-51.0&gt; [0x21d7a90] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:31</a>.0-31.0&gt; [0x21d7750] str=&#39;\ctu_ddr0_iodll_rst_l&#39; input basic_prep port=44 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:31</a>.0-31.0&gt; [0x21d7c90] str=&#39;\dram_adbginit_l&#39; input basic_prep port=45 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:31</a>.0-31.0&gt; [0x21d7e00] str=&#39;\pad_ddr0_bso&#39; output reg basic_prep port=46 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:31</a>.0-31.0&gt; [0x21d7f90] str=&#39;\ddr0_ddr1_cbd&#39; output reg basic_prep port=47 range=[8:1]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:52</a>.0-52.0&gt; [0x21d8130] basic_prep range=[8:1]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:52</a>.0-52.0&gt; [0x21d8470] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:52</a>.0-52.0&gt; [0x21d8620] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:32</a>.0-32.0&gt; [0x21d82e0] str=&#39;\dram_arst_l&#39; input basic_prep port=48 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:32</a>.0-32.0&gt; [0x21d8820] str=&#39;\dram_gdbginit_l&#39; input basic_prep port=49 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:32</a>.0-32.0&gt; [0x21d8990] str=&#39;\bscan_clock_dr_in&#39; input basic_prep port=50 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:33</a>.0-33.0&gt; [0x21d8b20] str=&#39;\ctu_ddr0_dll_delayctr&#39; input basic_prep port=51 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:62</a>.0-62.0&gt; [0x21d8cc0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:62</a>.0-62.0&gt; [0x21d9000] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:62</a>.0-62.0&gt; [0x21d91b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:33</a>.0-33.0&gt; [0x21d8e70] str=&#39;\pad_ddr0_bsi&#39; input basic_prep port=52 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:33</a>.0-33.0&gt; [0x21d93b0] str=&#39;\pad_ddr0_sscan_in&#39; input basic_prep port=53 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:34</a>.0-34.0&gt; [0x21d9520] str=&#39;\ctu_io_sscan_se&#39; input basic_prep port=54 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:34</a>.0-34.0&gt; [0x21d96b0] str=&#39;\ctu_io_sscan_update&#39; input basic_prep port=55 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:34</a>.0-34.0&gt; [0x21d9860] str=&#39;\ctu_global_snap&#39; input basic_prep port=56 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:35</a>.0-35.0&gt; [0x21d9a10] str=&#39;\dram01_p_ref_res&#39; input basic_prep port=57 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:35</a>.0-35.0&gt; [0x21d9bc0] str=&#39;\ddr0_ddr1_cbu&#39; output reg basic_prep port=58 range=[8:1]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:53</a>.0-53.0&gt; [0x21d9d60] basic_prep range=[8:1]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:53</a>.0-53.0&gt; [0x21da0a0] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:53</a>.0-53.0&gt; [0x21da250] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:35</a>.0-35.0&gt; [0x21d9f10] str=&#39;\bscan_shift_dr_in&#39; input basic_prep port=59 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:36</a>.0-36.0&gt; [0x21da450] str=&#39;\dram01_n_ref_res&#39; input basic_prep port=60 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:36</a>.0-36.0&gt; [0x21da5c0] str=&#39;\ddr0_ctu_dll_overflow&#39; output reg basic_prep port=61 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:36</a>.0-36.0&gt; [0x21da750] str=&#39;\bscan_update_dr_in&#39; input basic_prep port=62 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:37</a>.0-37.0&gt; [0x21da900] str=&#39;\dram0_io_ptr_clk_inv&#39; input basic_prep port=63 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:63</a>.0-63.0&gt; [0x21daaa0] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:63</a>.0-63.0&gt; [0x21dade0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:63</a>.0-63.0&gt; [0x21daf90] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:37</a>.0-37.0&gt; [0x21dac50] str=&#39;\dram_gclk&#39; input basic_prep port=64 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:64</a>.0-64.0&gt; [0x21db140] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:64</a>.0-64.0&gt; [0x21db460] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:64</a>.0-64.0&gt; [0x21db610] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:37</a>.0-37.0&gt; [0x21db2d0] str=&#39;\dram0_io_write_en_l&#39; input basic_prep port=65 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:38</a>.0-38.0&gt; [0x21c0840] str=&#39;\dram0_io_ras_l&#39; input basic_prep port=66 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:38</a>.0-38.0&gt; [0x21c0430] str=&#39;\dram0_io_cke&#39; input basic_prep port=67 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:38</a>.0-38.0&gt; [0x21c0290] str=&#39;\io_dram0_data_in&#39; output reg basic_prep port=68 range=[255:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:54</a>.0-54.0&gt; [0x21bff50] basic_prep range=[255:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:54</a>.0-54.0&gt; [0x21dbbd0] bits=&#39;00000000000000000000000011111111&#39;(32) basic_prep range=[31:0] int=255
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:54</a>.0-54.0&gt; [0x21dbcf0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:38</a>.0-38.0&gt; [0x21d4d90] str=&#39;\dram0_io_drive_data&#39; input basic_prep port=69 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:39</a>.0-39.0&gt; [0x21dbe10] str=&#39;\dram0_io_addr&#39; input basic_prep port=70 range=[14:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:65</a>.0-65.0&gt; [0x21dbf30] basic_prep range=[14:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:65</a>.0-65.0&gt; [0x21dc170] bits=&#39;00000000000000000000000000001110&#39;(32) basic_prep range=[31:0] int=14
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:65</a>.0-65.0&gt; [0x21dc290] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:39</a>.0-39.0&gt; [0x21dc050] str=&#39;\io_dram0_data_valid&#39; output reg basic_prep port=71 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:39</a>.0-39.0&gt; [0x21dc3b0] str=&#39;\dram0_io_pad_enable&#39; input basic_prep port=72 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:40</a>.0-40.0&gt; [0x21dc4d0] str=&#39;\io_dram0_ecc_in&#39; output reg basic_prep port=73 range=[31:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:55</a>.0-55.0&gt; [0x21dc5f0] basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:55</a>.0-55.0&gt; [0x21dc830] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:55</a>.0-55.0&gt; [0x21dc950] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:40</a>.0-40.0&gt; [0x21dc710] str=&#39;\dram0_io_data_out&#39; input basic_prep port=74 range=[287:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:66</a>.0-66.0&gt; [0x21dca70] basic_prep range=[287:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:66</a>.0-66.0&gt; [0x21dccb0] bits=&#39;00000000000000000000000100011111&#39;(32) basic_prep range=[31:0] int=287
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:66</a>.0-66.0&gt; [0x21dcdd0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:40</a>.0-40.0&gt; [0x21dcb90] str=&#39;\dram0_io_drive_enable&#39; input basic_prep port=75 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:41</a>.0-41.0&gt; [0x21dcef0] str=&#39;\dram0_io_channel_disabled&#39; input basic_prep port=76 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:41</a>.0-41.0&gt; [0x21dd010] str=&#39;\dram_grst_l&#39; input basic_prep port=77 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:41</a>.0-41.0&gt; [0x21dd130] str=&#39;\clk_ddr0_cken&#39; input basic_prep port=78 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:42</a>.0-42.0&gt; [0x21dd250] str=&#39;\dram0_io_cs_l&#39; input basic_prep port=79 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:67</a>.0-67.0&gt; [0x21dd370] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:67</a>.0-67.0&gt; [0x21dd5b0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:67</a>.0-67.0&gt; [0x21dd6d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:42</a>.0-42.0&gt; [0x21dd490] str=&#39;\dram0_io_cas_l&#39; input basic_prep port=80 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:42</a>.0-42.0&gt; [0x21dd7f0] str=&#39;\dram0_io_clk_enable&#39; input basic_prep port=81 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:42</a>.0-42.0&gt; [0x21dd910] str=&#39;\dram0_io_bank&#39; input basic_prep port=82 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:68</a>.0-68.0&gt; [0x21dda30] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:68</a>.0-68.0&gt; [0x21ddc70] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:68</a>.0-68.0&gt; [0x21ddd90] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:43</a>.0-43.0&gt; [0x21ddb50] str=&#39;\dram0_io_pad_clk_inv&#39; input basic_prep port=83 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:43</a>.0-43.0&gt; [0x21ddeb0] str=&#39;\ddr0_ctu_dll_lock&#39; output reg basic_prep port=84 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:43</a>.0-43.0&gt; [0x21ddfd0] str=&#39;\ddr0_lpf_code&#39; output reg basic_prep port=85 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:44</a>.0-44.0&gt; [0x21de0f0] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:44</a>.0-44.0&gt; [0x21de3f0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:44</a>.0-44.0&gt; [0x21de5a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21de260] str=&#39;\pad_ddr0_header&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21df9a0] str=&#39;\work_pad_ddr0::bw_clk_cl_ddr_ddr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21dfac0] str=&#39;\gclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21dfbe0 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21dfdc0] str=&#39;\ddr_rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21dfee0 -&gt; 0x2209fe0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e00c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e01e0 -&gt; 0x227ad30] str=&#39;\ddr_so_pre_latch&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e03e0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e0500 -&gt; 0x2209b90] str=&#39;\scan3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e0750] str=&#39;\gdbginit_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e0870 -&gt; 0x21d8820] str=&#39;\dram_gdbginit_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e0a70] str=&#39;\grst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e0b90 -&gt; 0x21dd010] str=&#39;\dram_grst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e0d90] str=&#39;\cluster_grst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e0eb0 -&gt; 0x22092f0] str=&#39;\rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e10b0] str=&#39;\dbginit_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e11d0 -&gt; 0x2208af0] str=&#39;\net191&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e1410] str=&#39;\rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e1530 -&gt; 0x2209fe0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e1730] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e1850 -&gt; 0x2209e70] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e1a50] str=&#39;\adbginit_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e1b70 -&gt; 0x21d7c90] str=&#39;\dram_adbginit_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e1d70] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e1e90 -&gt; 0x21d82e0] str=&#39;\dram_arst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e2090] str=&#39;\arst2_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e21b0 -&gt; 0x220a150] str=&#39;\arst2_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e23b0] str=&#39;\cluster_cken&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>.0-150.0&gt; [0x21e24d0 -&gt; 0x2209010] str=&#39;\clk_ddr0_cken_buf&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e26b0] str=&#39;\ddr0_ddr_ch&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e7ae0] str=&#39;\work_pad_ddr0::ddr_ch&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e7c00] str=&#39;\arst_l_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e7d20 -&gt; 0x220a150] str=&#39;\arst2_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e7e40] str=&#39;\afo&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e7f60 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8080] str=&#39;\serial_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e81a0 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e82c0] str=&#39;\afi&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e83e0 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8500] str=&#39;\serial_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8620 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8740] str=&#39;\dram_io_data_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8860 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8980] str=&#39;\spare_ddr_pin&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8aa0 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8bc0] str=&#39;\spare_ddr_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8ce0 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8e00] str=&#39;\dram_io_ptr_clk_inv&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e8f20 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9040] str=&#39;\io_dram_data_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9160 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9280] str=&#39;\io_dram_ecc_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e93a0 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e94c0] str=&#39;\dram_io_addr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e95e0 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9700] str=&#39;\dram_io_bank&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9820 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e99e0] str=&#39;\dram_io_cs_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9b00 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9cc0] str=&#39;\dram_dq&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9de0 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21e9fa0] str=&#39;\dram_addr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ea0c0 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ea340] str=&#39;\dram_cb&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ea460 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ea620] str=&#39;\dram_dqs&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ea740 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ea900] str=&#39;\dram_ba&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eaa20 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eabe0] str=&#39;\dram_ck_n&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ead00 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eaec0] str=&#39;\dram_ck_p&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eafe0 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eb1a0] str=&#39;\dram_cs_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eb2c0 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eb480] str=&#39;\lpf_code&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eb5a0 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eb760] str=&#39;\cbu&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eb880 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eba40] str=&#39;\cbd&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ebb60 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ebd20] str=&#39;\update_dr_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ebe40 -&gt; 0x21da750] str=&#39;\bscan_update_dr_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ec000] str=&#39;\mode_ctrl_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ec120 -&gt; 0x21ccff0] str=&#39;\bscan_mode_ctl_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ec2e0] str=&#39;\shift_dr_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ec400 -&gt; 0x21d9f10] str=&#39;\bscan_shift_dr_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ec5c0] str=&#39;\clock_dr_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ec6e0 -&gt; 0x21d8990] str=&#39;\bscan_clock_dr_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ec8a0] str=&#39;\hiz_n_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ec9c0 -&gt; 0x21d3d80] str=&#39;\bscan_hiz_l_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ecb80] str=&#39;\testmode_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ecca0 -&gt; 0x21d0610] str=&#39;\ddr_testmode_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ece60] str=&#39;\test_mode&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ecf80 -&gt; 0x21d22e0] str=&#39;\test_mode&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ed300] str=&#39;\bypass_enable_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ed420 -&gt; 0x21d27e0] str=&#39;\bypass_enable_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ed540] str=&#39;\ps_select_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ed660 -&gt; 0x21d1df0] str=&#39;\ps_select_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ed820] str=&#39;\rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ed940 -&gt; 0x2209fe0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21edb00] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21edc20 -&gt; 0x2209e70] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21edde0] str=&#39;\pad_clk_so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21edf00 -&gt; 0x2209740] str=&#39;\scan0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ee0e0] str=&#39;\pad_clk_si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ee200 -&gt; 0x21cd930] str=&#39;\ddr_si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ee400] str=&#39;\bso&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ee520 -&gt; 0x21d7e00] str=&#39;\pad_ddr0_bso&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ee720] str=&#39;\bsi&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ee840 -&gt; 0x21d8e70] str=&#39;\pad_ddr0_bsi&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eea40] str=&#39;\mode_ctrl_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eeb60 -&gt; 0x21d3840] str=&#39;\bscan_mode_ctl_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eed60] str=&#39;\update_dr_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21eee80 -&gt; 0x21d1f80] str=&#39;\bscan_update_dr_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ef080] str=&#39;\shift_dr_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ef1a0 -&gt; 0x21d1c80] str=&#39;\bscan_shift_dr_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ef3a0] str=&#39;\clock_dr_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ef4c0 -&gt; 0x21d2d20] str=&#39;\bscan_clock_dr_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ef6c0] str=&#39;\hiz_n_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ef7e0 -&gt; 0x21d1b10] str=&#39;\bscan_hiz_l_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ef9e0] str=&#39;\bypass_enable_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21efb00 -&gt; 0x21d19f0] str=&#39;\bypass_enable&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21efd00] str=&#39;\ps_select_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21efe20 -&gt; 0x21d0cc0] str=&#39;\ps_select&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0020] str=&#39;\strobe&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0140 -&gt; 0x2209180] str=&#39;\strobe&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0340] str=&#39;\dram_io_clk_enable&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0460 -&gt; 0x21dd7f0] str=&#39;\dram0_io_clk_enable&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0660] str=&#39;\dram_io_cke&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0780 -&gt; 0x21c0430] str=&#39;\dram0_io_cke&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0980] str=&#39;\dram_io_ras_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0aa0 -&gt; 0x21c0840] str=&#39;\dram0_io_ras_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0ca0] str=&#39;\dram_io_write_en_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0dc0 -&gt; 0x21db2d0] str=&#39;\dram0_io_write_en_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f0fc0] str=&#39;\dram_io_cas_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f10e0 -&gt; 0x21dd490] str=&#39;\dram0_io_cas_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f12e0] str=&#39;\dram_cke&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f1400 -&gt; 0x21d6bd0] str=&#39;\dram0_cke&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f1600] str=&#39;\io_dram_data_valid&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f1720 -&gt; 0x21dc050] str=&#39;\io_dram0_data_valid&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f1920] str=&#39;\dram_ras_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f1a40 -&gt; 0x21d6a40] str=&#39;\dram0_ras_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f1c40] str=&#39;\dram_we_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f1d60 -&gt; 0x21d6390] str=&#39;\dram0_we_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f1f60] str=&#39;\dram_cas_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f2080 -&gt; 0x21d68d0] str=&#39;\dram0_cas_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f2280] str=&#39;\burst_length_four&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f23a0 -&gt; 0x2207da0] str=&#39;\vdd&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f25a0] str=&#39;\dram_io_pad_clk_inv&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f26c0 -&gt; 0x21ddb50] str=&#39;\dram0_io_pad_clk_inv&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f28c0] str=&#39;\dram_io_pad_enable&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f29e0 -&gt; 0x21dc3b0] str=&#39;\dram0_io_pad_enable&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f2be0] str=&#39;\dram_io_drive_enable&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f2d00 -&gt; 0x21dcb90] str=&#39;\dram0_io_drive_enable&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f2f00] str=&#39;\rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f3020 -&gt; 0x22092f0] str=&#39;\rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f3220] str=&#39;\dram_arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f3340 -&gt; 0x21d82e0] str=&#39;\dram_arst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21ed0f0] str=&#39;\dram_io_channel_disabled&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f38e0 -&gt; 0x21dcef0] str=&#39;\dram0_io_channel_disabled&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f3a00] str=&#39;\dram_io_drive_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f3b20 -&gt; 0x21d4d90] str=&#39;\dram0_io_drive_data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f3c40] str=&#39;\vdd_h&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-165" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:165</a>.0-165.0&gt; [0x21f3d60 -&gt; 0x21d2130] str=&#39;\vdd18&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f3f20] str=&#39;\ddr0_impctl_pulldown&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f58b0] str=&#39;\work_pad_ddr0::bw_io_ddr_impctl_pulldown&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f5a10] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f5b30 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f5ce0] str=&#39;\from_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f5e00 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f5fc0] str=&#39;\to_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f60e0 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f62a0] str=&#39;\tclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f63c0 -&gt; 0x21d0290] str=&#39;\tck&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f65d0] str=&#39;\ctu_global_snap&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f66f0 -&gt; 0x21d9860] str=&#39;\ctu_global_snap&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f68b0] str=&#39;\ctu_io_sscan_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f69d0 -&gt; 0x2209460] str=&#39;\sscan0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f6b90] str=&#39;\ctu_io_sscan_se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f6cb0 -&gt; 0x21d9520] str=&#39;\ctu_io_sscan_se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f6e70] str=&#39;\ctu_io_sscan_update&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f6f90 -&gt; 0x21d96b0] str=&#39;\ctu_io_sscan_update&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7190] str=&#39;\ctu_io_sscan_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f72b0 -&gt; 0x21d1000] str=&#39;\pad_ddr0_sscan_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7470] str=&#39;\rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7590 -&gt; 0x2209fe0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7750] str=&#39;\deltabit&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7870 -&gt; 0x2209d00] str=&#39;\net244&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7a30] str=&#39;\hard_reset_n&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7b50 -&gt; 0x22092f0] str=&#39;\rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7d50] str=&#39;\clk_dis_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f7e70 -&gt; 0x2209010] str=&#39;\clk_ddr0_cken_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f8070] str=&#39;\we_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f8190 -&gt; 0x2207ec0] str=&#39;\vss&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f8390] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f84b0 -&gt; 0x22098b0] str=&#39;\scan1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f86b0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f87d0 -&gt; 0x2209e70] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f8a70] str=&#39;\vdd18&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f8b90 -&gt; 0x21d2130] str=&#39;\vdd18&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f8d70] str=&#39;\pad&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f8e90 -&gt; 0x21da450] str=&#39;\dram01_n_ref_res&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f9090] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-235" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:235</a>.0-235.0&gt; [0x21f91b0 -&gt; 0x2209a20] str=&#39;\scan2&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21f9390] str=&#39;\ddr0_iodll_code_adjust&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fa2c0] str=&#39;\work_pad_ddr0::bw_iodll_code_adjust&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fa3e0] str=&#39;\bypass_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fa500 -&gt; 0x21ce040] str=&#39;\ddr0_bypass_data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fa700] str=&#39;\ddr_clk_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fa820 -&gt; 0x2209fe0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21faa00] str=&#39;\delay_ctrl&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fab20 -&gt; 0x21d8b20] str=&#39;\ctu_ddr0_dll_delayctr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fad20] str=&#39;\io_dll_bypass_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fae40 -&gt; 0x21cded0] str=&#39;\ddr0_dll_bypass_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fb090] str=&#39;\iodll_reset_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fb1b0 -&gt; 0x21d7750] str=&#39;\ctu_ddr0_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fb3b0] str=&#39;\s_controller_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fb4d0 -&gt; 0x220a2c0] str=&#39;\ddr0_lpf_code_pre&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fb6d0] str=&#39;\s_percent_ctrl_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fb7f0 -&gt; 0x21ddfd0] str=&#39;\ddr0_lpf_code&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fb9f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fbb10 -&gt; 0x2209e70] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fbd50] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fbe70 -&gt; 0x220a550] str=&#39;\scan3_pre&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fc070] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-263" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:263</a>.0-263.0&gt; [0x21fc190 -&gt; 0x2209b90] str=&#39;\scan3&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fc370] str=&#39;\ddr0_master_dll&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fd600] str=&#39;\work_pad_ddr0::bw_iodll&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fd720] str=&#39;\ddr_testmode_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fd840 -&gt; 0x21d0610] str=&#39;\ddr_testmode_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fda40] str=&#39;\bypass_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fdb60 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fdd40] str=&#39;\lpf_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fde60 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fe060] str=&#39;\delay_ctrl&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fe180 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fe3d0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fe4f0 -&gt; 0x220a550] str=&#39;\scan3_pre&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fe6f0] str=&#39;\io_dll_bypass_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fe810 -&gt; 0x21cded0] str=&#39;\ddr0_dll_bypass_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fea10] str=&#39;\io_dll_reset_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21feb30 -&gt; 0x21d7750] str=&#39;\ctu_ddr0_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fed30] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21fee50 -&gt; 0x2209e70] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ff090] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ff1b0 -&gt; 0x2209a20] str=&#39;\scan2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ff3b0] str=&#39;\ddr_clk_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ff4d0 -&gt; 0x2209fe0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ff6d0] str=&#39;\iodll_lock&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ff7f0 -&gt; 0x21ddeb0] str=&#39;\ddr0_ctu_dll_lock&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ff9f0] str=&#39;\overflow&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ffb10 -&gt; 0x21da5c0] str=&#39;\ddr0_ctu_dll_overflow&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ffd10] str=&#39;\strobe&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-275" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:275</a>.0-275.0&gt; [0x21ffe30 -&gt; 0x2209180] str=&#39;\strobe&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2200010] str=&#39;\ddr0_impctl_pullup&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2201a10] str=&#39;\work_pad_ddr0::bw_io_ddr_impctl_pullup&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2201b30] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2201c50 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2201e00] str=&#39;\from_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2201f20 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202100] str=&#39;\to_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202220 -&gt; 0x227ac10] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202420] str=&#39;\rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202540 -&gt; 0x2209fe0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202790] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x22028b0 -&gt; 0x22098b0] str=&#39;\scan1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202ab0] str=&#39;\deltabit&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202bd0 -&gt; 0x22095d0] str=&#39;\net224&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202dd0] str=&#39;\hard_reset_n&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2202ef0 -&gt; 0x22092f0] str=&#39;\rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x22030f0] str=&#39;\clk_dis_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203210 -&gt; 0x2209010] str=&#39;\clk_ddr0_cken_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203450] str=&#39;\we_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203570 -&gt; 0x2207ec0] str=&#39;\vss&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203770] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203890 -&gt; 0x2209740] str=&#39;\scan0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203a90] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203bb0 -&gt; 0x2209e70] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203db0] str=&#39;\ctu_io_sscan_se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2203ed0 -&gt; 0x21d9520] str=&#39;\ctu_io_sscan_se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204040] str=&#39;\vdd18&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204160 -&gt; 0x21d2130] str=&#39;\vdd18&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204320] str=&#39;\ctu_io_sscan_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204440 -&gt; 0x21d93b0] str=&#39;\pad_ddr0_sscan_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204600] str=&#39;\ctu_io_sscan_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204720 -&gt; 0x2209460] str=&#39;\sscan0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x22048e0] str=&#39;\ctu_io_sscan_update&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204a00 -&gt; 0x21d96b0] str=&#39;\ctu_io_sscan_update&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204c80] str=&#39;\pad&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204da0 -&gt; 0x21d9a10] str=&#39;\dram01_p_ref_res&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2204f60] str=&#39;\ctu_global_snap&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2205080 -&gt; 0x21d9860] str=&#39;\ctu_global_snap&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x2205280] str=&#39;\tclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-291" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:291</a>.0-291.0&gt; [0x22053a0 -&gt; 0x21d0290] str=&#39;\tck&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-312" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:312</a>.0-312.0&gt; [0x2205580] str=&#39;\I223&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2205c40] str=&#39;\work_pad_ddr0::bw_u1_buf_40x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-312" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:312</a>.0-312.0&gt; [0x2205d80] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-312" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:312</a>.0-312.0&gt; [0x2205ea0 -&gt; 0x2209e70] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-312" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:312</a>.0-312.0&gt; [0x22060a0] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-312" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:312</a>.0-312.0&gt; [0x22061c0 -&gt; 0x21d0b50] str=&#39;\ddr_se&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-315" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:315</a>.0-315.0&gt; [0x22063a0] str=&#39;\I225&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2206610] str=&#39;\work_pad_ddr0::bw_u1_buf_40x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-315" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:315</a>.0-315.0&gt; [0x2206730] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-315" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:315</a>.0-315.0&gt; [0x2206850 -&gt; 0x2209010] str=&#39;\clk_ddr0_cken_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-315" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:315</a>.0-315.0&gt; [0x22069c0] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-315" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:315</a>.0-315.0&gt; [0x2206ae0 -&gt; 0x21dd130] str=&#39;\clk_ddr0_cken&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-318" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:318</a>.0-318.0&gt; [0x2206ca0] str=&#39;\lockup_latch&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2207320] str=&#39;\work_pad_ddr0::bw_u1_scanl_2x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-318" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:318</a>.0-318.0&gt; [0x2207440] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-318" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:318</a>.0-318.0&gt; [0x2207560 -&gt; 0x21d0e50] str=&#39;\ddr_so&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-318" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:318</a>.0-318.0&gt; [0x2207760] str=&#39;\sd&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-318" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:318</a>.0-318.0&gt; [0x2207880 -&gt; 0x227ad30] str=&#39;\ddr_so_pre_latch&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-318" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:318</a>.0-318.0&gt; [0x2207a60] str=&#39;\ck&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-318" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:318</a>.0-318.0&gt; [0x2207b80 -&gt; 0x2209fe0] str=&#39;\rclk&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:129</a>.0-129.0&gt; [0x2207da0] str=&#39;\vdd&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:130</a>.0-130.0&gt; [0x2207ec0] str=&#39;\vss&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-132" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:132</a>.0-132.0&gt; [0x2208030] str=&#39;\net223&#39; basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-132" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:132</a>.0-132.0&gt; [0x2208190] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-132" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:132</a>.0-132.0&gt; [0x22085f0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-132" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:132</a>.0-132.0&gt; [0x22087d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-133" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:133</a>.0-133.0&gt; [0x2208430] str=&#39;\net243&#39; basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-133" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:133</a>.0-133.0&gt; [0x2208980] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-133" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:133</a>.0-133.0&gt; [0x2208c60] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-133" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:133</a>.0-133.0&gt; [0x2208e10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-134" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:134</a>.0-134.0&gt; [0x2208af0] str=&#39;\net191&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-135" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:135</a>.0-135.0&gt; [0x2209010] str=&#39;\clk_ddr0_cken_buf&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-136" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:136</a>.0-136.0&gt; [0x2209180] str=&#39;\strobe&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-137" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:137</a>.0-137.0&gt; [0x22092f0] str=&#39;\rst_l&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-138" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:138</a>.0-138.0&gt; [0x2209460] str=&#39;\sscan0&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-139" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:139</a>.0-139.0&gt; [0x22095d0] str=&#39;\net224&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-140" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:140</a>.0-140.0&gt; [0x2209740] str=&#39;\scan0&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-141" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:141</a>.0-141.0&gt; [0x22098b0] str=&#39;\scan1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-142" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:142</a>.0-142.0&gt; [0x2209a20] str=&#39;\scan2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-143" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:143</a>.0-143.0&gt; [0x2209b90] str=&#39;\scan3&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-144" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:144</a>.0-144.0&gt; [0x2209d00] str=&#39;\net244&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-145" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:145</a>.0-145.0&gt; [0x2209e70] str=&#39;\ddr_se_buf&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-146" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:146</a>.0-146.0&gt; [0x2209fe0] str=&#39;\rclk&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:147</a>.0-147.0&gt; [0x220a150] str=&#39;\arst2_l&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-260" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:260</a>.0-260.0&gt; [0x220a2c0] str=&#39;\ddr0_lpf_code_pre&#39; basic_prep range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-260" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:260</a>.0-260.0&gt; [0x220a3e0] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-260" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:260</a>.0-260.0&gt; [0x220a6c0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-260" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:260</a>.0-260.0&gt; [0x220a870] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-261" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:261</a>.0-261.0&gt; [0x220a550] str=&#39;\scan3_pre&#39; basic_prep range=[0:0]
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-0" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:0</a>.0-0.0&gt; [0x227ac10] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-0" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:0</a>.0-0.0&gt; [0x227ad30] str=&#39;\ddr_so_pre_latch&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-150" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:150</a>: Warning: Identifier `\ddr_so_pre_latch&#39; is implicitly declared.
Generating RTLIL representation for module `\work_pad_ddr0::bw_u1_scanl_2x&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2206dc0] str=&#39;\work_pad_ddr0::bw_u1_scanl_2x&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2206ee0] str=&#39;\so&#39; port=232
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2207030] str=&#39;\sd&#39; port=233
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2207170] str=&#39;\ck&#39; port=234
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2206dc0] str=&#39;\work_pad_ddr0::bw_u1_scanl_2x&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2206ee0] str=&#39;\so&#39; basic_prep port=232 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2207030] str=&#39;\sd&#39; basic_prep port=233 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2207170] str=&#39;\ck&#39; basic_prep port=234 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr0::bw_u1_buf_40x&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22056f0] str=&#39;\work_pad_ddr0::bw_u1_buf_40x&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2205900] str=&#39;\z&#39; port=228
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2205a70] str=&#39;\a&#39; port=229
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22056f0] str=&#39;\work_pad_ddr0::bw_u1_buf_40x&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2205900] str=&#39;\z&#39; basic_prep port=228 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2205a70] str=&#39;\a&#39; basic_prep port=229 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr0::ddr_ch&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e27d0] str=&#39;\work_pad_ddr0::ddr_ch&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e28f0] str=&#39;\arst_l_out&#39; port=100
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e2a70] str=&#39;\afo&#39; port=101
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e2bb0] str=&#39;\serial_in&#39; port=102
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e2cd0] str=&#39;\afi&#39; port=103
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e2df0] str=&#39;\serial_out&#39; port=104
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e2f10] str=&#39;\dram_io_data_out&#39; port=105
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3030] str=&#39;\spare_ddr_pin&#39; port=106
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3150] str=&#39;\spare_ddr_data&#39; port=107
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3270] str=&#39;\dram_io_ptr_clk_inv&#39; port=108
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3390] str=&#39;\io_dram_data_in&#39; port=109
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e34b0] str=&#39;\io_dram_ecc_in&#39; port=110
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e35d0] str=&#39;\dram_io_addr&#39; port=111
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e36f0] str=&#39;\dram_io_bank&#39; port=112
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3810] str=&#39;\dram_io_cs_l&#39; port=113
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3930] str=&#39;\dram_dq&#39; port=114
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3a50] str=&#39;\dram_addr&#39; port=115
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3b70] str=&#39;\dram_cb&#39; port=116
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3da0] str=&#39;\dram_dqs&#39; port=117
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3ec0] str=&#39;\dram_ba&#39; port=118
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3fe0] str=&#39;\dram_ck_n&#39; port=119
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4100] str=&#39;\dram_ck_p&#39; port=120
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4220] str=&#39;\dram_cs_l&#39; port=121
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4340] str=&#39;\lpf_code&#39; port=122
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4460] str=&#39;\cbu&#39; port=123
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4580] str=&#39;\cbd&#39; port=124
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e46a0] str=&#39;\update_dr_in&#39; port=125
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e47c0] str=&#39;\mode_ctrl_in&#39; port=126
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e48e0] str=&#39;\shift_dr_in&#39; port=127
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4a00] str=&#39;\clock_dr_in&#39; port=128
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4b20] str=&#39;\hiz_n_in&#39; port=129
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4c40] str=&#39;\testmode_l&#39; port=130
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4d60] str=&#39;\test_mode&#39; port=131
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4e80] str=&#39;\bypass_enable_out&#39; port=132
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e51b0] str=&#39;\ps_select_out&#39; port=133
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e52d0] str=&#39;\rclk&#39; port=134
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e53f0] str=&#39;\se&#39; port=135
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5510] str=&#39;\pad_clk_so&#39; port=136
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5630] str=&#39;\pad_clk_si&#39; port=137
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5750] str=&#39;\bso&#39; port=138
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5870] str=&#39;\bsi&#39; port=139
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5990] str=&#39;\mode_ctrl_out&#39; port=140
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5ab0] str=&#39;\update_dr_out&#39; port=141
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5bd0] str=&#39;\shift_dr_out&#39; port=142
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5cf0] str=&#39;\clock_dr_out&#39; port=143
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5e10] str=&#39;\hiz_n_out&#39; port=144
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5f30] str=&#39;\bypass_enable_in&#39; port=145
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6050] str=&#39;\ps_select_in&#39; port=146
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6170] str=&#39;\strobe&#39; port=147
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6290] str=&#39;\dram_io_clk_enable&#39; port=148
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e63b0] str=&#39;\dram_io_cke&#39; port=149
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e64d0] str=&#39;\dram_io_ras_l&#39; port=150
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e65f0] str=&#39;\dram_io_write_en_l&#39; port=151
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6710] str=&#39;\dram_io_cas_l&#39; port=152
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6830] str=&#39;\dram_cke&#39; port=153
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6950] str=&#39;\io_dram_data_valid&#39; port=154
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6a70] str=&#39;\dram_ras_l&#39; port=155
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6b90] str=&#39;\dram_we_l&#39; port=156
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6cb0] str=&#39;\dram_cas_l&#39; port=157
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6dd0] str=&#39;\burst_length_four&#39; port=158
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6ef0] str=&#39;\dram_io_pad_clk_inv&#39; port=159
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e7010] str=&#39;\dram_io_pad_enable&#39; port=160
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e7130] str=&#39;\dram_io_drive_enable&#39; port=161
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e7250] str=&#39;\rst_l&#39; port=162
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e7370] str=&#39;\dram_arst_l&#39; port=163
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e7490] str=&#39;\dram_io_channel_disabled&#39; port=164
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4fa0] str=&#39;\dram_io_drive_data&#39; port=165
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e79c0] str=&#39;\vdd_h&#39; port=166
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e27d0] str=&#39;\work_pad_ddr0::ddr_ch&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e28f0] str=&#39;\arst_l_out&#39; basic_prep port=100 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e2a70] str=&#39;\afo&#39; basic_prep port=101 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e2bb0] str=&#39;\serial_in&#39; basic_prep port=102 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e2cd0] str=&#39;\afi&#39; basic_prep port=103 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e2df0] str=&#39;\serial_out&#39; basic_prep port=104 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e2f10] str=&#39;\dram_io_data_out&#39; basic_prep port=105 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3030] str=&#39;\spare_ddr_pin&#39; basic_prep port=106 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3150] str=&#39;\spare_ddr_data&#39; basic_prep port=107 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3270] str=&#39;\dram_io_ptr_clk_inv&#39; basic_prep port=108 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3390] str=&#39;\io_dram_data_in&#39; basic_prep port=109 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e34b0] str=&#39;\io_dram_ecc_in&#39; basic_prep port=110 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e35d0] str=&#39;\dram_io_addr&#39; basic_prep port=111 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e36f0] str=&#39;\dram_io_bank&#39; basic_prep port=112 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3810] str=&#39;\dram_io_cs_l&#39; basic_prep port=113 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3930] str=&#39;\dram_dq&#39; basic_prep port=114 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3a50] str=&#39;\dram_addr&#39; basic_prep port=115 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3b70] str=&#39;\dram_cb&#39; basic_prep port=116 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3da0] str=&#39;\dram_dqs&#39; basic_prep port=117 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3ec0] str=&#39;\dram_ba&#39; basic_prep port=118 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e3fe0] str=&#39;\dram_ck_n&#39; basic_prep port=119 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4100] str=&#39;\dram_ck_p&#39; basic_prep port=120 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4220] str=&#39;\dram_cs_l&#39; basic_prep port=121 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4340] str=&#39;\lpf_code&#39; basic_prep port=122 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4460] str=&#39;\cbu&#39; basic_prep port=123 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4580] str=&#39;\cbd&#39; basic_prep port=124 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e46a0] str=&#39;\update_dr_in&#39; basic_prep port=125 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e47c0] str=&#39;\mode_ctrl_in&#39; basic_prep port=126 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e48e0] str=&#39;\shift_dr_in&#39; basic_prep port=127 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4a00] str=&#39;\clock_dr_in&#39; basic_prep port=128 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4b20] str=&#39;\hiz_n_in&#39; basic_prep port=129 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4c40] str=&#39;\testmode_l&#39; basic_prep port=130 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4d60] str=&#39;\test_mode&#39; basic_prep port=131 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4e80] str=&#39;\bypass_enable_out&#39; basic_prep port=132 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e51b0] str=&#39;\ps_select_out&#39; basic_prep port=133 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e52d0] str=&#39;\rclk&#39; basic_prep port=134 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e53f0] str=&#39;\se&#39; basic_prep port=135 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5510] str=&#39;\pad_clk_so&#39; basic_prep port=136 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5630] str=&#39;\pad_clk_si&#39; basic_prep port=137 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5750] str=&#39;\bso&#39; basic_prep port=138 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5870] str=&#39;\bsi&#39; basic_prep port=139 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5990] str=&#39;\mode_ctrl_out&#39; basic_prep port=140 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5ab0] str=&#39;\update_dr_out&#39; basic_prep port=141 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5bd0] str=&#39;\shift_dr_out&#39; basic_prep port=142 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5cf0] str=&#39;\clock_dr_out&#39; basic_prep port=143 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5e10] str=&#39;\hiz_n_out&#39; basic_prep port=144 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e5f30] str=&#39;\bypass_enable_in&#39; basic_prep port=145 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6050] str=&#39;\ps_select_in&#39; basic_prep port=146 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6170] str=&#39;\strobe&#39; basic_prep port=147 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6290] str=&#39;\dram_io_clk_enable&#39; basic_prep port=148 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e63b0] str=&#39;\dram_io_cke&#39; basic_prep port=149 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e64d0] str=&#39;\dram_io_ras_l&#39; basic_prep port=150 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e65f0] str=&#39;\dram_io_write_en_l&#39; basic_prep port=151 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6710] str=&#39;\dram_io_cas_l&#39; basic_prep port=152 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6830] str=&#39;\dram_cke&#39; basic_prep port=153 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6950] str=&#39;\io_dram_data_valid&#39; basic_prep port=154 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6a70] str=&#39;\dram_ras_l&#39; basic_prep port=155 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6b90] str=&#39;\dram_we_l&#39; basic_prep port=156 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6cb0] str=&#39;\dram_cas_l&#39; basic_prep port=157 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6dd0] str=&#39;\burst_length_four&#39; basic_prep port=158 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e6ef0] str=&#39;\dram_io_pad_clk_inv&#39; basic_prep port=159 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e7010] str=&#39;\dram_io_pad_enable&#39; basic_prep port=160 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e7130] str=&#39;\dram_io_drive_enable&#39; basic_prep port=161 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e7250] str=&#39;\rst_l&#39; basic_prep port=162 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e7370] str=&#39;\dram_arst_l&#39; basic_prep port=163 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e7490] str=&#39;\dram_io_channel_disabled&#39; basic_prep port=164 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e4fa0] str=&#39;\dram_io_drive_data&#39; basic_prep port=165 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e79c0] str=&#39;\vdd_h&#39; basic_prep port=166 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr0::bw_clk_cl_ddr_ddr&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21de7a0] str=&#39;\work_pad_ddr0::bw_clk_cl_ddr_ddr&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21de8c0] str=&#39;\gclk&#39; port=86
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21de9e0] str=&#39;\ddr_rclk&#39; port=87
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21deb00] str=&#39;\so&#39; port=88
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21dec20] str=&#39;\si&#39; port=89
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ded40] str=&#39;\gdbginit_l&#39; port=90
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21deeb0] str=&#39;\grst_l&#39; port=91
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21defd0] str=&#39;\cluster_grst_l&#39; port=92
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21df0f0] str=&#39;\dbginit_l&#39; port=93
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21df210] str=&#39;\rclk&#39; port=94
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21df3c0] str=&#39;\se&#39; port=95
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21df4e0] str=&#39;\adbginit_l&#39; port=96
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21df600] str=&#39;\arst_l&#39; port=97
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21df720] str=&#39;\arst2_l&#39; port=98
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21df840] str=&#39;\cluster_cken&#39; port=99
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21de7a0] str=&#39;\work_pad_ddr0::bw_clk_cl_ddr_ddr&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21de8c0] str=&#39;\gclk&#39; basic_prep port=86 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21de9e0] str=&#39;\ddr_rclk&#39; basic_prep port=87 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21deb00] str=&#39;\so&#39; basic_prep port=88 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21dec20] str=&#39;\si&#39; basic_prep port=89 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ded40] str=&#39;\gdbginit_l&#39; basic_prep port=90 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21deeb0] str=&#39;\grst_l&#39; basic_prep port=91 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21defd0] str=&#39;\cluster_grst_l&#39; basic_prep port=92 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21df0f0] str=&#39;\dbginit_l&#39; basic_prep port=93 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21df210] str=&#39;\rclk&#39; basic_prep port=94 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21df3c0] str=&#39;\se&#39; basic_prep port=95 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21df4e0] str=&#39;\adbginit_l&#39; basic_prep port=96 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21df600] str=&#39;\arst_l&#39; basic_prep port=97 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21df720] str=&#39;\arst2_l&#39; basic_prep port=98 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21df840] str=&#39;\cluster_cken&#39; basic_prep port=99 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr0::bw_iodll&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fc490] str=&#39;\work_pad_ddr0::bw_iodll&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fc5b0] str=&#39;\ddr_testmode_l&#39; port=196
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fc730] str=&#39;\bypass_data&#39; port=197
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fc870] str=&#39;\lpf_out&#39; port=198
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fc990] str=&#39;\delay_ctrl&#39; port=199
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fcae0] str=&#39;\so&#39; port=200
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fcc00] str=&#39;\io_dll_bypass_l&#39; port=201
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fcd50] str=&#39;\io_dll_reset_l&#39; port=202
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fce70] str=&#39;\se&#39; port=203
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fcf90] str=&#39;\si&#39; port=204
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fd140] str=&#39;\ddr_clk_in&#39; port=205
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fd260] str=&#39;\iodll_lock&#39; port=206
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fd380] str=&#39;\overflow&#39; port=207
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fd4a0] str=&#39;\strobe&#39; port=208
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fc490] str=&#39;\work_pad_ddr0::bw_iodll&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fc5b0] str=&#39;\ddr_testmode_l&#39; basic_prep port=196 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fc730] str=&#39;\bypass_data&#39; basic_prep port=197 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fc870] str=&#39;\lpf_out&#39; basic_prep port=198 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fc990] str=&#39;\delay_ctrl&#39; basic_prep port=199 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fcae0] str=&#39;\so&#39; basic_prep port=200 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fcc00] str=&#39;\io_dll_bypass_l&#39; basic_prep port=201 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fcd50] str=&#39;\io_dll_reset_l&#39; basic_prep port=202 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fce70] str=&#39;\se&#39; basic_prep port=203 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fcf90] str=&#39;\si&#39; basic_prep port=204 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fd140] str=&#39;\ddr_clk_in&#39; basic_prep port=205 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fd260] str=&#39;\iodll_lock&#39; basic_prep port=206 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fd380] str=&#39;\overflow&#39; basic_prep port=207 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fd4a0] str=&#39;\strobe&#39; basic_prep port=208 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr0::bw_iodll_code_adjust&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f9500] str=&#39;\work_pad_ddr0::bw_iodll_code_adjust&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f9620] str=&#39;\bypass_data&#39; port=186
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f9760] str=&#39;\ddr_clk_in&#39; port=187
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f98a0] str=&#39;\delay_ctrl&#39; port=188
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f99c0] str=&#39;\io_dll_bypass_l&#39; port=189
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f9ae0] str=&#39;\iodll_reset_l&#39; port=190
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f9c50] str=&#39;\s_controller_out&#39; port=191
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f9d70] str=&#39;\s_percent_ctrl_out&#39; port=192
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f9e90] str=&#39;\se&#39; port=193
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f9fb0] str=&#39;\si&#39; port=194
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fa160] str=&#39;\so&#39; port=195
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f9500] str=&#39;\work_pad_ddr0::bw_iodll_code_adjust&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f9620] str=&#39;\bypass_data&#39; basic_prep port=186 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f9760] str=&#39;\ddr_clk_in&#39; basic_prep port=187 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f98a0] str=&#39;\delay_ctrl&#39; basic_prep port=188 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f99c0] str=&#39;\io_dll_bypass_l&#39; basic_prep port=189 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f9ae0] str=&#39;\iodll_reset_l&#39; basic_prep port=190 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f9c50] str=&#39;\s_controller_out&#39; basic_prep port=191 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f9d70] str=&#39;\s_percent_ctrl_out&#39; basic_prep port=192 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f9e90] str=&#39;\se&#39; basic_prep port=193 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f9fb0] str=&#39;\si&#39; basic_prep port=194 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21fa160] str=&#39;\so&#39; basic_prep port=195 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr0::bw_io_ddr_impctl_pullup&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200130] str=&#39;\work_pad_ddr0::bw_io_ddr_impctl_pullup&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200250] str=&#39;\z&#39; port=209
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200390] str=&#39;\from_csr&#39; port=210
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22004d0] str=&#39;\to_csr&#39; port=211
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22005f0] str=&#39;\rclk&#39; port=212
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200710] str=&#39;\so&#39; port=213
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200880] str=&#39;\deltabit&#39; port=214
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22009a0] str=&#39;\hard_reset_n&#39; port=215
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200ac0] str=&#39;\clk_dis_l&#39; port=216
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200be0] str=&#39;\we_csr&#39; port=217
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200d90] str=&#39;\si&#39; port=218
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200eb0] str=&#39;\se&#39; port=219
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200fd0] str=&#39;\ctu_io_sscan_se&#39; port=220
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22010f0] str=&#39;\vdd18&#39; port=221
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2201210] str=&#39;\ctu_io_sscan_in&#39; port=222
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2201330] str=&#39;\ctu_io_sscan_out&#39; port=223
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2201450] str=&#39;\ctu_io_sscan_update&#39; port=224
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22015a0] str=&#39;\pad&#39; port=225
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22017d0] str=&#39;\ctu_global_snap&#39; port=226
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22018f0] str=&#39;\tclk&#39; port=227
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200130] str=&#39;\work_pad_ddr0::bw_io_ddr_impctl_pullup&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200250] str=&#39;\z&#39; basic_prep port=209 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200390] str=&#39;\from_csr&#39; basic_prep port=210 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22004d0] str=&#39;\to_csr&#39; basic_prep port=211 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22005f0] str=&#39;\rclk&#39; basic_prep port=212 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200710] str=&#39;\so&#39; basic_prep port=213 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200880] str=&#39;\deltabit&#39; basic_prep port=214 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22009a0] str=&#39;\hard_reset_n&#39; basic_prep port=215 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200ac0] str=&#39;\clk_dis_l&#39; basic_prep port=216 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200be0] str=&#39;\we_csr&#39; basic_prep port=217 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200d90] str=&#39;\si&#39; basic_prep port=218 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200eb0] str=&#39;\se&#39; basic_prep port=219 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2200fd0] str=&#39;\ctu_io_sscan_se&#39; basic_prep port=220 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22010f0] str=&#39;\vdd18&#39; basic_prep port=221 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2201210] str=&#39;\ctu_io_sscan_in&#39; basic_prep port=222 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2201330] str=&#39;\ctu_io_sscan_out&#39; basic_prep port=223 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2201450] str=&#39;\ctu_io_sscan_update&#39; basic_prep port=224 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22015a0] str=&#39;\pad&#39; basic_prep port=225 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22017d0] str=&#39;\ctu_global_snap&#39; basic_prep port=226 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22018f0] str=&#39;\tclk&#39; basic_prep port=227 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr0::bw_io_ddr_impctl_pulldown&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4040] str=&#39;\work_pad_ddr0::bw_io_ddr_impctl_pulldown&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4160] str=&#39;\z&#39; port=167
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4280] str=&#39;\from_csr&#39; port=168
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f43a0] str=&#39;\to_csr&#39; port=169
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f44c0] str=&#39;\tclk&#39; port=170
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f45e0] str=&#39;\ctu_global_snap&#39; port=171
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4750] str=&#39;\ctu_io_sscan_in&#39; port=172
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4870] str=&#39;\ctu_io_sscan_se&#39; port=173
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4990] str=&#39;\ctu_io_sscan_update&#39; port=174
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4ab0] str=&#39;\ctu_io_sscan_out&#39; port=175
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4c60] str=&#39;\rclk&#39; port=176
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4d80] str=&#39;\deltabit&#39; port=177
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4ea0] str=&#39;\hard_reset_n&#39; port=178
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4fc0] str=&#39;\clk_dis_l&#39; port=179
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f50e0] str=&#39;\we_csr&#39; port=180
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f5200] str=&#39;\si&#39; port=181
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f5320] str=&#39;\se&#39; port=182
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f5440] str=&#39;\vdd18&#39; port=183
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f5670] str=&#39;\pad&#39; port=184
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f5790] str=&#39;\so&#39; port=185
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4040] str=&#39;\work_pad_ddr0::bw_io_ddr_impctl_pulldown&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4160] str=&#39;\z&#39; basic_prep port=167 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4280] str=&#39;\from_csr&#39; basic_prep port=168 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f43a0] str=&#39;\to_csr&#39; basic_prep port=169 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f44c0] str=&#39;\tclk&#39; basic_prep port=170 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f45e0] str=&#39;\ctu_global_snap&#39; basic_prep port=171 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4750] str=&#39;\ctu_io_sscan_in&#39; basic_prep port=172 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4870] str=&#39;\ctu_io_sscan_se&#39; basic_prep port=173 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4990] str=&#39;\ctu_io_sscan_update&#39; basic_prep port=174 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4ab0] str=&#39;\ctu_io_sscan_out&#39; basic_prep port=175 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4c60] str=&#39;\rclk&#39; basic_prep port=176 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4d80] str=&#39;\deltabit&#39; basic_prep port=177 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4ea0] str=&#39;\hard_reset_n&#39; basic_prep port=178 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f4fc0] str=&#39;\clk_dis_l&#39; basic_prep port=179 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f50e0] str=&#39;\we_csr&#39; basic_prep port=180 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f5200] str=&#39;\si&#39; basic_prep port=181 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f5320] str=&#39;\se&#39; basic_prep port=182 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f5440] str=&#39;\vdd18&#39; basic_prep port=183 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f5670] str=&#39;\pad&#39; basic_prep port=184 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21f5790] str=&#39;\so&#39; basic_prep port=185 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_pad_ddr0::bw_u1_scanl_2x&#39; referenced in module `work_pad_ddr0&#39; in cell `lockup_latch&#39; does not have a port named &#39;ck&#39;.

</pre>
</body>