
*** Running vivado
    with args -log ALUU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALUU.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ALUU.tcl -notrace
Command: synth_design -top ALUU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15924 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:22]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 386.199 ; gain = 110.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALUU' [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:78]
INFO: [Synth 8-6157] synthesizing module 'sumador' [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sumador' (1#1) [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:25]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:130]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:143]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:161]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:182]
INFO: [Synth 8-6157] synthesizing module 'muxshift' [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:32]
INFO: [Synth 8-6155] done synthesizing module 'muxshift' (2#1) [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:32]
INFO: [Synth 8-6157] synthesizing module 'complementoa2' [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:41]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:52]
INFO: [Synth 8-6155] done synthesizing module 'complementoa2' (3#1) [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:41]
INFO: [Synth 8-6157] synthesizing module 'muxflagin1' [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:57]
INFO: [Synth 8-6155] done synthesizing module 'muxflagin1' (4#1) [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:57]
INFO: [Synth 8-6155] done synthesizing module 'ALUU' (5#1) [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:78]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 421.457 ; gain = 145.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin genblk1[1].h:B to constant 0 [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:52]
WARNING: [Synth 8-3295] tying undriven pin genblk1[2].h:B to constant 0 [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:52]
WARNING: [Synth 8-3295] tying undriven pin dec:num[2] to constant 0 [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:174]
WARNING: [Synth 8-3295] tying undriven pin dec:num[1] to constant 0 [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:174]
WARNING: [Synth 8-3295] tying undriven pin genblk3[1].mas1:B to constant 0 [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:158]
WARNING: [Synth 8-3295] tying undriven pin genblk3[2].mas1:B to constant 0 [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:158]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 421.457 ; gain = 145.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 421.457 ; gain = 145.410
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/constrs_1/new/AluCons0.xdc]
Finished Parsing XDC File [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/constrs_1/new/AluCons0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/constrs_1/new/AluCons0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALUU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALUU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 772.789 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 772.789 ; gain = 496.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 772.789 ; gain = 496.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 772.789 ; gain = 496.742
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "negativo" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:226]
WARNING: [Synth 8-327] inferring latch for variable 'negativo_reg' [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:229]
WARNING: [Synth 8-327] inferring latch for variable 'zero_reg' [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:231]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.srcs/sources_1/new/ALUU.v:227]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 772.789 ; gain = 496.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 18    
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALUU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module sumador 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (result_reg[2]) is unused and will be removed from module ALUU.
WARNING: [Synth 8-3332] Sequential element (result_reg[1]) is unused and will be removed from module ALUU.
WARNING: [Synth 8-3332] Sequential element (result_reg[0]) is unused and will be removed from module ALUU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 772.789 ; gain = 496.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 772.789 ; gain = 496.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 772.789 ; gain = 496.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 772.789 ; gain = 496.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 772.789 ; gain = 496.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 772.789 ; gain = 496.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 772.789 ; gain = 496.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 772.789 ; gain = 496.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 772.789 ; gain = 496.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 772.789 ; gain = 496.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     2|
|2     |LUT3  |     6|
|3     |LUT4  |     4|
|4     |LUT5  |    10|
|5     |LUT6  |    13|
|6     |MUXF7 |     2|
|7     |LD    |     1|
|8     |LDC   |     1|
|9     |LDP   |     1|
|10    |IBUF  |    11|
|11    |OBUF  |     7|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    58|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 772.789 ; gain = 496.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 772.789 ; gain = 145.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 772.789 ; gain = 496.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 1 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 793.207 ; gain = 529.598
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Daniel/Desktop/Alu/AluModularComp/AluModularComp.runs/synth_1/ALUU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALUU_utilization_synth.rpt -pb ALUU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 793.207 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 15:16:35 2019...
