Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --include d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav --prj D:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.sim/sim_1/behav/top.prj work.top work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/bin2seg.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_reg_map.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_regc.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocmc.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_gen_reset.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_gen_clock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ddrc.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_master.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" into library work
WARNING: [VRFC 10-611] empty port in module declaration [d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v:82]
INFO: [VRFC 10-165] Analyzing Verilog file "D:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/hdl/system.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/seven_seg.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/clock.v" into library work
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [D:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/clock.v:176]
INFO: [VRFC 10-165] Analyzing Verilog file "D:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/imports/hdl/system_wrapper.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/top.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-727] function clogb2 has no return value assignment [d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_local_params.v:125]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v" Line 10. Module processing_system7_bfm_v2_0_processing_system7_bfm(C_S_AXI_HP0_DATA_WIDTH=64,C_S_AXI_HP1_DATA_WIDTH=64,C_S_AXI_HP2_DATA_WIDTH=64,C_S_AXI_HP3_DATA_WIDTH=64,C_USE_S_AXI_GP0=0,C_USE_S_AXI_GP1=0,C_USE_S_AXI_ACP=0) doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_gen_reset.v" Line 9. Module processing_system7_bfm_v2_0_gen_reset doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v" Line 10. Module processing_system7_bfm_v2_0_interconnect_model_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v" Line 10. Module processing_system7_bfm_v2_0_fmsw_gp_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" Line 10. Module processing_system7_bfm_v2_0_arb_wr_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" Line 10. Module processing_system7_bfm_v2_0_arb_wr_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v" Line 10. Module processing_system7_bfm_v2_0_ssw_hp doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v" Line 10. Module processing_system7_bfm_v2_0_arb_hp0_1_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" Line 10. Module processing_system7_bfm_v2_0_arb_wr_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v" Line 10. Module processing_system7_bfm_v2_0_arb_hp2_3_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" Line 10. Module processing_system7_bfm_v2_0_arb_wr_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v" Line 10. Module processing_system7_bfm_v2_0_arb_wr_4_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_4_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" Line 10. Module processing_system7_bfm_v2_0_arb_wr_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ddrc.v" Line 10. Module processing_system7_bfm_v2_0_ddrc_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v" Line 10. Module processing_system7_bfm_v2_0_arb_wr_4_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_4_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v" Line 18. Module processing_system7_bfm_v2_0_sparse_mem_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocmc.v" Line 10. Module processing_system7_bfm_v2_0_ocmc_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" Line 10. Module processing_system7_bfm_v2_0_arb_wr_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v" Line 10. Module processing_system7_bfm_v2_0_ocm_mem_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_regc.v" Line 10. Module processing_system7_bfm_v2_0_regc doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_reg_map.v" Line 17. Module processing_system7_bfm_v2_0_reg_map_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_master.v" Line 10. Module processing_system7_bfm_v2_0_axi_master(enable_this_port=0,master_name="M_AXI_GP0",data_bus_width=32,address_bus_width=32,id_bus_width=12,max_outstanding_transactions=16,exclusive_access_supported=1,EXCL_ID=12'b110000000000,m_axi_gp0_baseaddr=12'b110000001100) doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_master.v" Line 10. Module processing_system7_bfm_v2_0_axi_master(enable_this_port=0,master_name="M_AXI_GP1",data_bus_width=32,address_bus_width=32,id_bus_width=12,max_outstanding_transactions=16,exclusive_access_supported=1,EXCL_ID=12'b110000000000,m_axi_gp0_baseaddr=12'b110000001100) doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v" Line 10. Module processing_system7_bfm_v2_0_axi_slave(enable_this_port=0,slave_name="S_AXI_GP0",data_bus_width=32,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=16,exclusive_access_supported=0,max_wr_outstanding_transactions=8,max_rd_outstanding_transactions=8)_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v" Line 10. Module processing_system7_bfm_v2_0_axi_slave(enable_this_port=0,slave_name="S_AXI_GP1",data_bus_width=32,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=16,exclusive_access_supported=0,max_wr_outstanding_transactions=8,max_rd_outstanding_transactions=8)_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" Line 10. Module processing_system7_bfm_v2_0_afi_slave(enable_this_port=0,slave_name="S_AXI_HP0",data_bus_width=64,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=256,exclusive_access_supported=0)_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" Line 10. Module processing_system7_bfm_v2_0_intr_wr_mem_default_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" Line 10. Module processing_system7_bfm_v2_0_intr_rd_mem_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" Line 10. Module processing_system7_bfm_v2_0_afi_slave(enable_this_port=0,slave_name="S_AXI_HP1",data_bus_width=64,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=256,exclusive_access_supported=0)_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" Line 10. Module processing_system7_bfm_v2_0_intr_wr_mem_default_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" Line 10. Module processing_system7_bfm_v2_0_intr_rd_mem_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" Line 10. Module processing_system7_bfm_v2_0_afi_slave(enable_this_port=0,slave_name="S_AXI_HP2",data_bus_width=64,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=256,exclusive_access_supported=0)_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" Line 10. Module processing_system7_bfm_v2_0_intr_wr_mem_default_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" Line 10. Module processing_system7_bfm_v2_0_intr_rd_mem_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" Line 10. Module processing_system7_bfm_v2_0_afi_slave(enable_this_port=0,slave_name="S_AXI_HP3",data_bus_width=64,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=256,exclusive_access_supported=0)_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" Line 10. Module processing_system7_bfm_v2_0_intr_wr_mem_default_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" Line 10. Module processing_system7_bfm_v2_0_intr_rd_mem_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v" Line 10. Module processing_system7_bfm_v2_0_axi_slave(enable_this_port=0,slave_name="S_AXI_ACP",data_bus_width=64,address_bus_width=32,id_bus_width=3,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=10,exclusive_access_supported=0,max_wr_outstanding_transactions=3,max_rd_outstanding_transactions=7)_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v" Line 10. Module processing_system7_bfm_v2_0_processing_system7_bfm(C_S_AXI_HP0_DATA_WIDTH=64,C_S_AXI_HP1_DATA_WIDTH=64,C_S_AXI_HP2_DATA_WIDTH=64,C_S_AXI_HP3_DATA_WIDTH=64,C_USE_S_AXI_GP0=0,C_USE_S_AXI_GP1=0,C_USE_S_AXI_ACP=0) doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_gen_reset.v" Line 9. Module processing_system7_bfm_v2_0_gen_reset doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v" Line 10. Module processing_system7_bfm_v2_0_interconnect_model_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v" Line 10. Module processing_system7_bfm_v2_0_fmsw_gp_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" Line 10. Module processing_system7_bfm_v2_0_arb_wr_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" Line 10. Module processing_system7_bfm_v2_0_arb_wr_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v" Line 10. Module processing_system7_bfm_v2_0_ssw_hp doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v" Line 10. Module processing_system7_bfm_v2_0_arb_hp0_1_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" Line 10. Module processing_system7_bfm_v2_0_arb_wr_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v" Line 10. Module processing_system7_bfm_v2_0_arb_hp2_3_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" Line 10. Module processing_system7_bfm_v2_0_arb_wr_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v" Line 10. Module processing_system7_bfm_v2_0_arb_wr_4_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_4_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" Line 10. Module processing_system7_bfm_v2_0_arb_wr_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ddrc.v" Line 10. Module processing_system7_bfm_v2_0_ddrc_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v" Line 10. Module processing_system7_bfm_v2_0_arb_wr_4_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_4_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v" Line 18. Module processing_system7_bfm_v2_0_sparse_mem_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocmc.v" Line 10. Module processing_system7_bfm_v2_0_ocmc_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" Line 10. Module processing_system7_bfm_v2_0_arb_wr_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v" Line 10. Module processing_system7_bfm_v2_0_ocm_mem_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_regc.v" Line 10. Module processing_system7_bfm_v2_0_regc doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" Line 10. Module processing_system7_bfm_v2_0_arb_rd_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_reg_map.v" Line 17. Module processing_system7_bfm_v2_0_reg_map_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_master.v" Line 10. Module processing_system7_bfm_v2_0_axi_master(enable_this_port=0,master_name="M_AXI_GP0",data_bus_width=32,address_bus_width=32,id_bus_width=12,max_outstanding_transactions=16,exclusive_access_supported=1,EXCL_ID=12'b110000000000,m_axi_gp0_baseaddr=12'b110000001100) doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_master.v" Line 10. Module processing_system7_bfm_v2_0_axi_master(enable_this_port=0,master_name="M_AXI_GP1",data_bus_width=32,address_bus_width=32,id_bus_width=12,max_outstanding_transactions=16,exclusive_access_supported=1,EXCL_ID=12'b110000000000,m_axi_gp0_baseaddr=12'b110000001100) doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v" Line 10. Module processing_system7_bfm_v2_0_axi_slave(enable_this_port=0,slave_name="S_AXI_GP0",data_bus_width=32,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=16,exclusive_access_supported=0,max_wr_outstanding_transactions=8,max_rd_outstanding_transactions=8)_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v" Line 10. Module processing_system7_bfm_v2_0_axi_slave(enable_this_port=0,slave_name="S_AXI_GP1",data_bus_width=32,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=16,exclusive_access_supported=0,max_wr_outstanding_transactions=8,max_rd_outstanding_transactions=8)_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" Line 10. Module processing_system7_bfm_v2_0_afi_slave(enable_this_port=0,slave_name="S_AXI_HP0",data_bus_width=64,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=256,exclusive_access_supported=0)_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" Line 10. Module processing_system7_bfm_v2_0_intr_wr_mem_default_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" Line 10. Module processing_system7_bfm_v2_0_intr_rd_mem_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" Line 10. Module processing_system7_bfm_v2_0_afi_slave(enable_this_port=0,slave_name="S_AXI_HP1",data_bus_width=64,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=256,exclusive_access_supported=0)_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" Line 10. Module processing_system7_bfm_v2_0_intr_wr_mem_default_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" Line 10. Module processing_system7_bfm_v2_0_intr_rd_mem_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" Line 10. Module processing_system7_bfm_v2_0_afi_slave(enable_this_port=0,slave_name="S_AXI_HP2",data_bus_width=64,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=256,exclusive_access_supported=0)_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" Line 10. Module processing_system7_bfm_v2_0_intr_wr_mem_default_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" Line 10. Module processing_system7_bfm_v2_0_intr_rd_mem_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" Line 10. Module processing_system7_bfm_v2_0_afi_slave(enable_this_port=0,slave_name="S_AXI_HP3",data_bus_width=64,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=256,exclusive_access_supported=0)_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" Line 10. Module processing_system7_bfm_v2_0_intr_wr_mem_default_2 doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" Line 10. Module processing_system7_bfm_v2_0_intr_rd_mem_default doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v" Line 10. Module processing_system7_bfm_v2_0_axi_slave(enable_this_port=0,slave_name="S_AXI_ACP",data_bus_width=64,address_bus_width=32,id_bus_width=3,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=10,exclusive_access_supported=0,max_wr_outstanding_transactions=3,max_rd_outstanding_transactions=7)_2 doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.clock
Compiling module work.bin2seg
Compiling module work.seven_seg
Compiling module work.processing_system7_bfm_v2_0_gen_...
Compiling module work.processing_system7_bfm_v2_0_gen_...
Compiling module work.processing_system7_bfm_v2_0_arb_...
Compiling module work.processing_system7_bfm_v2_0_arb_...
Compiling module work.processing_system7_bfm_v2_0_fmsw...
Compiling module work.processing_system7_bfm_v2_0_arb_...
Compiling module work.processing_system7_bfm_v2_0_arb_...
Compiling module work.processing_system7_bfm_v2_0_arb_...
Compiling module work.processing_system7_bfm_v2_0_arb_...
Compiling module work.processing_system7_bfm_v2_0_ssw_...
Compiling module work.processing_system7_bfm_v2_0_inte...
Compiling module work.processing_system7_bfm_v2_0_spar...
Compiling module work.processing_system7_bfm_v2_0_ddrc...
Compiling module work.processing_system7_bfm_v2_0_ocm_...
Compiling module work.processing_system7_bfm_v2_0_ocmc...
Compiling module work.processing_system7_bfm_v2_0_reg_...
Compiling module work.processing_system7_bfm_v2_0_regc
Compiling module secureip.cdn_axi3_master_bfm(NAME="M_AXI_...
Compiling module work.processing_system7_bfm_v2_0_axi_...
Compiling module secureip.cdn_axi3_master_bfm(NAME="M_AXI_...
Compiling module work.processing_system7_bfm_v2_0_axi_...
Compiling module secureip.cdn_axi3_slave_bfm(NAME="S_AXI_G...
Compiling module work.processing_system7_bfm_v2_0_axi_...
Compiling module secureip.cdn_axi3_slave_bfm(NAME="S_AXI_G...
Compiling module work.processing_system7_bfm_v2_0_axi_...
Compiling module secureip.cdn_axi3_slave_bfm(NAME="S_AXI_H...
Compiling module work.processing_system7_bfm_v2_0_intr...
Compiling module work.processing_system7_bfm_v2_0_intr...
Compiling module work.processing_system7_bfm_v2_0_afi_...
Compiling module secureip.cdn_axi3_slave_bfm(NAME="S_AXI_H...
Compiling module work.processing_system7_bfm_v2_0_afi_...
Compiling module secureip.cdn_axi3_slave_bfm(NAME="S_AXI_H...
Compiling module work.processing_system7_bfm_v2_0_afi_...
Compiling module secureip.cdn_axi3_slave_bfm(NAME="S_AXI_H...
Compiling module work.processing_system7_bfm_v2_0_afi_...
Compiling module secureip.cdn_axi3_slave_bfm(NAME="S_AXI_A...
Compiling module work.processing_system7_bfm_v2_0_axi_...
Compiling module work.processing_system7_bfm_v2_0_proc...
Compiling module work.system_processing_system7_0_0
Compiling module work.system
Compiling module work.system_wrapper
Compiling module work.top
Compiling module work.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot top_behav
