#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x5dd4b8a69510 .scope module, "tonegen" "tonegen" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 12 "period";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 1 "wave";
o0x7708a6918018 .functor BUFZ 1, c4<z>; HiZ drive
v0x5dd4b8a6b3d0_0 .net "clk", 0 0, o0x7708a6918018;  0 drivers
v0x5dd4b8ab3bc0_0 .var "cnt", 11 0;
o0x7708a6918078 .functor BUFZ 1, c4<z>; HiZ drive
v0x5dd4b8ab3ca0_0 .net "enable", 0 0, o0x7708a6918078;  0 drivers
o0x7708a69180a8 .functor BUFZ 12, c4<zzzzzzzzzzzz>; HiZ drive
v0x5dd4b8ab3d70_0 .net "period", 11 0, o0x7708a69180a8;  0 drivers
o0x7708a69180d8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5dd4b8ab3e50_0 .net "rst", 0 0, o0x7708a69180d8;  0 drivers
v0x5dd4b8ab3f10_0 .var "wave", 0 0;
E_0x5dd4b8a69dc0 .event posedge, v0x5dd4b8a6b3d0_0;
    .scope S_0x5dd4b8a69510;
T_0 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5dd4b8ab3bc0_0, 0, 12;
    %end;
    .thread T_0;
    .scope S_0x5dd4b8a69510;
T_1 ;
    %wait E_0x5dd4b8a69dc0;
    %load/vec4 v0x5dd4b8ab3e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5dd4b8ab3bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd4b8ab3f10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5dd4b8ab3ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5dd4b8ab3d70_0;
    %assign/vec4 v0x5dd4b8ab3bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd4b8ab3f10_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5dd4b8ab3bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x5dd4b8ab3d70_0;
    %assign/vec4 v0x5dd4b8ab3bc0_0, 0;
    %load/vec4 v0x5dd4b8ab3f10_0;
    %inv;
    %assign/vec4 v0x5dd4b8ab3f10_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5dd4b8ab3bc0_0;
    %subi 1, 0, 12;
    %assign/vec4 v0x5dd4b8ab3bc0_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "../verilog/src/tonegen.v";
