<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register `IC_RAW_INTR_STAT` reader"><title>R in rp2040_pac::i2c0::ic_raw_intr_stat - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">R</a></h2><h3><a href="#aliased-type">Aliased Type</a></h3><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.activity" title="activity">activity</a></li><li><a href="#method.gen_call" title="gen_call">gen_call</a></li><li><a href="#method.rd_req" title="rd_req">rd_req</a></li><li><a href="#method.restart_det" title="restart_det">restart_det</a></li><li><a href="#method.rx_done" title="rx_done">rx_done</a></li><li><a href="#method.rx_full" title="rx_full">rx_full</a></li><li><a href="#method.rx_over" title="rx_over">rx_over</a></li><li><a href="#method.rx_under" title="rx_under">rx_under</a></li><li><a href="#method.start_det" title="start_det">start_det</a></li><li><a href="#method.stop_det" title="stop_det">stop_det</a></li><li><a href="#method.tx_abrt" title="tx_abrt">tx_abrt</a></li><li><a href="#method.tx_empty" title="tx_empty">tx_empty</a></li><li><a href="#method.tx_over" title="tx_over">tx_over</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="index.html">In rp2040_<wbr>pac::<wbr>i2c0::<wbr>ic_<wbr>raw_<wbr>intr_<wbr>stat</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">i2c0</a>::<wbr><a href="index.html">ic_raw_intr_stat</a></div><h1>Type Alias <span class="type">R</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/rp2040_pac/i2c0/ic_raw_intr_stat.rs.html#2">Source</a> </span></div><pre class="rust item-decl"><code>pub type R = <a class="type" href="../../generic/type.R.html" title="type rp2040_pac::generic::R">R</a>&lt;<a class="struct" href="struct.IC_RAW_INTR_STAT_SPEC.html" title="struct rp2040_pac::i2c0::ic_raw_intr_stat::IC_RAW_INTR_STAT_SPEC">IC_RAW_INTR_STAT_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register <code>IC_RAW_INTR_STAT</code> reader</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">ยง</a></h2><pre class="rust item-decl"><code>pub struct R { <span class="comment">/* private fields */</span> }</code></pre><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">ยง</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-R%3CIC_RAW_INTR_STAT_SPEC%3E" class="impl"><a class="src rightside" href="../../../src/rp2040_pac/i2c0/ic_raw_intr_stat.rs.html#563-662">Source</a><a href="#impl-R%3CIC_RAW_INTR_STAT_SPEC%3E" class="anchor">ยง</a><h3 class="code-header">impl <a class="type" href="type.R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::R">R</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.rx_under" class="method"><a class="src rightside" href="../../../src/rp2040_pac/i2c0/ic_raw_intr_stat.rs.html#568-570">Source</a><h4 class="code-header">pub fn <a href="#method.rx_under" class="fn">rx_under</a>(&amp;self) -&gt; <a class="type" href="type.RX_UNDER_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::RX_UNDER_R">RX_UNDER_R</a></h4></section></summary><div class="docblock"><p>Bit 0 - Set if the processor attempts to read the receive buffer when it is empty by reading from the IC_DATA_CMD register. If the module is disabled (IC_ENABLE[0]=0), this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared.</p>
<p>Reset value: 0x0</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.rx_over" class="method"><a class="src rightside" href="../../../src/rp2040_pac/i2c0/ic_raw_intr_stat.rs.html#577-579">Source</a><h4 class="code-header">pub fn <a href="#method.rx_over" class="fn">rx_over</a>(&amp;self) -&gt; <a class="type" href="type.RX_OVER_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::RX_OVER_R">RX_OVER_R</a></h4></section></summary><div class="docblock"><p>Bit 1 - Set if the receive buffer is completely filled to IC_RX_BUFFER_DEPTH and an additional byte is received from an external I2C device. The DW_apb_i2c acknowledges this, but any data bytes received after the FIFO is full are lost. If the module is disabled (IC_ENABLE[0]=0), this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared.</p>
<p>Note: If bit 9 of the IC_CON register (RX_FIFO_FULL_HLD_CTRL) is programmed to HIGH, then the RX_OVER interrupt never occurs, because the Rx FIFO never overflows.</p>
<p>Reset value: 0x0</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.rx_full" class="method"><a class="src rightside" href="../../../src/rp2040_pac/i2c0/ic_raw_intr_stat.rs.html#584-586">Source</a><h4 class="code-header">pub fn <a href="#method.rx_full" class="fn">rx_full</a>(&amp;self) -&gt; <a class="type" href="type.RX_FULL_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::RX_FULL_R">RX_FULL_R</a></h4></section></summary><div class="docblock"><p>Bit 2 - Set when the receive buffer reaches or goes above the RX_TL threshold in the IC_RX_TL register. It is automatically cleared by hardware when buffer level goes below the threshold. If the module is disabled (IC_ENABLE[0]=0), the RX FIFO is flushed and held in reset; therefore the RX FIFO is not full. So this bit is cleared once the IC_ENABLE bit 0 is programmed with a 0, regardless of the activity that continues.</p>
<p>Reset value: 0x0</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.tx_over" class="method"><a class="src rightside" href="../../../src/rp2040_pac/i2c0/ic_raw_intr_stat.rs.html#591-593">Source</a><h4 class="code-header">pub fn <a href="#method.tx_over" class="fn">tx_over</a>(&amp;self) -&gt; <a class="type" href="type.TX_OVER_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::TX_OVER_R">TX_OVER_R</a></h4></section></summary><div class="docblock"><p>Bit 3 - Set during transmit if the transmit buffer is filled to IC_TX_BUFFER_DEPTH and the processor attempts to issue another I2C command by writing to the IC_DATA_CMD register. When the module is disabled, this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared.</p>
<p>Reset value: 0x0</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.tx_empty" class="method"><a class="src rightside" href="../../../src/rp2040_pac/i2c0/ic_raw_intr_stat.rs.html#599-601">Source</a><h4 class="code-header">pub fn <a href="#method.tx_empty" class="fn">tx_empty</a>(&amp;self) -&gt; <a class="type" href="type.TX_EMPTY_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::TX_EMPTY_R">TX_EMPTY_R</a></h4></section></summary><div class="docblock"><p>Bit 4 - The behavior of the TX_EMPTY interrupt status differs based on the TX_EMPTY_CTRL selection in the IC_CON register. - When TX_EMPTY_CTRL = 0: This bit is set to 1 when the transmit buffer is at or below the threshold value set in the IC_TX_TL register. - When TX_EMPTY_CTRL = 1: This bit is set to 1 when the transmit buffer is at or below the threshold value set in the IC_TX_TL register and the transmission of the address/data from the internal shift register for the most recently popped command is completed. It is automatically cleared by hardware when the buffer level goes above the threshold. When IC_ENABLE[0]
is set to 0, the TX FIFO is flushed and held in reset. There the TX FIFO looks like it has no data within it, so this bit is set to 1, provided there is activity in the master or slave state machines. When there is no longer any activity, then with ic_en=0, this bit is set to 0.</p>
<p>Reset value: 0x0.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.rd_req" class="method"><a class="src rightside" href="../../../src/rp2040_pac/i2c0/ic_raw_intr_stat.rs.html#606-608">Source</a><h4 class="code-header">pub fn <a href="#method.rd_req" class="fn">rd_req</a>(&amp;self) -&gt; <a class="type" href="type.RD_REQ_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::RD_REQ_R">RD_REQ_R</a></h4></section></summary><div class="docblock"><p>Bit 5 - This bit is set to 1 when DW_apb_i2c is acting as a slave and another I2C master is attempting to read data from DW_apb_i2c. The DW_apb_i2c holds the I2C bus in a wait state (SCL=0) until this interrupt is serviced, which means that the slave has been addressed by a remote master that is asking for data to be transferred. The processor must respond to this interrupt and then write the requested data to the IC_DATA_CMD register. This bit is set to 0 just after the processor reads the IC_CLR_RD_REQ register.</p>
<p>Reset value: 0x0</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.tx_abrt" class="method"><a class="src rightside" href="../../../src/rp2040_pac/i2c0/ic_raw_intr_stat.rs.html#615-617">Source</a><h4 class="code-header">pub fn <a href="#method.tx_abrt" class="fn">tx_abrt</a>(&amp;self) -&gt; <a class="type" href="type.TX_ABRT_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::TX_ABRT_R">TX_ABRT_R</a></h4></section></summary><div class="docblock"><p>Bit 6 - This bit indicates if DW_apb_i2c, as an I2C transmitter, is unable to complete the intended actions on the contents of the transmit FIFO. This situation can occur both as an I2C master or an I2C slave, and is referred to as a โtransmit abortโ. When this bit is set to 1, the IC_TX_ABRT_SOURCE register indicates the reason why the transmit abort takes places.</p>
<p>Note: The DW_apb_i2c flushes/resets/empties the TX_FIFO and RX_FIFO whenever there is a transmit abort caused by any of the events tracked by the IC_TX_ABRT_SOURCE register. The FIFOs remains in this flushed state until the register IC_CLR_TX_ABRT is read. Once this read is performed, the Tx FIFO is then ready to accept more data bytes from the APB interface.</p>
<p>Reset value: 0x0</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.rx_done" class="method"><a class="src rightside" href="../../../src/rp2040_pac/i2c0/ic_raw_intr_stat.rs.html#622-624">Source</a><h4 class="code-header">pub fn <a href="#method.rx_done" class="fn">rx_done</a>(&amp;self) -&gt; <a class="type" href="type.RX_DONE_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::RX_DONE_R">RX_DONE_R</a></h4></section></summary><div class="docblock"><p>Bit 7 - When the DW_apb_i2c is acting as a slave-transmitter, this bit is set to 1 if the master does not acknowledge a transmitted byte. This occurs on the last byte of the transmission, indicating that the transmission is done.</p>
<p>Reset value: 0x0</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.activity" class="method"><a class="src rightside" href="../../../src/rp2040_pac/i2c0/ic_raw_intr_stat.rs.html#629-631">Source</a><h4 class="code-header">pub fn <a href="#method.activity" class="fn">activity</a>(&amp;self) -&gt; <a class="type" href="type.ACTIVITY_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::ACTIVITY_R">ACTIVITY_R</a></h4></section></summary><div class="docblock"><p>Bit 8 - This bit captures DW_apb_i2c activity and stays set until it is cleared. There are four ways to clear it: - Disabling the DW_apb_i2c - Reading the IC_CLR_ACTIVITY register - Reading the IC_CLR_INTR register - System reset Once this bit is set, it stays set unless one of the four methods is used to clear it. Even if the DW_apb_i2c module is idle, this bit remains set until cleared, indicating that there was activity on the bus.</p>
<p>Reset value: 0x0</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.stop_det" class="method"><a class="src rightside" href="../../../src/rp2040_pac/i2c0/ic_raw_intr_stat.rs.html#636-638">Source</a><h4 class="code-header">pub fn <a href="#method.stop_det" class="fn">stop_det</a>(&amp;self) -&gt; <a class="type" href="type.STOP_DET_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::STOP_DET_R">STOP_DET_R</a></h4></section></summary><div class="docblock"><p>Bit 9 - Indicates whether a STOP condition has occurred on the I2C interface regardless of whether DW_apb_i2c is operating in slave or master mode.</p>
<p>In Slave Mode: - If IC_CON[7]=1โb1 (STOP_DET_IFADDRESSED), the STOP_DET interrupt will be issued only if slave is addressed. Note: During a general call address, this slave does not issue a STOP_DET interrupt if STOP_DET_IF_ADDRESSED=1โb1, even if the slave responds to the general call address by generating ACK. The STOP_DET interrupt is generated only when the transmitted address matches the slave address (SAR). - If IC_CON[7]=1โb0 (STOP_DET_IFADDRESSED), the STOP_DET interrupt is issued irrespective of whether it is being addressed. In Master Mode: - If IC_CON[10]=1โb1 (STOP_DET_IF_MASTER_ACTIVE),the STOP_DET interrupt will be issued only if Master is active. - If IC_CON[10]=1โb0 (STOP_DET_IFADDRESSED),the STOP_DET interrupt will be issued irrespective of whether master is active or not. Reset value: 0x0</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.start_det" class="method"><a class="src rightside" href="../../../src/rp2040_pac/i2c0/ic_raw_intr_stat.rs.html#643-645">Source</a><h4 class="code-header">pub fn <a href="#method.start_det" class="fn">start_det</a>(&amp;self) -&gt; <a class="type" href="type.START_DET_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::START_DET_R">START_DET_R</a></h4></section></summary><div class="docblock"><p>Bit 10 - Indicates whether a START or RESTART condition has occurred on the I2C interface regardless of whether DW_apb_i2c is operating in slave or master mode.</p>
<p>Reset value: 0x0</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.gen_call" class="method"><a class="src rightside" href="../../../src/rp2040_pac/i2c0/ic_raw_intr_stat.rs.html#650-652">Source</a><h4 class="code-header">pub fn <a href="#method.gen_call" class="fn">gen_call</a>(&amp;self) -&gt; <a class="type" href="type.GEN_CALL_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::GEN_CALL_R">GEN_CALL_R</a></h4></section></summary><div class="docblock"><p>Bit 11 - Set only when a General Call address is received and it is acknowledged. It stays set until it is cleared either by disabling DW_apb_i2c or when the CPU reads bit 0 of the IC_CLR_GEN_CALL register. DW_apb_i2c stores the received data in the Rx buffer.</p>
<p>Reset value: 0x0</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.restart_det" class="method"><a class="src rightside" href="../../../src/rp2040_pac/i2c0/ic_raw_intr_stat.rs.html#659-661">Source</a><h4 class="code-header">pub fn <a href="#method.restart_det" class="fn">restart_det</a>(&amp;self) -&gt; <a class="type" href="type.RESTART_DET_R.html" title="type rp2040_pac::i2c0::ic_raw_intr_stat::RESTART_DET_R">RESTART_DET_R</a></h4></section></summary><div class="docblock"><p>Bit 12 - Indicates whether a RESTART condition has occurred on the I2C interface when DW_apb_i2c is operating in Slave mode and the slave is being addressed. Enabled only when IC_SLV_RESTART_DET_EN=1.</p>
<p>Note: However, in high-speed mode or during a START BYTE transfer, the RESTART comes before the address field as per the I2C protocol. In this case, the slave is not the addressed slave when the RESTART is issued, therefore DW_apb_i2c does not generate the RESTART_DET interrupt.</p>
<p>Reset value: 0x0</p>
</div></details></div></details></div></section></div></main></body></html>