Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Aug 19 14:39:56 2024
| Host         : Moria14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.260        0.000                      0                  535        0.206        0.000                      0                  535        4.500        0.000                       0                   244  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.260        0.000                      0                  535        0.206        0.000                      0                  535        4.500        0.000                       0                   244  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 tmrCntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.952ns (22.394%)  route 3.299ns (77.606%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  tmrCntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  tmrCntr_reg[8]/Q
                         net (fo=2, routed)           0.825     6.429    tmrCntr_reg[8]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  tmrVal[3]_i_7/O
                         net (fo=1, routed)           0.574     7.126    tmrVal[3]_i_7_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.250 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.302     7.553    tmrVal[3]_i_6_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.677 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.480     8.157    eqOp2_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.281 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.117     9.398    tmrCntr0
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[16]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    tmrCntr_reg[16]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 tmrCntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.952ns (22.394%)  route 3.299ns (77.606%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  tmrCntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  tmrCntr_reg[8]/Q
                         net (fo=2, routed)           0.825     6.429    tmrCntr_reg[8]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  tmrVal[3]_i_7/O
                         net (fo=1, routed)           0.574     7.126    tmrVal[3]_i_7_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.250 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.302     7.553    tmrVal[3]_i_6_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.677 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.480     8.157    eqOp2_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.281 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.117     9.398    tmrCntr0
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[17]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    tmrCntr_reg[17]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 tmrCntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.952ns (22.394%)  route 3.299ns (77.606%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  tmrCntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  tmrCntr_reg[8]/Q
                         net (fo=2, routed)           0.825     6.429    tmrCntr_reg[8]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  tmrVal[3]_i_7/O
                         net (fo=1, routed)           0.574     7.126    tmrVal[3]_i_7_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.250 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.302     7.553    tmrVal[3]_i_6_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.677 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.480     8.157    eqOp2_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.281 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.117     9.398    tmrCntr0
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[18]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    tmrCntr_reg[18]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 tmrCntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.952ns (22.394%)  route 3.299ns (77.606%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  tmrCntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  tmrCntr_reg[8]/Q
                         net (fo=2, routed)           0.825     6.429    tmrCntr_reg[8]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  tmrVal[3]_i_7/O
                         net (fo=1, routed)           0.574     7.126    tmrVal[3]_i_7_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.250 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.302     7.553    tmrVal[3]_i_6_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.677 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.480     8.157    eqOp2_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.281 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.117     9.398    tmrCntr0
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[19]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    tmrCntr_reg[19]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 tmrCntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.952ns (22.442%)  route 3.290ns (77.558%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  tmrCntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  tmrCntr_reg[8]/Q
                         net (fo=2, routed)           0.825     6.429    tmrCntr_reg[8]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  tmrVal[3]_i_7/O
                         net (fo=1, routed)           0.574     7.126    tmrVal[3]_i_7_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.250 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.302     7.553    tmrVal[3]_i_6_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.677 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.480     8.157    eqOp2_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.281 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.108     9.389    tmrCntr0
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.504    14.845    CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[24]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    tmrCntr_reg[24]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 tmrCntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.952ns (22.442%)  route 3.290ns (77.558%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  tmrCntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  tmrCntr_reg[8]/Q
                         net (fo=2, routed)           0.825     6.429    tmrCntr_reg[8]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  tmrVal[3]_i_7/O
                         net (fo=1, routed)           0.574     7.126    tmrVal[3]_i_7_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.250 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.302     7.553    tmrVal[3]_i_6_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.677 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.480     8.157    eqOp2_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.281 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.108     9.389    tmrCntr0
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.504    14.845    CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[25]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    tmrCntr_reg[25]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 tmrCntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.952ns (22.442%)  route 3.290ns (77.558%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  tmrCntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  tmrCntr_reg[8]/Q
                         net (fo=2, routed)           0.825     6.429    tmrCntr_reg[8]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  tmrVal[3]_i_7/O
                         net (fo=1, routed)           0.574     7.126    tmrVal[3]_i_7_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.250 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.302     7.553    tmrVal[3]_i_6_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.677 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.480     8.157    eqOp2_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.281 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.108     9.389    tmrCntr0
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.504    14.845    CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[26]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    tmrCntr_reg[26]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 tmrCntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrVal_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.952ns (23.096%)  route 3.170ns (76.904%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  tmrCntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  tmrCntr_reg[8]/Q
                         net (fo=2, routed)           0.825     6.429    tmrCntr_reg[8]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  tmrVal[3]_i_7/O
                         net (fo=1, routed)           0.574     7.126    tmrVal[3]_i_7_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.250 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.302     7.553    tmrVal[3]_i_6_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.677 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.612     8.289    eqOp2_in
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     8.413 r  tmrVal[3]_i_1/O
                         net (fo=4, routed)           0.856     9.269    tmrVal[3]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508    14.849    CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    tmrVal_reg[1]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 tmrCntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrVal_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.952ns (23.096%)  route 3.170ns (76.904%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  tmrCntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  tmrCntr_reg[8]/Q
                         net (fo=2, routed)           0.825     6.429    tmrCntr_reg[8]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  tmrVal[3]_i_7/O
                         net (fo=1, routed)           0.574     7.126    tmrVal[3]_i_7_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.250 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.302     7.553    tmrVal[3]_i_6_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.677 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.612     8.289    eqOp2_in
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     8.413 r  tmrVal[3]_i_1/O
                         net (fo=4, routed)           0.856     9.269    tmrVal[3]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508    14.849    CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    tmrVal_reg[2]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 tmrCntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrVal_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.952ns (23.096%)  route 3.170ns (76.904%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  tmrCntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  tmrCntr_reg[8]/Q
                         net (fo=2, routed)           0.825     6.429    tmrCntr_reg[8]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  tmrVal[3]_i_7/O
                         net (fo=1, routed)           0.574     7.126    tmrVal[3]_i_7_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.250 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.302     7.553    tmrVal[3]_i_6_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.677 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.612     8.289    eqOp2_in
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     8.413 r  tmrVal[3]_i_1/O
                         net (fo=4, routed)           0.856     9.269    tmrVal[3]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508    14.849    CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    tmrVal_reg[3]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uartData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.506%)  route 0.138ns (49.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X15Y4          FDRE                                         r  uartData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uartData_reg[3]/Q
                         net (fo=1, routed)           0.138     1.728    Inst_UART_TX_CTRL/Q[3]
    SLICE_X15Y5          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X15Y5          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X15Y5          FDRE (Hold_fdre_C_D)         0.057     1.522    Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 uartData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.567     1.450    CLK_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  uartData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uartData_reg[6]/Q
                         net (fo=1, routed)           0.164     1.755    Inst_UART_TX_CTRL/Q[6]
    SLICE_X13Y3          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X13Y3          FDRE (Hold_fdre_C_D)         0.075     1.540    Inst_UART_TX_CTRL/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.182%)  route 0.127ns (37.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.567     1.450    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X12Y1          FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Inst_UART_TX_CTRL/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.127     1.741    Inst_UART_TX_CTRL/bitIndex_reg[2]
    SLICE_X13Y2          LUT5 (Prop_lut5_I3_O)        0.045     1.786 r  Inst_UART_TX_CTRL/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.786    Inst_UART_TX_CTRL/txBit_i_3_n_0
    SLICE_X13Y2          FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.837     1.964    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X13Y2          FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
                         clock pessimism             -0.498     1.466    
    SLICE_X13Y2          FDSE (Hold_fdse_C_D)         0.091     1.557    Inst_UART_TX_CTRL/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.366%)  route 0.132ns (44.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.445    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Inst_btn_debounce/sig_out_reg_reg[2]/Q
                         net (fo=5, routed)           0.132     1.741    btnDeBnc[2]
    SLICE_X10Y14         FDRE                                         r  btnReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  btnReg_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.063     1.508    btnReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.145%)  route 0.150ns (41.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/Q
                         net (fo=5, routed)           0.150     1.764    Inst_UART_TX_CTRL/txState[1]
    SLICE_X10Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  Inst_UART_TX_CTRL/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    Inst_UART_TX_CTRL/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X10Y4          FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X10Y4          FDRE (Hold_fdre_C_D)         0.120     1.569    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 FSM_sequential_uartState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.053%)  route 0.178ns (48.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  FSM_sequential_uartState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  FSM_sequential_uartState_reg[0]/Q
                         net (fo=16, routed)          0.178     1.767    Inst_UART_TX_CTRL/uartState[0]
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.812 r  Inst_UART_TX_CTRL/FSM_sequential_uartState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    Inst_UART_TX_CTRL_n_2
    SLICE_X11Y7          FDRE                                         r  FSM_sequential_uartState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.835     1.962    CLK_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  FSM_sequential_uartState_reg[1]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X11Y7          FDRE (Hold_fdre_C_D)         0.091     1.555    FSM_sequential_uartState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 FSM_sequential_uartState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.914%)  route 0.179ns (49.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  FSM_sequential_uartState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  FSM_sequential_uartState_reg[0]/Q
                         net (fo=16, routed)          0.179     1.768    Inst_UART_TX_CTRL/uartState[0]
    SLICE_X11Y7          LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  Inst_UART_TX_CTRL/FSM_sequential_uartState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    Inst_UART_TX_CTRL_n_1
    SLICE_X11Y7          FDRE                                         r  FSM_sequential_uartState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.835     1.962    CLK_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  FSM_sequential_uartState_reg[2]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X11Y7          FDRE (Hold_fdre_C_D)         0.092     1.556    FSM_sequential_uartState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uartData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.913%)  route 0.195ns (58.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X13Y5          FDRE                                         r  uartData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uartData_reg[0]/Q
                         net (fo=1, routed)           0.195     1.786    Inst_UART_TX_CTRL/Q[0]
    SLICE_X13Y3          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X13Y3          FDRE (Hold_fdre_C_D)         0.059     1.524    Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/bitTmr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  Inst_UART_TX_CTRL/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.118     1.708    Inst_UART_TX_CTRL/bitTmr_reg[11]
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  Inst_UART_TX_CTRL/bitTmr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    Inst_UART_TX_CTRL/bitTmr_reg[8]_i_1_n_4
    SLICE_X9Y6           FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[11]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.105     1.554    Inst_UART_TX_CTRL/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.563     1.446    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y12         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Inst_btn_debounce/sig_cntrs_ary_reg[0][15]/Q
                         net (fo=2, routed)           0.118     1.705    Inst_btn_debounce/sig_cntrs_ary_reg[0]_0[15]
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  Inst_btn_debounce/sig_cntrs_ary_reg[0][12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    Inst_btn_debounce/sig_cntrs_ary_reg[0][12]_i_1_n_4
    SLICE_X13Y12         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.832     1.959    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y12         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X13Y12         FDRE (Hold_fdre_C_D)         0.105     1.551    Inst_btn_debounce/sig_cntrs_ary_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y8    FSM_sequential_uartState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y7    FSM_sequential_uartState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y7    FSM_sequential_uartState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y11   btnReg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y14   btnReg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y14   btnReg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y11   btnReg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y8     reset_cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y10    reset_cntr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y8    FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y8    FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y7    FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y7    FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y7    FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y7    FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   btnReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   btnReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   btnReg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   btnReg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y8    FSM_sequential_uartState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y8    FSM_sequential_uartState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y7    FSM_sequential_uartState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y7    FSM_sequential_uartState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y7    FSM_sequential_uartState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y7    FSM_sequential_uartState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   btnReg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   btnReg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   btnReg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   btnReg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.838ns  (logic 5.069ns (36.635%)  route 8.768ns (63.365%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.201     5.642    BTN_IBUF[4]
    SLICE_X65Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.766 r  LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.567    10.334    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.838 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.838    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.478ns  (logic 5.315ns (39.433%)  route 8.163ns (60.567%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          5.061     6.502    BTN_IBUF[4]
    SLICE_X65Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.652 r  LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.102     9.755    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.723    13.478 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.478    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.920ns  (logic 5.301ns (41.028%)  route 7.619ns (58.972%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.920     6.361    BTN_IBUF[4]
    SLICE_X65Y46         LUT2 (Prop_lut2_I1_O)        0.150     6.511 r  LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.699     9.210    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.709    12.920 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.920    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.674ns  (logic 5.083ns (40.108%)  route 7.591ns (59.892%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.920     6.361    BTN_IBUF[4]
    SLICE_X65Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.485 r  LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.671     9.156    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.674 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.674    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.221ns  (logic 5.081ns (41.573%)  route 7.140ns (58.427%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          5.061     6.502    BTN_IBUF[4]
    SLICE_X65Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.626 r  LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.079     8.706    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.221 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.221    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.477ns  (logic 5.265ns (45.876%)  route 6.212ns (54.124%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.342     5.784    BTN_IBUF[4]
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.118     5.902 r  LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.869     7.771    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.706    11.477 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.477    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.145ns  (logic 5.270ns (47.283%)  route 5.875ns (52.717%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.201     5.642    BTN_IBUF[4]
    SLICE_X65Y37         LUT2 (Prop_lut2_I1_O)        0.118     5.760 r  LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.674     7.434    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.710    11.145 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.145    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.109ns  (logic 5.091ns (45.824%)  route 6.018ns (54.176%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.342     5.784    BTN_IBUF[4]
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.908 r  LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.676     7.584    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    11.109 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.109    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            SSEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.929ns  (logic 5.076ns (46.440%)  route 5.854ns (53.560%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.460     3.901    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X15Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.025 r  Inst_btn_debounce/SSEG_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.394     7.419    SSEG_AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    10.929 r  SSEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.929    SSEG_AN[3]
    W4                                                                r  SSEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            SSEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.869ns  (logic 5.068ns (46.628%)  route 5.801ns (53.372%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.335     3.776    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.124     3.900 r  Inst_btn_debounce/SSEG_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.467     7.367    SSEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.869 r  SSEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.869    SSEG_AN[0]
    U2                                                                r  SSEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.470ns (66.213%)  route 0.750ns (33.787%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.335     0.553    SW_IBUF[6]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.045     0.598 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.415     1.013    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.220 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.220    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.457ns (63.711%)  route 0.830ns (36.289%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          0.415     0.624    BTN_IBUF[4]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.669 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.415     1.084    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.286 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.286    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.474ns (64.108%)  route 0.825ns (35.892%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.391     0.610    SW_IBUF[4]
    SLICE_X0Y8           LUT2 (Prop_lut2_I0_O)        0.045     0.655 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.434     1.089    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.299 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.299    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.530ns (66.326%)  route 0.777ns (33.674%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          0.415     0.624    BTN_IBUF[4]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.048     0.672 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.362     1.034    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     2.306 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.306    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.554ns (66.996%)  route 0.765ns (33.004%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           0.407     0.641    SW_IBUF[5]
    SLICE_X0Y8           LUT2 (Prop_lut2_I0_O)        0.042     0.683 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.041    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.319 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.319    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.533ns (65.161%)  route 0.820ns (34.839%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           0.461     0.688    SW_IBUF[7]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.042     0.730 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.088    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.264     2.352 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.352    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.497ns (62.876%)  route 0.884ns (37.124%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.557     0.783    SW_IBUF[10]
    SLICE_X65Y38         LUT2 (Prop_lut2_I0_O)        0.045     0.828 r  LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.155    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.381 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.381    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.538ns (64.447%)  route 0.848ns (35.553%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           0.520     0.741    SW_IBUF[9]
    SLICE_X65Y37         LUT2 (Prop_lut2_I0_O)        0.046     0.787 r  LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.115    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.271     2.386 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.386    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.525ns (62.808%)  route 0.903ns (37.192%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          0.413     0.622    BTN_IBUF[4]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.048     0.670 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.161    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.429 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.429    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.545ns (62.101%)  route 0.943ns (37.899%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           0.520     0.752    SW_IBUF[11]
    SLICE_X65Y38         LUT2 (Prop_lut2_I0_O)        0.046     0.798 r  LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.221    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.267     2.487 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.487    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.034ns  (logic 4.090ns (45.275%)  route 4.944ns (54.725%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.561     5.082    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  Inst_btn_debounce/sig_out_reg_reg[3]/Q
                         net (fo=5, routed)           1.550     7.088    Inst_btn_debounce/btnDeBnc[3]
    SLICE_X15Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.212 r  Inst_btn_debounce/SSEG_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.394    10.606    SSEG_AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    14.117 r  SSEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.117    SSEG_AN[3]
    W4                                                                r  SSEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.954ns  (logic 4.145ns (46.289%)  route 4.809ns (53.711%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.560     5.081    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  Inst_btn_debounce/sig_out_reg_reg[0]/Q
                         net (fo=5, routed)           1.343     6.942    Inst_btn_debounce/btnDeBnc[0]
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.066 r  Inst_btn_debounce/SSEG_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.467    10.533    SSEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    14.036 r  SSEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.036    SSEG_AN[0]
    U2                                                                r  SSEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.483ns  (logic 3.974ns (46.843%)  route 4.509ns (53.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.570     5.091    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X13Y2          FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDSE (Prop_fdse_C_Q)         0.456     5.547 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           4.509    10.057    UART_TXD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.574 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    13.574    UART_TXD
    A18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.110ns  (logic 4.141ns (51.064%)  route 3.969ns (48.936%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.560     5.081    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  Inst_btn_debounce/sig_out_reg_reg[1]/Q
                         net (fo=5, routed)           0.680     6.279    Inst_btn_debounce/btnDeBnc[1]
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.403 r  Inst_btn_debounce/SSEG_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.289     9.692    SSEG_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.191 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.191    SSEG_AN[1]
    U4                                                                r  SSEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.051ns  (logic 4.415ns (54.835%)  route 3.636ns (45.165%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.564     5.085    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  Inst_btn_debounce/sig_out_reg_reg[2]/Q
                         net (fo=5, routed)           0.542     6.146    Inst_btn_debounce/btnDeBnc[2]
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.150     6.296 r  Inst_btn_debounce/SSEG_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.094     9.390    SSEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.747    13.137 r  SSEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.137    SSEG_AN[2]
    V4                                                                r  SSEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.212ns  (logic 4.462ns (61.863%)  route 2.751ns (38.137%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.625     5.146    CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  tmrVal_reg[2]/Q
                         net (fo=11, routed)          0.894     6.459    tmrVal_reg[2]
    SLICE_X62Y19         LUT4 (Prop_lut4_I1_O)        0.324     6.783 r  SSEG_CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.856     8.640    SSEG_CA_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    12.359 r  SSEG_CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.359    SSEG_CA[0]
    W7                                                                r  SSEG_CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 4.465ns (62.200%)  route 2.713ns (37.800%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.625     5.146    CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  tmrVal_reg[2]/Q
                         net (fo=11, routed)          0.901     6.467    tmrVal_reg[2]
    SLICE_X62Y19         LUT4 (Prop_lut4_I2_O)        0.324     6.791 r  SSEG_CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.812     8.603    SSEG_CA_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722    12.325 r  SSEG_CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.325    SSEG_CA[4]
    U5                                                                r  SSEG_CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.061ns  (logic 4.480ns (63.448%)  route 2.581ns (36.552%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.625     5.146    CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  tmrVal_reg[2]/Q
                         net (fo=11, routed)          0.883     6.448    tmrVal_reg[2]
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.324     6.772 r  SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.698     8.470    SSEG_CA_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    12.207 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.207    SSEG_CA[2]
    U8                                                                r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.019ns  (logic 4.246ns (60.497%)  route 2.773ns (39.503%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.625     5.146    CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  tmrVal_reg[2]/Q
                         net (fo=11, routed)          0.894     6.459    tmrVal_reg[2]
    SLICE_X62Y19         LUT4 (Prop_lut4_I2_O)        0.296     6.755 r  SSEG_CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.879     8.634    SSEG_CA_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.166 r  SSEG_CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.166    SSEG_CA[6]
    U7                                                                r  SSEG_CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.974ns  (logic 4.251ns (60.951%)  route 2.723ns (39.049%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.625     5.146    CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  tmrVal_reg[2]/Q
                         net (fo=11, routed)          0.901     6.467    tmrVal_reg[2]
    SLICE_X62Y19         LUT4 (Prop_lut4_I1_O)        0.296     6.763 r  SSEG_CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.822     8.584    SSEG_CA_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.120 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.120    SSEG_CA[3]
    V8                                                                r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tmrVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.416ns (70.362%)  route 0.596ns (29.638%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.585     1.468    CLK_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  tmrVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  tmrVal_reg[0]/Q
                         net (fo=12, routed)          0.191     1.800    tmrVal_reg[0]
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.845 r  SSEG_CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.251    SSEG_CA_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.481 r  SSEG_CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.481    SSEG_CA[1]
    W6                                                                r  SSEG_CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.487ns (73.418%)  route 0.538ns (26.582%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.585     1.468    CLK_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  tmrVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  tmrVal_reg[0]/Q
                         net (fo=12, routed)          0.191     1.800    tmrVal_reg[0]
    SLICE_X62Y21         LUT4 (Prop_lut4_I1_O)        0.048     1.848 r  SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.196    SSEG_CA_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.298     3.493 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.493    SSEG_CA[2]
    U8                                                                r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.422ns (70.146%)  route 0.605ns (29.854%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.585     1.468    CLK_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  tmrVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  tmrVal_reg[0]/Q
                         net (fo=12, routed)          0.199     1.809    tmrVal_reg[0]
    SLICE_X62Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.854 r  SSEG_CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.260    SSEG_CA_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.496 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.496    SSEG_CA[3]
    V8                                                                r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.418ns (69.916%)  route 0.610ns (30.084%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.585     1.468    CLK_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  tmrVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  tmrVal_reg[0]/Q
                         net (fo=12, routed)          0.200     1.810    tmrVal_reg[0]
    SLICE_X62Y19         LUT4 (Prop_lut4_I1_O)        0.045     1.855 r  SSEG_CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.264    SSEG_CA_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.497 r  SSEG_CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.497    SSEG_CA[6]
    U7                                                                r  SSEG_CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.472ns (71.784%)  route 0.579ns (28.216%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.585     1.468    CLK_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  tmrVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  tmrVal_reg[0]/Q
                         net (fo=12, routed)          0.199     1.809    tmrVal_reg[0]
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.048     1.857 r  SSEG_CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.379     2.236    SSEG_CA_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.283     3.519 r  SSEG_CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.519    SSEG_CA[4]
    U5                                                                r  SSEG_CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.392ns (67.636%)  route 0.666ns (32.364%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.585     1.468    CLK_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  tmrVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  tmrVal_reg[0]/Q
                         net (fo=12, routed)          0.262     1.872    tmrVal_reg[0]
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.917 r  SSEG_CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.320    SSEG_CA_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.526 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.526    SSEG_CA[5]
    V5                                                                r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.469ns (70.589%)  route 0.612ns (29.411%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.585     1.468    CLK_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  tmrVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  tmrVal_reg[0]/Q
                         net (fo=12, routed)          0.200     1.810    tmrVal_reg[0]
    SLICE_X62Y19         LUT4 (Prop_lut4_I2_O)        0.049     1.859 r  SSEG_CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.270    SSEG_CA_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.279     3.549 r  SSEG_CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.549    SSEG_CA[0]
    W7                                                                r  SSEG_CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.425ns (67.615%)  route 0.682ns (32.385%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.586     1.469    CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  tmrVal_reg[2]/Q
                         net (fo=11, routed)          0.235     1.832    tmrVal_reg[2]
    SLICE_X62Y19         LUT3 (Prop_lut3_I1_O)        0.098     1.930 r  SSEG_CA_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.447     2.378    SSEG_CA_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.576 r  SSEG_CA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.576    SSEG_CA[7]
    V7                                                                r  SSEG_CA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.504ns (55.163%)  route 1.222ns (44.837%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.445    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Inst_btn_debounce/sig_out_reg_reg[2]/Q
                         net (fo=5, routed)           0.186     1.795    Inst_btn_debounce/btnDeBnc[2]
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.043     1.838 r  Inst_btn_debounce/SSEG_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.036     2.875    SSEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.297     4.172 r  SSEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.172    SSEG_AN[2]
    V4                                                                r  SSEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.829ns  (logic 1.409ns (49.819%)  route 1.420ns (50.181%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.560     1.443    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  Inst_btn_debounce/sig_out_reg_reg[1]/Q
                         net (fo=5, routed)           0.248     1.855    Inst_btn_debounce/btnDeBnc[1]
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.045     1.900 r  Inst_btn_debounce/SSEG_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.172     3.072    SSEG_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.272 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.272    SSEG_AN[1]
    U4                                                                r  SSEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrVal_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.527ns  (logic 1.565ns (23.981%)  route 4.962ns (76.019%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.106     5.547    BTN_IBUF[4]
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  tmrVal[3]_i_1/O
                         net (fo=4, routed)           0.856     6.527    tmrVal[3]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508     4.849    CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[1]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrVal_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.527ns  (logic 1.565ns (23.981%)  route 4.962ns (76.019%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.106     5.547    BTN_IBUF[4]
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  tmrVal[3]_i_1/O
                         net (fo=4, routed)           0.856     6.527    tmrVal[3]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508     4.849    CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[2]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrVal_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.527ns  (logic 1.565ns (23.981%)  route 4.962ns (76.019%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.106     5.547    BTN_IBUF[4]
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  tmrVal[3]_i_1/O
                         net (fo=4, routed)           0.856     6.527    tmrVal[3]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508     4.849    CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  tmrVal_reg[3]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.518ns  (logic 1.565ns (24.016%)  route 4.952ns (75.984%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          3.835     5.276    BTN_IBUF[4]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     5.400 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.117     6.518    tmrCntr0
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.507     4.848    CLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[16]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.518ns  (logic 1.565ns (24.016%)  route 4.952ns (75.984%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          3.835     5.276    BTN_IBUF[4]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     5.400 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.117     6.518    tmrCntr0
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.507     4.848    CLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[17]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.518ns  (logic 1.565ns (24.016%)  route 4.952ns (75.984%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          3.835     5.276    BTN_IBUF[4]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     5.400 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.117     6.518    tmrCntr0
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.507     4.848    CLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[18]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.518ns  (logic 1.565ns (24.016%)  route 4.952ns (75.984%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          3.835     5.276    BTN_IBUF[4]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     5.400 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.117     6.518    tmrCntr0
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.507     4.848    CLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[19]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.509ns  (logic 1.565ns (24.050%)  route 4.943ns (75.950%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          3.835     5.276    BTN_IBUF[4]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     5.400 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.108     6.509    tmrCntr0
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.504     4.845    CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[24]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.509ns  (logic 1.565ns (24.050%)  route 4.943ns (75.950%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          3.835     5.276    BTN_IBUF[4]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     5.400 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.108     6.509    tmrCntr0
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.504     4.845    CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[25]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.509ns  (logic 1.565ns (24.050%)  route 4.943ns (75.950%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          3.835     5.276    BTN_IBUF[4]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     5.400 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.108     6.509    tmrCntr0
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.504     4.845    CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.264ns (24.851%)  route 0.799ns (75.149%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.618     0.837    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X13Y17         LUT3 (Prop_lut3_I2_O)        0.045     0.882 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.181     1.064    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X12Y15         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.830     1.957    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.264ns (24.851%)  route 0.799ns (75.149%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.618     0.837    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X13Y17         LUT3 (Prop_lut3_I2_O)        0.045     0.882 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.181     1.064    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X12Y15         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.830     1.957    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.264ns (24.851%)  route 0.799ns (75.149%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.618     0.837    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X13Y17         LUT3 (Prop_lut3_I2_O)        0.045     0.882 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.181     1.064    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X12Y15         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.830     1.957    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][14]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.264ns (24.851%)  route 0.799ns (75.149%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.618     0.837    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X13Y17         LUT3 (Prop_lut3_I2_O)        0.045     0.882 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.181     1.064    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X12Y15         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.830     1.957    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][15]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.264ns (24.328%)  route 0.822ns (75.672%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.667     0.887    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X10Y14         LUT3 (Prop_lut3_I2_O)        0.045     0.932 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.155     1.086    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X9Y14          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.831     1.958    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.264ns (24.328%)  route 0.822ns (75.672%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.667     0.887    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X10Y14         LUT3 (Prop_lut3_I2_O)        0.045     0.932 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.155     1.086    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X9Y14          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.831     1.958    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.264ns (24.328%)  route 0.822ns (75.672%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.667     0.887    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X10Y14         LUT3 (Prop_lut3_I2_O)        0.045     0.932 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.155     1.086    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X9Y14          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.831     1.958    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][8]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.264ns (24.328%)  route 0.822ns (75.672%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.667     0.887    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X10Y14         LUT3 (Prop_lut3_I2_O)        0.045     0.932 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.155     1.086    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X9Y14          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.831     1.958    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][9]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.264ns (23.446%)  route 0.863ns (76.554%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.618     0.837    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X13Y17         LUT3 (Prop_lut3_I2_O)        0.045     0.882 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.245     1.128    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X12Y14         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.831     1.958    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.264ns (23.446%)  route 0.863ns (76.554%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.618     0.837    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X13Y17         LUT3 (Prop_lut3_I2_O)        0.045     0.882 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.245     1.128    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X12Y14         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.831     1.958    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/C





