{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 15:09:04 2018 " "Info: Processing started: Tue Oct 16 15:09:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cofre -c cofre --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cofre -c cofre --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "botaoPassarNumero " "Info: Assuming node \"botaoPassarNumero\" is an undefined clock" {  } { { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "botaoPassarNumero" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_27 " "Info: Assuming node \"clk_27\" is an undefined clock" {  } { { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_27" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "botaoPassarDisplay " "Info: Assuming node \"botaoPassarDisplay\" is an undefined clock" {  } { { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "botaoPassarDisplay" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "botaoConfirmar " "Info: Assuming node \"botaoConfirmar\" is an undefined clock" {  } { { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "botaoConfirmar" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "botaoPassarNumero register contadorDisplay1\[0\] register contadorDisplay1\[1\] 427.35 MHz 2.34 ns Internal " "Info: Clock \"botaoPassarNumero\" has Internal fmax of 427.35 MHz between source register \"contadorDisplay1\[0\]\" and destination register \"contadorDisplay1\[1\]\" (period= 2.34 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.126 ns + Longest register register " "Info: + Longest register to register delay is 2.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contadorDisplay1\[0\] 1 REG LCFF_X58_Y24_N9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y24_N9; Fanout = 15; REG Node = 'contadorDisplay1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contadorDisplay1[0] } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.438 ns) 0.972 ns contadorDisplay1\[0\]~0 2 COMB LCCOMB_X58_Y24_N24 4 " "Info: 2: + IC(0.534 ns) + CELL(0.438 ns) = 0.972 ns; Loc. = LCCOMB_X58_Y24_N24; Fanout = 4; COMB Node = 'contadorDisplay1\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { contadorDisplay1[0] contadorDisplay1[0]~0 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.389 ns) 2.042 ns contadorDisplay1~2 3 COMB LCCOMB_X58_Y24_N10 1 " "Info: 3: + IC(0.681 ns) + CELL(0.389 ns) = 2.042 ns; Loc. = LCCOMB_X58_Y24_N10; Fanout = 1; COMB Node = 'contadorDisplay1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { contadorDisplay1[0]~0 contadorDisplay1~2 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.126 ns contadorDisplay1\[1\] 4 REG LCFF_X58_Y24_N11 14 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.126 ns; Loc. = LCFF_X58_Y24_N11; Fanout = 14; REG Node = 'contadorDisplay1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { contadorDisplay1~2 contadorDisplay1[1] } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.911 ns ( 42.85 % ) " "Info: Total cell delay = 0.911 ns ( 42.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 57.15 % ) " "Info: Total interconnect delay = 1.215 ns ( 57.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.126 ns" { contadorDisplay1[0] contadorDisplay1[0]~0 contadorDisplay1~2 contadorDisplay1[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.126 ns" { contadorDisplay1[0] {} contadorDisplay1[0]~0 {} contadorDisplay1~2 {} contadorDisplay1[1] {} } { 0.000ns 0.534ns 0.681ns 0.000ns } { 0.000ns 0.438ns 0.389ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "botaoPassarNumero destination 2.578 ns + Shortest register " "Info: + Shortest clock path from clock \"botaoPassarNumero\" to destination register is 2.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns botaoPassarNumero 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'botaoPassarNumero'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { botaoPassarNumero } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns botaoPassarNumero~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'botaoPassarNumero~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { botaoPassarNumero botaoPassarNumero~clk_delay_ctrl } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns botaoPassarNumero~clkctrl 3 COMB CLKCTRL_G4 44 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 44; COMB Node = 'botaoPassarNumero~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { botaoPassarNumero~clk_delay_ctrl botaoPassarNumero~clkctrl } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.578 ns contadorDisplay1\[1\] 4 REG LCFF_X58_Y24_N11 14 " "Info: 4: + IC(1.003 ns) + CELL(0.537 ns) = 2.578 ns; Loc. = LCFF_X58_Y24_N11; Fanout = 14; REG Node = 'contadorDisplay1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { botaoPassarNumero~clkctrl contadorDisplay1[1] } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.50 % ) " "Info: Total cell delay = 1.534 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.044 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.044 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { botaoPassarNumero botaoPassarNumero~clk_delay_ctrl botaoPassarNumero~clkctrl contadorDisplay1[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { botaoPassarNumero {} botaoPassarNumero~combout {} botaoPassarNumero~clk_delay_ctrl {} botaoPassarNumero~clkctrl {} contadorDisplay1[1] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.003ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "botaoPassarNumero source 2.578 ns - Longest register " "Info: - Longest clock path from clock \"botaoPassarNumero\" to source register is 2.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns botaoPassarNumero 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'botaoPassarNumero'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { botaoPassarNumero } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns botaoPassarNumero~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'botaoPassarNumero~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { botaoPassarNumero botaoPassarNumero~clk_delay_ctrl } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns botaoPassarNumero~clkctrl 3 COMB CLKCTRL_G4 44 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 44; COMB Node = 'botaoPassarNumero~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { botaoPassarNumero~clk_delay_ctrl botaoPassarNumero~clkctrl } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.578 ns contadorDisplay1\[0\] 4 REG LCFF_X58_Y24_N9 15 " "Info: 4: + IC(1.003 ns) + CELL(0.537 ns) = 2.578 ns; Loc. = LCFF_X58_Y24_N9; Fanout = 15; REG Node = 'contadorDisplay1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { botaoPassarNumero~clkctrl contadorDisplay1[0] } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.50 % ) " "Info: Total cell delay = 1.534 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.044 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.044 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { botaoPassarNumero botaoPassarNumero~clk_delay_ctrl botaoPassarNumero~clkctrl contadorDisplay1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { botaoPassarNumero {} botaoPassarNumero~combout {} botaoPassarNumero~clk_delay_ctrl {} botaoPassarNumero~clkctrl {} contadorDisplay1[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.003ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { botaoPassarNumero botaoPassarNumero~clk_delay_ctrl botaoPassarNumero~clkctrl contadorDisplay1[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { botaoPassarNumero {} botaoPassarNumero~combout {} botaoPassarNumero~clk_delay_ctrl {} botaoPassarNumero~clkctrl {} contadorDisplay1[1] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.003ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { botaoPassarNumero botaoPassarNumero~clk_delay_ctrl botaoPassarNumero~clkctrl contadorDisplay1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { botaoPassarNumero {} botaoPassarNumero~combout {} botaoPassarNumero~clk_delay_ctrl {} botaoPassarNumero~clkctrl {} contadorDisplay1[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.003ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 96 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 96 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.126 ns" { contadorDisplay1[0] contadorDisplay1[0]~0 contadorDisplay1~2 contadorDisplay1[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.126 ns" { contadorDisplay1[0] {} contadorDisplay1[0]~0 {} contadorDisplay1~2 {} contadorDisplay1[1] {} } { 0.000ns 0.534ns 0.681ns 0.000ns } { 0.000ns 0.438ns 0.389ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { botaoPassarNumero botaoPassarNumero~clk_delay_ctrl botaoPassarNumero~clkctrl contadorDisplay1[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { botaoPassarNumero {} botaoPassarNumero~combout {} botaoPassarNumero~clk_delay_ctrl {} botaoPassarNumero~clkctrl {} contadorDisplay1[1] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.003ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { botaoPassarNumero botaoPassarNumero~clk_delay_ctrl botaoPassarNumero~clkctrl contadorDisplay1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { botaoPassarNumero {} botaoPassarNumero~combout {} botaoPassarNumero~clk_delay_ctrl {} botaoPassarNumero~clkctrl {} contadorDisplay1[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.003ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_27 register estado_atual.digitarIdParaConferir register estado_atual.apagarDisplay 380.37 MHz 2.629 ns Internal " "Info: Clock \"clk_27\" has Internal fmax of 380.37 MHz between source register \"estado_atual.digitarIdParaConferir\" and destination register \"estado_atual.apagarDisplay\" (period= 2.629 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.415 ns + Longest register register " "Info: + Longest register to register delay is 2.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns estado_atual.digitarIdParaConferir 1 REG LCFF_X62_Y25_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y25_N13; Fanout = 5; REG Node = 'estado_atual.digitarIdParaConferir'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado_atual.digitarIdParaConferir } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.150 ns) 0.486 ns Selector4~7 2 COMB LCCOMB_X62_Y25_N4 2 " "Info: 2: + IC(0.336 ns) + CELL(0.150 ns) = 0.486 ns; Loc. = LCCOMB_X62_Y25_N4; Fanout = 2; COMB Node = 'Selector4~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { estado_atual.digitarIdParaConferir Selector4~7 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.438 ns) 1.382 ns Selector4~9 3 COMB LCCOMB_X62_Y25_N16 1 " "Info: 3: + IC(0.458 ns) + CELL(0.438 ns) = 1.382 ns; Loc. = LCCOMB_X62_Y25_N16; Fanout = 1; COMB Node = 'Selector4~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { Selector4~7 Selector4~9 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.242 ns) 1.887 ns Selector4~12 4 COMB LCCOMB_X62_Y25_N6 7 " "Info: 4: + IC(0.263 ns) + CELL(0.242 ns) = 1.887 ns; Loc. = LCCOMB_X62_Y25_N6; Fanout = 7; COMB Node = 'Selector4~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Selector4~9 Selector4~12 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.150 ns) 2.331 ns Selector4~14 5 COMB LCCOMB_X62_Y25_N24 1 " "Info: 5: + IC(0.294 ns) + CELL(0.150 ns) = 2.331 ns; Loc. = LCCOMB_X62_Y25_N24; Fanout = 1; COMB Node = 'Selector4~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.444 ns" { Selector4~12 Selector4~14 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.415 ns estado_atual.apagarDisplay 6 REG LCFF_X62_Y25_N25 28 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.415 ns; Loc. = LCFF_X62_Y25_N25; Fanout = 28; REG Node = 'estado_atual.apagarDisplay'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector4~14 estado_atual.apagarDisplay } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.064 ns ( 44.06 % ) " "Info: Total cell delay = 1.064 ns ( 44.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 55.94 % ) " "Info: Total interconnect delay = 1.351 ns ( 55.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.415 ns" { estado_atual.digitarIdParaConferir Selector4~7 Selector4~9 Selector4~12 Selector4~14 estado_atual.apagarDisplay } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.415 ns" { estado_atual.digitarIdParaConferir {} Selector4~7 {} Selector4~9 {} Selector4~12 {} Selector4~14 {} estado_atual.apagarDisplay {} } { 0.000ns 0.336ns 0.458ns 0.263ns 0.294ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.242ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_27 destination 2.633 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_27\" to destination register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk_27 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clk_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_27 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk_27~clkctrl 2 COMB CLKCTRL_G11 8 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'clk_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk_27 clk_27~clkctrl } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.633 ns estado_atual.apagarDisplay 3 REG LCFF_X62_Y25_N25 28 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X62_Y25_N25; Fanout = 28; REG Node = 'estado_atual.apagarDisplay'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clk_27~clkctrl estado_atual.apagarDisplay } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.58 % ) " "Info: Total cell delay = 1.516 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.42 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_27 clk_27~clkctrl estado_atual.apagarDisplay } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_27 {} clk_27~combout {} clk_27~clkctrl {} estado_atual.apagarDisplay {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_27 source 2.633 ns - Longest register " "Info: - Longest clock path from clock \"clk_27\" to source register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk_27 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clk_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_27 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk_27~clkctrl 2 COMB CLKCTRL_G11 8 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'clk_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk_27 clk_27~clkctrl } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.633 ns estado_atual.digitarIdParaConferir 3 REG LCFF_X62_Y25_N13 5 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X62_Y25_N13; Fanout = 5; REG Node = 'estado_atual.digitarIdParaConferir'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clk_27~clkctrl estado_atual.digitarIdParaConferir } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.58 % ) " "Info: Total cell delay = 1.516 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.42 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_27 clk_27~clkctrl estado_atual.digitarIdParaConferir } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_27 {} clk_27~combout {} clk_27~clkctrl {} estado_atual.digitarIdParaConferir {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_27 clk_27~clkctrl estado_atual.apagarDisplay } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_27 {} clk_27~combout {} clk_27~clkctrl {} estado_atual.apagarDisplay {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_27 clk_27~clkctrl estado_atual.digitarIdParaConferir } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_27 {} clk_27~combout {} clk_27~clkctrl {} estado_atual.digitarIdParaConferir {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.415 ns" { estado_atual.digitarIdParaConferir Selector4~7 Selector4~9 Selector4~12 Selector4~14 estado_atual.apagarDisplay } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.415 ns" { estado_atual.digitarIdParaConferir {} Selector4~7 {} Selector4~9 {} Selector4~12 {} Selector4~14 {} estado_atual.apagarDisplay {} } { 0.000ns 0.336ns 0.458ns 0.263ns 0.294ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.242ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_27 clk_27~clkctrl estado_atual.apagarDisplay } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_27 {} clk_27~combout {} clk_27~clkctrl {} estado_atual.apagarDisplay {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_27 clk_27~clkctrl estado_atual.digitarIdParaConferir } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_27 {} clk_27~combout {} clk_27~clkctrl {} estado_atual.digitarIdParaConferir {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "botaoPassarDisplay register displaySelecionado\[1\] register displaySelecionado\[1\] 419.64 MHz 2.383 ns Internal " "Info: Clock \"botaoPassarDisplay\" has Internal fmax of 419.64 MHz between source register \"displaySelecionado\[1\]\" and destination register \"displaySelecionado\[1\]\" (period= 2.383 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.169 ns + Longest register register " "Info: + Longest register to register delay is 2.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns displaySelecionado\[1\] 1 REG LCFF_X57_Y23_N1 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y23_N1; Fanout = 31; REG Node = 'displaySelecionado\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { displaySelecionado[1] } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.389 ns) 0.737 ns Add4~0 2 COMB LCCOMB_X57_Y23_N14 2 " "Info: 2: + IC(0.348 ns) + CELL(0.389 ns) = 0.737 ns; Loc. = LCCOMB_X57_Y23_N14; Fanout = 2; COMB Node = 'Add4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { displaySelecionado[1] Add4~0 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 1.274 ns displaySelecionado~4 3 COMB LCCOMB_X57_Y23_N10 3 " "Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 1.274 ns; Loc. = LCCOMB_X57_Y23_N10; Fanout = 3; COMB Node = 'displaySelecionado~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Add4~0 displaySelecionado~4 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 1.682 ns displaySelecionado~5 4 COMB LCCOMB_X57_Y23_N28 1 " "Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 1.682 ns; Loc. = LCCOMB_X57_Y23_N28; Fanout = 1; COMB Node = 'displaySelecionado~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { displaySelecionado~4 displaySelecionado~5 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.085 ns displaySelecionado~6 5 COMB LCCOMB_X57_Y23_N0 1 " "Info: 5: + IC(0.253 ns) + CELL(0.150 ns) = 2.085 ns; Loc. = LCCOMB_X57_Y23_N0; Fanout = 1; COMB Node = 'displaySelecionado~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { displaySelecionado~5 displaySelecionado~6 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.169 ns displaySelecionado\[1\] 6 REG LCFF_X57_Y23_N1 31 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.169 ns; Loc. = LCFF_X57_Y23_N1; Fanout = 31; REG Node = 'displaySelecionado\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { displaySelecionado~6 displaySelecionado[1] } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.048 ns ( 48.32 % ) " "Info: Total cell delay = 1.048 ns ( 48.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 51.68 % ) " "Info: Total interconnect delay = 1.121 ns ( 51.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.169 ns" { displaySelecionado[1] Add4~0 displaySelecionado~4 displaySelecionado~5 displaySelecionado~6 displaySelecionado[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.169 ns" { displaySelecionado[1] {} Add4~0 {} displaySelecionado~4 {} displaySelecionado~5 {} displaySelecionado~6 {} displaySelecionado[1] {} } { 0.000ns 0.348ns 0.262ns 0.258ns 0.253ns 0.000ns } { 0.000ns 0.389ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "botaoPassarDisplay destination 2.588 ns + Shortest register " "Info: + Shortest clock path from clock \"botaoPassarDisplay\" to destination register is 2.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns botaoPassarDisplay 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'botaoPassarDisplay'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { botaoPassarDisplay } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns botaoPassarDisplay~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'botaoPassarDisplay~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { botaoPassarDisplay botaoPassarDisplay~clk_delay_ctrl } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns botaoPassarDisplay~clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'botaoPassarDisplay~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { botaoPassarDisplay~clk_delay_ctrl botaoPassarDisplay~clkctrl } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.588 ns displaySelecionado\[1\] 4 REG LCFF_X57_Y23_N1 31 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 2.588 ns; Loc. = LCFF_X57_Y23_N1; Fanout = 31; REG Node = 'displaySelecionado\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { botaoPassarDisplay~clkctrl displaySelecionado[1] } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.27 % ) " "Info: Total cell delay = 1.534 ns ( 59.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns ( 40.73 % ) " "Info: Total interconnect delay = 1.054 ns ( 40.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { botaoPassarDisplay botaoPassarDisplay~clk_delay_ctrl botaoPassarDisplay~clkctrl displaySelecionado[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.588 ns" { botaoPassarDisplay {} botaoPassarDisplay~combout {} botaoPassarDisplay~clk_delay_ctrl {} botaoPassarDisplay~clkctrl {} displaySelecionado[1] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.009ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "botaoPassarDisplay source 2.588 ns - Longest register " "Info: - Longest clock path from clock \"botaoPassarDisplay\" to source register is 2.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns botaoPassarDisplay 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'botaoPassarDisplay'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { botaoPassarDisplay } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns botaoPassarDisplay~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'botaoPassarDisplay~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { botaoPassarDisplay botaoPassarDisplay~clk_delay_ctrl } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns botaoPassarDisplay~clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'botaoPassarDisplay~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { botaoPassarDisplay~clk_delay_ctrl botaoPassarDisplay~clkctrl } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.588 ns displaySelecionado\[1\] 4 REG LCFF_X57_Y23_N1 31 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 2.588 ns; Loc. = LCFF_X57_Y23_N1; Fanout = 31; REG Node = 'displaySelecionado\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { botaoPassarDisplay~clkctrl displaySelecionado[1] } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.27 % ) " "Info: Total cell delay = 1.534 ns ( 59.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns ( 40.73 % ) " "Info: Total interconnect delay = 1.054 ns ( 40.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { botaoPassarDisplay botaoPassarDisplay~clk_delay_ctrl botaoPassarDisplay~clkctrl displaySelecionado[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.588 ns" { botaoPassarDisplay {} botaoPassarDisplay~combout {} botaoPassarDisplay~clk_delay_ctrl {} botaoPassarDisplay~clkctrl {} displaySelecionado[1] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.009ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { botaoPassarDisplay botaoPassarDisplay~clk_delay_ctrl botaoPassarDisplay~clkctrl displaySelecionado[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.588 ns" { botaoPassarDisplay {} botaoPassarDisplay~combout {} botaoPassarDisplay~clk_delay_ctrl {} botaoPassarDisplay~clkctrl {} displaySelecionado[1] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.009ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 167 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 167 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.169 ns" { displaySelecionado[1] Add4~0 displaySelecionado~4 displaySelecionado~5 displaySelecionado~6 displaySelecionado[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.169 ns" { displaySelecionado[1] {} Add4~0 {} displaySelecionado~4 {} displaySelecionado~5 {} displaySelecionado~6 {} displaySelecionado[1] {} } { 0.000ns 0.348ns 0.262ns 0.258ns 0.253ns 0.000ns } { 0.000ns 0.389ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { botaoPassarDisplay botaoPassarDisplay~clk_delay_ctrl botaoPassarDisplay~clkctrl displaySelecionado[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.588 ns" { botaoPassarDisplay {} botaoPassarDisplay~combout {} botaoPassarDisplay~clk_delay_ctrl {} botaoPassarDisplay~clkctrl {} displaySelecionado[1] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.009ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "botaoConfirmar register usuariosNoSistema\[1\] register falhaID~reg0 189.47 MHz 5.278 ns Internal " "Info: Clock \"botaoConfirmar\" has Internal fmax of 189.47 MHz between source register \"usuariosNoSistema\[1\]\" and destination register \"falhaID~reg0\" (period= 5.278 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.047 ns + Longest register register " "Info: + Longest register to register delay is 5.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usuariosNoSistema\[1\] 1 REG LCFF_X59_Y25_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y25_N27; Fanout = 3; REG Node = 'usuariosNoSistema\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usuariosNoSistema[1] } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.420 ns) 0.734 ns usuario1_id1~0 2 COMB LCCOMB_X59_Y25_N22 20 " "Info: 2: + IC(0.314 ns) + CELL(0.420 ns) = 0.734 ns; Loc. = LCCOMB_X59_Y25_N22; Fanout = 20; COMB Node = 'usuario1_id1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { usuariosNoSistema[1] usuario1_id1~0 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.150 ns) 1.182 ns usuario1_id2~1 3 COMB LCCOMB_X59_Y25_N24 2 " "Info: 3: + IC(0.298 ns) + CELL(0.150 ns) = 1.182 ns; Loc. = LCCOMB_X59_Y25_N24; Fanout = 2; COMB Node = 'usuario1_id2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { usuario1_id1~0 usuario1_id2~1 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.410 ns) 2.264 ns Equal15~0 4 COMB LCCOMB_X60_Y25_N24 2 " "Info: 4: + IC(0.672 ns) + CELL(0.410 ns) = 2.264 ns; Loc. = LCCOMB_X60_Y25_N24; Fanout = 2; COMB Node = 'Equal15~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { usuario1_id2~1 Equal15~0 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 2.803 ns Add7~0 5 COMB LCCOMB_X60_Y25_N8 2 " "Info: 5: + IC(0.264 ns) + CELL(0.275 ns) = 2.803 ns; Loc. = LCCOMB_X60_Y25_N8; Fanout = 2; COMB Node = 'Add7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { Equal15~0 Add7~0 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.420 ns) 3.482 ns Add8~1 6 COMB LCCOMB_X60_Y25_N2 2 " "Info: 6: + IC(0.259 ns) + CELL(0.420 ns) = 3.482 ns; Loc. = LCCOMB_X60_Y25_N2; Fanout = 2; COMB Node = 'Add8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add7~0 Add8~1 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.420 ns) 4.165 ns Add8~4 7 COMB LCCOMB_X60_Y25_N4 3 " "Info: 7: + IC(0.263 ns) + CELL(0.420 ns) = 4.165 ns; Loc. = LCCOMB_X60_Y25_N4; Fanout = 3; COMB Node = 'Add8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { Add8~1 Add8~4 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.150 ns) 4.963 ns falhaID~1 8 COMB LCCOMB_X61_Y25_N26 1 " "Info: 8: + IC(0.648 ns) + CELL(0.150 ns) = 4.963 ns; Loc. = LCCOMB_X61_Y25_N26; Fanout = 1; COMB Node = 'falhaID~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { Add8~4 falhaID~1 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.047 ns falhaID~reg0 9 REG LCFF_X61_Y25_N27 1 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 5.047 ns; Loc. = LCFF_X61_Y25_N27; Fanout = 1; REG Node = 'falhaID~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { falhaID~1 falhaID~reg0 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 178 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.329 ns ( 46.15 % ) " "Info: Total cell delay = 2.329 ns ( 46.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.718 ns ( 53.85 % ) " "Info: Total interconnect delay = 2.718 ns ( 53.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.047 ns" { usuariosNoSistema[1] usuario1_id1~0 usuario1_id2~1 Equal15~0 Add7~0 Add8~1 Add8~4 falhaID~1 falhaID~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.047 ns" { usuariosNoSistema[1] {} usuario1_id1~0 {} usuario1_id2~1 {} Equal15~0 {} Add7~0 {} Add8~1 {} Add8~4 {} falhaID~1 {} falhaID~reg0 {} } { 0.000ns 0.314ns 0.298ns 0.672ns 0.264ns 0.259ns 0.263ns 0.648ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.410ns 0.275ns 0.420ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.017 ns - Smallest " "Info: - Smallest clock skew is -0.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "botaoConfirmar destination 2.697 ns + Shortest register " "Info: + Shortest clock path from clock \"botaoConfirmar\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns botaoConfirmar 1 CLK PIN_G26 40 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 40; CLK Node = 'botaoConfirmar'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { botaoConfirmar } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.537 ns) 2.697 ns falhaID~reg0 2 REG LCFF_X61_Y25_N27 1 " "Info: 2: + IC(1.298 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X61_Y25_N27; Fanout = 1; REG Node = 'falhaID~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.835 ns" { botaoConfirmar falhaID~reg0 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 178 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.87 % ) " "Info: Total cell delay = 1.399 ns ( 51.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.298 ns ( 48.13 % ) " "Info: Total interconnect delay = 1.298 ns ( 48.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { botaoConfirmar falhaID~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { botaoConfirmar {} botaoConfirmar~combout {} falhaID~reg0 {} } { 0.000ns 0.000ns 1.298ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "botaoConfirmar source 2.714 ns - Longest register " "Info: - Longest clock path from clock \"botaoConfirmar\" to source register is 2.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns botaoConfirmar 1 CLK PIN_G26 40 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 40; CLK Node = 'botaoConfirmar'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { botaoConfirmar } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.537 ns) 2.714 ns usuariosNoSistema\[1\] 2 REG LCFF_X59_Y25_N27 3 " "Info: 2: + IC(1.315 ns) + CELL(0.537 ns) = 2.714 ns; Loc. = LCFF_X59_Y25_N27; Fanout = 3; REG Node = 'usuariosNoSistema\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { botaoConfirmar usuariosNoSistema[1] } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.55 % ) " "Info: Total cell delay = 1.399 ns ( 51.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.315 ns ( 48.45 % ) " "Info: Total interconnect delay = 1.315 ns ( 48.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { botaoConfirmar usuariosNoSistema[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { botaoConfirmar {} botaoConfirmar~combout {} usuariosNoSistema[1] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { botaoConfirmar falhaID~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { botaoConfirmar {} botaoConfirmar~combout {} falhaID~reg0 {} } { 0.000ns 0.000ns 1.298ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { botaoConfirmar usuariosNoSistema[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { botaoConfirmar {} botaoConfirmar~combout {} usuariosNoSistema[1] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 178 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 178 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.047 ns" { usuariosNoSistema[1] usuario1_id1~0 usuario1_id2~1 Equal15~0 Add7~0 Add8~1 Add8~4 falhaID~1 falhaID~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.047 ns" { usuariosNoSistema[1] {} usuario1_id1~0 {} usuario1_id2~1 {} Equal15~0 {} Add7~0 {} Add8~1 {} Add8~4 {} falhaID~1 {} falhaID~reg0 {} } { 0.000ns 0.314ns 0.298ns 0.672ns 0.264ns 0.259ns 0.263ns 0.648ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.410ns 0.275ns 0.420ns 0.420ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { botaoConfirmar falhaID~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { botaoConfirmar {} botaoConfirmar~combout {} falhaID~reg0 {} } { 0.000ns 0.000ns 1.298ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { botaoConfirmar usuariosNoSistema[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { botaoConfirmar {} botaoConfirmar~combout {} usuariosNoSistema[1] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "estado_atual.apagarDisplay controleSistema\[1\] clk_27 8.103 ns register " "Info: tsu for register \"estado_atual.apagarDisplay\" (data pin = \"controleSistema\[1\]\", clock pin = \"clk_27\") is 8.103 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.772 ns + Longest pin register " "Info: + Longest pin to register delay is 10.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns controleSistema\[1\] 1 PIN PIN_V1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 4; PIN Node = 'controleSistema\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controleSistema[1] } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.697 ns) + CELL(0.420 ns) 7.969 ns Selector4~6 2 COMB LCCOMB_X61_Y25_N10 2 " "Info: 2: + IC(6.697 ns) + CELL(0.420 ns) = 7.969 ns; Loc. = LCCOMB_X61_Y25_N10; Fanout = 2; COMB Node = 'Selector4~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.117 ns" { controleSistema[1] Selector4~6 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.413 ns) 8.843 ns Selector4~7 3 COMB LCCOMB_X62_Y25_N4 2 " "Info: 3: + IC(0.461 ns) + CELL(0.413 ns) = 8.843 ns; Loc. = LCCOMB_X62_Y25_N4; Fanout = 2; COMB Node = 'Selector4~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { Selector4~6 Selector4~7 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.438 ns) 9.739 ns Selector4~9 4 COMB LCCOMB_X62_Y25_N16 1 " "Info: 4: + IC(0.458 ns) + CELL(0.438 ns) = 9.739 ns; Loc. = LCCOMB_X62_Y25_N16; Fanout = 1; COMB Node = 'Selector4~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { Selector4~7 Selector4~9 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.242 ns) 10.244 ns Selector4~12 5 COMB LCCOMB_X62_Y25_N6 7 " "Info: 5: + IC(0.263 ns) + CELL(0.242 ns) = 10.244 ns; Loc. = LCCOMB_X62_Y25_N6; Fanout = 7; COMB Node = 'Selector4~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Selector4~9 Selector4~12 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.150 ns) 10.688 ns Selector4~14 6 COMB LCCOMB_X62_Y25_N24 1 " "Info: 6: + IC(0.294 ns) + CELL(0.150 ns) = 10.688 ns; Loc. = LCCOMB_X62_Y25_N24; Fanout = 1; COMB Node = 'Selector4~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.444 ns" { Selector4~12 Selector4~14 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.772 ns estado_atual.apagarDisplay 7 REG LCFF_X62_Y25_N25 28 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 10.772 ns; Loc. = LCFF_X62_Y25_N25; Fanout = 28; REG Node = 'estado_atual.apagarDisplay'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector4~14 estado_atual.apagarDisplay } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.599 ns ( 24.13 % ) " "Info: Total cell delay = 2.599 ns ( 24.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.173 ns ( 75.87 % ) " "Info: Total interconnect delay = 8.173 ns ( 75.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.772 ns" { controleSistema[1] Selector4~6 Selector4~7 Selector4~9 Selector4~12 Selector4~14 estado_atual.apagarDisplay } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.772 ns" { controleSistema[1] {} controleSistema[1]~combout {} Selector4~6 {} Selector4~7 {} Selector4~9 {} Selector4~12 {} Selector4~14 {} estado_atual.apagarDisplay {} } { 0.000ns 0.000ns 6.697ns 0.461ns 0.458ns 0.263ns 0.294ns 0.000ns } { 0.000ns 0.852ns 0.420ns 0.413ns 0.438ns 0.242ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_27 destination 2.633 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_27\" to destination register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk_27 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clk_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_27 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk_27~clkctrl 2 COMB CLKCTRL_G11 8 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'clk_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk_27 clk_27~clkctrl } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.633 ns estado_atual.apagarDisplay 3 REG LCFF_X62_Y25_N25 28 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X62_Y25_N25; Fanout = 28; REG Node = 'estado_atual.apagarDisplay'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clk_27~clkctrl estado_atual.apagarDisplay } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.58 % ) " "Info: Total cell delay = 1.516 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.42 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_27 clk_27~clkctrl estado_atual.apagarDisplay } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_27 {} clk_27~combout {} clk_27~clkctrl {} estado_atual.apagarDisplay {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.772 ns" { controleSistema[1] Selector4~6 Selector4~7 Selector4~9 Selector4~12 Selector4~14 estado_atual.apagarDisplay } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.772 ns" { controleSistema[1] {} controleSistema[1]~combout {} Selector4~6 {} Selector4~7 {} Selector4~9 {} Selector4~12 {} Selector4~14 {} estado_atual.apagarDisplay {} } { 0.000ns 0.000ns 6.697ns 0.461ns 0.458ns 0.263ns 0.294ns 0.000ns } { 0.000ns 0.852ns 0.420ns 0.413ns 0.438ns 0.242ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_27 clk_27~clkctrl estado_atual.apagarDisplay } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_27 {} clk_27~combout {} clk_27~clkctrl {} estado_atual.apagarDisplay {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "botaoPassarNumero display4\[1\] display4\[1\]~reg0 10.663 ns register " "Info: tco from clock \"botaoPassarNumero\" to destination pin \"display4\[1\]\" through register \"display4\[1\]~reg0\" is 10.663 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "botaoPassarNumero source 2.584 ns + Longest register " "Info: + Longest clock path from clock \"botaoPassarNumero\" to source register is 2.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns botaoPassarNumero 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'botaoPassarNumero'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { botaoPassarNumero } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns botaoPassarNumero~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'botaoPassarNumero~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { botaoPassarNumero botaoPassarNumero~clk_delay_ctrl } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns botaoPassarNumero~clkctrl 3 COMB CLKCTRL_G4 44 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 44; COMB Node = 'botaoPassarNumero~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { botaoPassarNumero~clk_delay_ctrl botaoPassarNumero~clkctrl } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.584 ns display4\[1\]~reg0 4 REG LCFF_X59_Y23_N9 1 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 2.584 ns; Loc. = LCFF_X59_Y23_N9; Fanout = 1; REG Node = 'display4\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { botaoPassarNumero~clkctrl display4[1]~reg0 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 96 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.37 % ) " "Info: Total cell delay = 1.534 ns ( 59.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.050 ns ( 40.63 % ) " "Info: Total interconnect delay = 1.050 ns ( 40.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { botaoPassarNumero botaoPassarNumero~clk_delay_ctrl botaoPassarNumero~clkctrl display4[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.584 ns" { botaoPassarNumero {} botaoPassarNumero~combout {} botaoPassarNumero~clk_delay_ctrl {} botaoPassarNumero~clkctrl {} display4[1]~reg0 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.009ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 96 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.829 ns + Longest register pin " "Info: + Longest register to pin delay is 7.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display4\[1\]~reg0 1 REG LCFF_X59_Y23_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y23_N9; Fanout = 1; REG Node = 'display4\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display4[1]~reg0 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 96 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.187 ns) + CELL(2.642 ns) 7.829 ns display4\[1\] 2 PIN PIN_U1 0 " "Info: 2: + IC(5.187 ns) + CELL(2.642 ns) = 7.829 ns; Loc. = PIN_U1; Fanout = 0; PIN Node = 'display4\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.829 ns" { display4[1]~reg0 display4[1] } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 33.75 % ) " "Info: Total cell delay = 2.642 ns ( 33.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.187 ns ( 66.25 % ) " "Info: Total interconnect delay = 5.187 ns ( 66.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.829 ns" { display4[1]~reg0 display4[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.829 ns" { display4[1]~reg0 {} display4[1] {} } { 0.000ns 5.187ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { botaoPassarNumero botaoPassarNumero~clk_delay_ctrl botaoPassarNumero~clkctrl display4[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.584 ns" { botaoPassarNumero {} botaoPassarNumero~combout {} botaoPassarNumero~clk_delay_ctrl {} botaoPassarNumero~clkctrl {} display4[1]~reg0 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.009ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.829 ns" { display4[1]~reg0 display4[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.829 ns" { display4[1]~reg0 {} display4[1] {} } { 0.000ns 5.187ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "estado_atual.0000 controleSistema\[3\] clk_27 -1.637 ns register " "Info: th for register \"estado_atual.0000\" (data pin = \"controleSistema\[3\]\", clock pin = \"clk_27\") is -1.637 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_27 destination 2.633 ns + Longest register " "Info: + Longest clock path from clock \"clk_27\" to destination register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk_27 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clk_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_27 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk_27~clkctrl 2 COMB CLKCTRL_G11 8 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'clk_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk_27 clk_27~clkctrl } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.633 ns estado_atual.0000 3 REG LCFF_X62_Y25_N19 5 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X62_Y25_N19; Fanout = 5; REG Node = 'estado_atual.0000'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clk_27~clkctrl estado_atual.0000 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.58 % ) " "Info: Total cell delay = 1.516 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.42 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_27 clk_27~clkctrl estado_atual.0000 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_27 {} clk_27~combout {} clk_27~clkctrl {} estado_atual.0000 {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.536 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns controleSistema\[3\] 1 PIN PIN_P2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 5; PIN Node = 'controleSistema\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controleSistema[3] } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.375 ns) + CELL(0.406 ns) 3.780 ns Selector4~13 2 COMB LCCOMB_X61_Y25_N28 8 " "Info: 2: + IC(2.375 ns) + CELL(0.406 ns) = 3.780 ns; Loc. = LCCOMB_X61_Y25_N28; Fanout = 8; COMB Node = 'Selector4~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { controleSistema[3] Selector4~13 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.150 ns) 4.452 ns Selector0~0 3 COMB LCCOMB_X62_Y25_N18 1 " "Info: 3: + IC(0.522 ns) + CELL(0.150 ns) = 4.452 ns; Loc. = LCCOMB_X62_Y25_N18; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { Selector4~13 Selector0~0 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.536 ns estado_atual.0000 4 REG LCFF_X62_Y25_N19 5 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.536 ns; Loc. = LCFF_X62_Y25_N19; Fanout = 5; REG Node = 'estado_atual.0000'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector0~0 estado_atual.0000 } "NODE_NAME" } } { "cofre.v" "" { Text "C:/Users/aluno/Desktop/novoprojetoCL2-20181016T133012Z-001/novoprojetoCL2/cofre.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 36.13 % ) " "Info: Total cell delay = 1.639 ns ( 36.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.897 ns ( 63.87 % ) " "Info: Total interconnect delay = 2.897 ns ( 63.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.536 ns" { controleSistema[3] Selector4~13 Selector0~0 estado_atual.0000 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.536 ns" { controleSistema[3] {} controleSistema[3]~combout {} Selector4~13 {} Selector0~0 {} estado_atual.0000 {} } { 0.000ns 0.000ns 2.375ns 0.522ns 0.000ns } { 0.000ns 0.999ns 0.406ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_27 clk_27~clkctrl estado_atual.0000 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_27 {} clk_27~combout {} clk_27~clkctrl {} estado_atual.0000 {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.536 ns" { controleSistema[3] Selector4~13 Selector0~0 estado_atual.0000 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.536 ns" { controleSistema[3] {} controleSistema[3]~combout {} Selector4~13 {} Selector0~0 {} estado_atual.0000 {} } { 0.000ns 0.000ns 2.375ns 0.522ns 0.000ns } { 0.000ns 0.999ns 0.406ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 16 15:09:04 2018 " "Info: Processing ended: Tue Oct 16 15:09:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
