Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Oct 01 13:59:17 2018
| Host         : IFI-NEWRY running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file test_pos_meas_control_sets_placed.rpt
| Design       : test_pos_meas
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              49 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               7 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | posi/pos_int[6]_i_1_n_0 | rst_IBUF         |                2 |              7 |
|  clk_IBUF_BUFG |                         | rst_IBUF         |               19 |             49 |
+----------------+-------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 7      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


