<h2 id="Ncore3.6DII:2025w26-Blocking:">Blocking:</h2><ol start="1"><li><p>None</p></li></ol><h2 id="Ncore3.6DII:2025w26-Highlights:">Highlights:</h2><ol start="1"><li><p>3.7.1 regressions are back to 100%</p></li><li><p>3.8 regressions are at 100% now.</p></li><li><p>Worked on back porting DII scoreboard checks.</p></li></ol><h2 id="Ncore3.6DII:2025w26-Activities(Vyshak):">Activities (Vyshak):</h2><ol start="1"><li><p>Opened the Jira 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-17435" >
                <a href="https://arterisip.atlassian.net/browse/CONC-17435?src=confmacro" class="jira-issue-key">CONC-17435</a>
                            </span>
 to add checkin label for Legato.</p></li><li><p>Opened the Legato RTL Jira 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-17437" >
                <a href="https://arterisip.atlassian.net/browse/CONC-17437?src=confmacro" class="jira-issue-key">CONC-17437</a>
                            </span>
 related to verilog compile faliures.</p></li><li><p>Worked on back porting DII scoreboard checks and new late_dtw_rsp test from the 3.7 area to the 3.6.4.p10.3 (Option 3) and 3.6.4.p10.2 (Option 2) for the ECO. Pushed the changes to both the repo and ran sanity regressions to make sure nothing was broken. Commit details are at 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-17152" >
                <a href="https://arterisip.atlassian.net/browse/CONC-17152?src=confmacro" class="jira-issue-key">CONC-17152</a>
                            </span>
 </p></li></ol>