// Seed: 1871327418
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  logic id_3;
  defparam id_4.id_5 = id_0;
  logic id_6;
  always @(id_5 or posedge id_0) begin
    #1;
    if (id_6) begin
      id_2 <= 1;
    end else begin
      id_5 = id_4;
    end
  end
endmodule
