#! /nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x2077640 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -10;
v0x20f7880_0 .var "clk", 0 0;
S_0x20624b0 .scope module, "cpu_top" "cpu_top" 2 11, 3 1 0, S_0x2077640;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
v0x20f75b0_0 .net "clk", 0 0, v0x20f7880_0;  1 drivers
v0x20f7650_0 .net "instr_addr", 31 0, L_0x2107ea0;  1 drivers
v0x20f7740_0 .net "instr_data", 31 0, v0x20f7480_0;  1 drivers
L_0x20f7920 .part L_0x2107ea0, 0, 3;
S_0x2063ef0 .scope module, "core" "core" 3 9, 4 1 0, S_0x20624b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_data";
    .port_info 2 /INPUT 32 "last_pc";
    .port_info 3 /OUTPUT 32 "instr_addr";
L_0x2107bd0 .functor BUFZ 32, v0x20f7480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2107ea0 .functor BUFZ 32, L_0x2107d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2108240 .functor BUFZ 5, L_0x21080c0, C4<00000>, C4<00000>, C4<00000>;
L_0x2108300 .functor BUFZ 5, L_0x2108160, C4<00000>, C4<00000>, C4<00000>;
L_0x2108440 .functor BUFZ 32, v0x20d1600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2108550 .functor BUFZ 5, L_0x2107f60, C4<00000>, C4<00000>, C4<00000>;
v0x20f55f0_0 .net *"_ivl_0", 0 0, L_0x20f79c0;  1 drivers
L_0x7fbab8f6d018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x20f56d0_0 .net/2u *"_ivl_2", 31 0, L_0x7fbab8f6d018;  1 drivers
v0x20f57b0_0 .net *"_ivl_29", 0 0, L_0x2109520;  1 drivers
v0x20f58a0_0 .net *"_ivl_30", 19 0, L_0x2109660;  1 drivers
v0x20f5980_0 .net *"_ivl_4", 31 0, L_0x2107b30;  1 drivers
v0x20f5a60_0 .net "alu_b_src", 31 0, L_0x21086a0;  1 drivers
v0x20f5b20_0 .net "alu_op", 2 0, v0x20ee1d0_0;  1 drivers
v0x20f5c10_0 .net "alu_result", 31 0, v0x20d1600_0;  1 drivers
v0x20f5cd0_0 .net "clk", 0 0, v0x20f7880_0;  alias, 1 drivers
v0x20f5da0_0 .net "imm12", 11 0, v0x20ee430_0;  1 drivers
v0x20f5e70_0 .net "imm32", 31 0, L_0x21099a0;  1 drivers
v0x20f5f10_0 .net "instr", 31 0, L_0x2107bd0;  1 drivers
v0x20f6000_0 .net "instr_addr", 31 0, L_0x2107ea0;  alias, 1 drivers
v0x20f60c0_0 .net "instr_data", 31 0, v0x20f7480_0;  alias, 1 drivers
v0x20f61a0_0 .net "is_r_type", 0 0, v0x20ee640_0;  1 drivers
L_0x7fbab8f6d2a0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x20f6270_0 .net "last_pc", 31 0, L_0x7fbab8f6d2a0;  1 drivers
v0x20f6330_0 .var "pc", 31 0;
v0x20f6520_0 .net "pc_next", 31 0, L_0x2107d10;  1 drivers
v0x20f6600_0 .net "rd", 4 0, L_0x2107f60;  1 drivers
v0x20f66e0_0 .net "rf_raddr0", 4 0, L_0x2108240;  1 drivers
v0x20f67d0_0 .net "rf_raddr1", 4 0, L_0x2108300;  1 drivers
v0x20f68a0_0 .net "rf_rdata0", 31 0, L_0x2108cd0;  1 drivers
v0x20f6940_0 .net "rf_rdata1", 31 0, L_0x21093d0;  1 drivers
v0x20f6a00_0 .net "rf_waddr", 4 0, L_0x2108550;  1 drivers
v0x20f6ad0_0 .net "rf_wdata", 31 0, L_0x2108440;  1 drivers
v0x20f6ba0_0 .net "rf_we", 0 0, v0x20ee7e0_0;  1 drivers
v0x20f6c90_0 .net "rs1", 4 0, L_0x21080c0;  1 drivers
v0x20f6d50_0 .net "rs2", 4 0, L_0x2108160;  1 drivers
L_0x20f79c0 .cmp/eq 32, v0x20f6330_0, L_0x7fbab8f6d2a0;
L_0x2107b30 .arith/sum 32, v0x20f6330_0, L_0x7fbab8f6d018;
L_0x2107d10 .functor MUXZ 32, L_0x2107b30, v0x20f6330_0, L_0x20f79c0, C4<>;
L_0x2107f60 .part v0x20f7480_0, 7, 5;
L_0x21080c0 .part v0x20f7480_0, 15, 5;
L_0x2108160 .part v0x20f7480_0, 20, 5;
L_0x21086a0 .functor MUXZ 32, L_0x21099a0, L_0x21093d0, v0x20ee640_0, C4<>;
L_0x2109520 .part v0x20ee430_0, 11, 1;
LS_0x2109660_0_0 .concat [ 1 1 1 1], L_0x2109520, L_0x2109520, L_0x2109520, L_0x2109520;
LS_0x2109660_0_4 .concat [ 1 1 1 1], L_0x2109520, L_0x2109520, L_0x2109520, L_0x2109520;
LS_0x2109660_0_8 .concat [ 1 1 1 1], L_0x2109520, L_0x2109520, L_0x2109520, L_0x2109520;
LS_0x2109660_0_12 .concat [ 1 1 1 1], L_0x2109520, L_0x2109520, L_0x2109520, L_0x2109520;
LS_0x2109660_0_16 .concat [ 1 1 1 1], L_0x2109520, L_0x2109520, L_0x2109520, L_0x2109520;
LS_0x2109660_1_0 .concat [ 4 4 4 4], LS_0x2109660_0_0, LS_0x2109660_0_4, LS_0x2109660_0_8, LS_0x2109660_0_12;
LS_0x2109660_1_4 .concat [ 4 0 0 0], LS_0x2109660_0_16;
L_0x2109660 .concat [ 16 4 0 0], LS_0x2109660_1_0, LS_0x2109660_1_4;
L_0x21099a0 .concat [ 12 20 0 0], v0x20ee430_0, L_0x2109660;
S_0x20bbd10 .scope module, "alu" "alu" 4 38, 5 1 0, S_0x2063ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "src_a";
    .port_info 1 /INPUT 32 "src_b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 32 "res";
v0x209b150_0 .net "op", 2 0, v0x20ee1d0_0;  alias, 1 drivers
v0x20d1600_0 .var "res", 31 0;
v0x20edf10_0 .net "src_a", 31 0, L_0x2108cd0;  alias, 1 drivers
v0x20edfd0_0 .net "src_b", 31 0, L_0x21086a0;  alias, 1 drivers
E_0x20a8250 .event anyedge, v0x209b150_0, v0x20edf10_0, v0x20edfd0_0;
S_0x20bd1f0 .scope module, "control" "control" 4 54, 6 1 0, S_0x2063ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 12 "imm12";
    .port_info 2 /OUTPUT 1 "rf_we";
    .port_info 3 /OUTPUT 3 "alu_op";
    .port_info 4 /OUTPUT 1 "is_r_type";
v0x20ee1d0_0 .var "alu_op", 2 0;
v0x20ee2b0_0 .net "funct3", 2 0, L_0x2109b90;  1 drivers
v0x20ee370_0 .net "funct7", 6 0, L_0x2109c30;  1 drivers
v0x20ee430_0 .var "imm12", 11 0;
v0x20ee510_0 .net "instr", 31 0, L_0x2107bd0;  alias, 1 drivers
v0x20ee640_0 .var "is_r_type", 0 0;
v0x20ee700_0 .net "opcode", 6 0, L_0x2109af0;  1 drivers
v0x20ee7e0_0 .var "rf_we", 0 0;
E_0x20a74b0 .event anyedge, v0x20ee370_0, v0x20ee2b0_0, v0x20ee700_0, v0x20ee510_0;
L_0x2109af0 .part L_0x2107bd0, 0, 7;
L_0x2109b90 .part L_0x2107bd0, 12, 3;
L_0x2109c30 .part L_0x2107bd0, 25, 7;
S_0x20bd4e0 .scope module, "rf" "reg_file" 4 44, 7 1 0, S_0x2063ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "raddr0";
    .port_info 2 /INPUT 5 "raddr1";
    .port_info 3 /INPUT 5 "waddr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /OUTPUT 32 "rdata0";
    .port_info 7 /OUTPUT 32 "rdata1";
v0x20f3fd0_0 .net *"_ivl_0", 31 0, L_0x2108830;  1 drivers
v0x20f40b0_0 .net *"_ivl_10", 6 0, L_0x2108b00;  1 drivers
L_0x7fbab8f6d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x20f4190_0 .net *"_ivl_13", 1 0, L_0x7fbab8f6d0f0;  1 drivers
L_0x7fbab8f6d138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20f4250_0 .net/2u *"_ivl_14", 31 0, L_0x7fbab8f6d138;  1 drivers
v0x20f4330_0 .net *"_ivl_18", 31 0, L_0x2108e60;  1 drivers
L_0x7fbab8f6d180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20f4460_0 .net *"_ivl_21", 26 0, L_0x7fbab8f6d180;  1 drivers
L_0x7fbab8f6d1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20f4540_0 .net/2u *"_ivl_22", 31 0, L_0x7fbab8f6d1c8;  1 drivers
v0x20f4620_0 .net *"_ivl_24", 0 0, L_0x2108f90;  1 drivers
v0x20f46e0_0 .net *"_ivl_26", 31 0, L_0x21090d0;  1 drivers
v0x20f47c0_0 .net *"_ivl_28", 6 0, L_0x21091c0;  1 drivers
L_0x7fbab8f6d060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20f48a0_0 .net *"_ivl_3", 26 0, L_0x7fbab8f6d060;  1 drivers
L_0x7fbab8f6d210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x20f4980_0 .net *"_ivl_31", 1 0, L_0x7fbab8f6d210;  1 drivers
L_0x7fbab8f6d258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20f4a60_0 .net/2u *"_ivl_32", 31 0, L_0x7fbab8f6d258;  1 drivers
L_0x7fbab8f6d0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20f4b40_0 .net/2u *"_ivl_4", 31 0, L_0x7fbab8f6d0a8;  1 drivers
v0x20f4c20_0 .net *"_ivl_6", 0 0, L_0x2108920;  1 drivers
v0x20f4ce0_0 .net *"_ivl_8", 31 0, L_0x2108a60;  1 drivers
v0x20f4dc0_0 .net "clk", 0 0, v0x20f7880_0;  alias, 1 drivers
v0x20f4e80_0 .net "raddr0", 4 0, L_0x2108240;  alias, 1 drivers
v0x20f4f60_0 .net "raddr1", 4 0, L_0x2108300;  alias, 1 drivers
v0x20f5040_0 .net "rdata0", 31 0, L_0x2108cd0;  alias, 1 drivers
v0x20f5100_0 .net "rdata1", 31 0, L_0x21093d0;  alias, 1 drivers
v0x20f51c0_0 .net "waddr", 4 0, L_0x2108550;  alias, 1 drivers
v0x20f52a0_0 .net "wdata", 31 0, L_0x2108440;  alias, 1 drivers
v0x20f5380_0 .net "we", 0 0, v0x20ee7e0_0;  alias, 1 drivers
v0x20f5450 .array "x", 0 31, 31 0;
E_0x20a7960 .event posedge, v0x20f4dc0_0;
L_0x2108830 .concat [ 5 27 0 0], L_0x2108240, L_0x7fbab8f6d060;
L_0x2108920 .cmp/ne 32, L_0x2108830, L_0x7fbab8f6d0a8;
L_0x2108a60 .array/port v0x20f5450, L_0x2108b00;
L_0x2108b00 .concat [ 5 2 0 0], L_0x2108240, L_0x7fbab8f6d0f0;
L_0x2108cd0 .functor MUXZ 32, L_0x7fbab8f6d138, L_0x2108a60, L_0x2108920, C4<>;
L_0x2108e60 .concat [ 5 27 0 0], L_0x2108300, L_0x7fbab8f6d180;
L_0x2108f90 .cmp/ne 32, L_0x2108e60, L_0x7fbab8f6d1c8;
L_0x21090d0 .array/port v0x20f5450, L_0x21091c0;
L_0x21091c0 .concat [ 5 2 0 0], L_0x2108300, L_0x7fbab8f6d210;
L_0x21093d0 .functor MUXZ 32, L_0x7fbab8f6d258, L_0x21090d0, L_0x2108f90, C4<>;
S_0x20bd800 .scope generate, "reg_init[0]" "reg_init[0]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20eeb60 .param/l "i" 1 7 17, +C4<00>;
S_0x20bdb80 .scope generate, "reg_init[1]" "reg_init[1]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20eecb0 .param/l "i" 1 7 17, +C4<01>;
S_0x20eed70 .scope generate, "reg_init[2]" "reg_init[2]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20eef50 .param/l "i" 1 7 17, +C4<010>;
S_0x20ef010 .scope generate, "reg_init[3]" "reg_init[3]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20ef1f0 .param/l "i" 1 7 17, +C4<011>;
S_0x20ef2d0 .scope generate, "reg_init[4]" "reg_init[4]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20ef500 .param/l "i" 1 7 17, +C4<0100>;
S_0x20ef5e0 .scope generate, "reg_init[5]" "reg_init[5]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20ef7c0 .param/l "i" 1 7 17, +C4<0101>;
S_0x20ef8a0 .scope generate, "reg_init[6]" "reg_init[6]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20efa80 .param/l "i" 1 7 17, +C4<0110>;
S_0x20efb60 .scope generate, "reg_init[7]" "reg_init[7]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20efd40 .param/l "i" 1 7 17, +C4<0111>;
S_0x20efe20 .scope generate, "reg_init[8]" "reg_init[8]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20ef4b0 .param/l "i" 1 7 17, +C4<01000>;
S_0x20f0090 .scope generate, "reg_init[9]" "reg_init[9]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f0270 .param/l "i" 1 7 17, +C4<01001>;
S_0x20f0350 .scope generate, "reg_init[10]" "reg_init[10]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f0530 .param/l "i" 1 7 17, +C4<01010>;
S_0x20f0610 .scope generate, "reg_init[11]" "reg_init[11]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f07f0 .param/l "i" 1 7 17, +C4<01011>;
S_0x20f08d0 .scope generate, "reg_init[12]" "reg_init[12]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f0ab0 .param/l "i" 1 7 17, +C4<01100>;
S_0x20f0b90 .scope generate, "reg_init[13]" "reg_init[13]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f0d70 .param/l "i" 1 7 17, +C4<01101>;
S_0x20f0e50 .scope generate, "reg_init[14]" "reg_init[14]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f1030 .param/l "i" 1 7 17, +C4<01110>;
S_0x20f1110 .scope generate, "reg_init[15]" "reg_init[15]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f12f0 .param/l "i" 1 7 17, +C4<01111>;
S_0x20f13d0 .scope generate, "reg_init[16]" "reg_init[16]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f15b0 .param/l "i" 1 7 17, +C4<010000>;
S_0x20f1690 .scope generate, "reg_init[17]" "reg_init[17]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f1870 .param/l "i" 1 7 17, +C4<010001>;
S_0x20f1950 .scope generate, "reg_init[18]" "reg_init[18]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f1b30 .param/l "i" 1 7 17, +C4<010010>;
S_0x20f1c10 .scope generate, "reg_init[19]" "reg_init[19]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f1df0 .param/l "i" 1 7 17, +C4<010011>;
S_0x20f1ed0 .scope generate, "reg_init[20]" "reg_init[20]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f20b0 .param/l "i" 1 7 17, +C4<010100>;
S_0x20f2190 .scope generate, "reg_init[21]" "reg_init[21]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f2370 .param/l "i" 1 7 17, +C4<010101>;
S_0x20f2450 .scope generate, "reg_init[22]" "reg_init[22]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f2630 .param/l "i" 1 7 17, +C4<010110>;
S_0x20f2710 .scope generate, "reg_init[23]" "reg_init[23]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f28f0 .param/l "i" 1 7 17, +C4<010111>;
S_0x20f29d0 .scope generate, "reg_init[24]" "reg_init[24]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f2bb0 .param/l "i" 1 7 17, +C4<011000>;
S_0x20f2c90 .scope generate, "reg_init[25]" "reg_init[25]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f2e70 .param/l "i" 1 7 17, +C4<011001>;
S_0x20f2f50 .scope generate, "reg_init[26]" "reg_init[26]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f3130 .param/l "i" 1 7 17, +C4<011010>;
S_0x20f3210 .scope generate, "reg_init[27]" "reg_init[27]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f33f0 .param/l "i" 1 7 17, +C4<011011>;
S_0x20f34d0 .scope generate, "reg_init[28]" "reg_init[28]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f36b0 .param/l "i" 1 7 17, +C4<011100>;
S_0x20f3790 .scope generate, "reg_init[29]" "reg_init[29]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f3970 .param/l "i" 1 7 17, +C4<011101>;
S_0x20f3a50 .scope generate, "reg_init[30]" "reg_init[30]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f3c30 .param/l "i" 1 7 17, +C4<011110>;
S_0x20f3d10 .scope generate, "reg_init[31]" "reg_init[31]" 7 17, 7 17 0, S_0x20bd4e0;
 .timescale -9 -10;
P_0x20f3ef0 .param/l "i" 1 7 17, +C4<011111>;
S_0x20f6eb0 .scope module, "rom" "rom" 3 7, 8 1 0, S_0x20624b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "addr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "q";
P_0x20d1770 .param/l "ADDR_WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
P_0x20d17b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
v0x20f71d0_0 .net "addr", 2 0, L_0x20f7920;  1 drivers
v0x20f72d0_0 .net "clk", 0 0, v0x20f7880_0;  alias, 1 drivers
v0x20f73e0 .array "mem", 0 7, 31 0;
v0x20f7480_0 .var "q", 31 0;
    .scope S_0x20f6eb0;
T_0 ;
    %vpi_call 8 10 "$readmemh", "samples/addi.txt", v0x20f73e0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x20f6eb0;
T_1 ;
    %wait E_0x20a7960;
    %load/vec4 v0x20f71d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x20f73e0, 4;
    %assign/vec4 v0x20f7480_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x20bbd10;
T_2 ;
    %wait E_0x20a8250;
    %load/vec4 v0x209b150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x20edf10_0;
    %store/vec4 v0x20d1600_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x20edf10_0;
    %load/vec4 v0x20edfd0_0;
    %add;
    %store/vec4 v0x20d1600_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x20edf10_0;
    %load/vec4 v0x20edfd0_0;
    %xor;
    %store/vec4 v0x20d1600_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x20edf10_0;
    %load/vec4 v0x20edfd0_0;
    %or;
    %store/vec4 v0x20d1600_0, 0, 32;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x20edf10_0;
    %load/vec4 v0x20edfd0_0;
    %and;
    %store/vec4 v0x20d1600_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x20bd800;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x20bdb80;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x20eed70;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x20ef010;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x20ef2d0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x20ef5e0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x20ef8a0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x20efb60;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x20efe20;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_11;
    .scope S_0x20f0090;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_12;
    .scope S_0x20f0350;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_13;
    .scope S_0x20f0610;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_14;
    .scope S_0x20f08d0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_15;
    .scope S_0x20f0b90;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_16;
    .scope S_0x20f0e50;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_17;
    .scope S_0x20f1110;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_18;
    .scope S_0x20f13d0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_19;
    .scope S_0x20f1690;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x20f1950;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_21;
    .scope S_0x20f1c10;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_22;
    .scope S_0x20f1ed0;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_23;
    .scope S_0x20f2190;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_24;
    .scope S_0x20f2450;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_25;
    .scope S_0x20f2710;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_26;
    .scope S_0x20f29d0;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_27;
    .scope S_0x20f2c90;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_28;
    .scope S_0x20f2f50;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_29;
    .scope S_0x20f3210;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_30;
    .scope S_0x20f34d0;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_31;
    .scope S_0x20f3790;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_32;
    .scope S_0x20f3a50;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_33;
    .scope S_0x20f3d10;
T_34 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20f5450, 4, 0;
    %end;
    .thread T_34;
    .scope S_0x20bd4e0;
T_35 ;
    %wait E_0x20a7960;
    %load/vec4 v0x20f5380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x20f52a0_0;
    %load/vec4 v0x20f51c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x20f5450, 0, 4;
T_35.0 ;
    %vpi_call 7 31 "$strobe", "CPUv1: x0: %h x4: %h  x8: %h x12: %h\012CPUv1: x1: %h x5: %h  x9: %h x13: %h\012CPUv1: x2: %h x6: %h x10: %h x14: %h\012CPUv1: x3: %h x7: %h x11: %h x15: %h", 32'b00000000000000000000000000000000, &A<v0x20f5450, 4>, &A<v0x20f5450, 8>, &A<v0x20f5450, 12>, &A<v0x20f5450, 1>, &A<v0x20f5450, 5>, &A<v0x20f5450, 9>, &A<v0x20f5450, 13>, &A<v0x20f5450, 2>, &A<v0x20f5450, 6>, &A<v0x20f5450, 10>, &A<v0x20f5450, 14>, &A<v0x20f5450, 3>, &A<v0x20f5450, 7>, &A<v0x20f5450, 11>, &A<v0x20f5450, 15> {0 0 0};
    %jmp T_35;
    .thread T_35;
    .scope S_0x20bd1f0;
T_36 ;
    %wait E_0x20a74b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20ee7e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x20ee1d0_0, 0, 3;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x20ee430_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20ee640_0, 0, 1;
    %load/vec4 v0x20ee370_0;
    %load/vec4 v0x20ee2b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x20ee700_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 19, 130048, 17;
    %cmp/z;
    %jmp/1 T_36.0, 4;
    %dup/vec4;
    %pushi/vec4 531, 130048, 17;
    %cmp/z;
    %jmp/1 T_36.1, 4;
    %dup/vec4;
    %pushi/vec4 787, 130048, 17;
    %cmp/z;
    %jmp/1 T_36.2, 4;
    %dup/vec4;
    %pushi/vec4 915, 130048, 17;
    %cmp/z;
    %jmp/1 T_36.3, 4;
    %dup/vec4;
    %pushi/vec4 51, 0, 17;
    %cmp/z;
    %jmp/1 T_36.4, 4;
    %dup/vec4;
    %pushi/vec4 563, 0, 17;
    %cmp/z;
    %jmp/1 T_36.5, 4;
    %dup/vec4;
    %pushi/vec4 819, 0, 17;
    %cmp/z;
    %jmp/1 T_36.6, 4;
    %dup/vec4;
    %pushi/vec4 947, 0, 17;
    %cmp/z;
    %jmp/1 T_36.7, 4;
    %jmp T_36.9;
T_36.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20ee7e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x20ee1d0_0, 0, 3;
    %load/vec4 v0x20ee510_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x20ee430_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20ee640_0, 0, 1;
    %jmp T_36.9;
T_36.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20ee7e0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x20ee1d0_0, 0, 3;
    %load/vec4 v0x20ee510_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x20ee430_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20ee640_0, 0, 1;
    %jmp T_36.9;
T_36.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20ee7e0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x20ee1d0_0, 0, 3;
    %load/vec4 v0x20ee510_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x20ee430_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20ee640_0, 0, 1;
    %jmp T_36.9;
T_36.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20ee7e0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x20ee1d0_0, 0, 3;
    %load/vec4 v0x20ee510_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x20ee430_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20ee640_0, 0, 1;
    %jmp T_36.9;
T_36.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20ee7e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x20ee1d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20ee640_0, 0, 1;
    %jmp T_36.9;
T_36.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20ee7e0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x20ee1d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20ee640_0, 0, 1;
    %jmp T_36.9;
T_36.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20ee7e0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x20ee1d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20ee640_0, 0, 1;
    %jmp T_36.9;
T_36.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20ee7e0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x20ee1d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20ee640_0, 0, 1;
    %jmp T_36.9;
T_36.9 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x2063ef0;
T_37 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x20f6330_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x2063ef0;
T_38 ;
    %wait E_0x20a7960;
    %load/vec4 v0x20f6520_0;
    %assign/vec4 v0x20f6330_0, 0;
    %vpi_call 4 14 "$strobe", "CPUv1: [%h] %h", v0x20f6330_0, v0x20f5f10_0 {0 0 0};
    %jmp T_38;
    .thread T_38;
    .scope S_0x2077640;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f7880_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x2077640;
T_40 ;
    %delay 10, 0;
    %load/vec4 v0x20f7880_0;
    %inv;
    %store/vec4 v0x20f7880_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0x2077640;
T_41 ;
    %vpi_call 2 14 "$dumpvars" {0 0 0};
    %delay 150, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "cpu_top.v";
    "core.v";
    "alu.v";
    "control.v";
    "reg_file.v";
    "rom.v";
