/* Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE15F23) Path("C:/FPGA_Projects/STUDY/day_4/sv/lab_04_shift_register/") File("top.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
