{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651899550810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651899550810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  7 10:29:10 2022 " "Processing started: Sat May  7 10:29:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651899550810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899550810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899550810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651899550903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651899550903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ForwardingUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ForwardingUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ForwardingUnit-forward " "Found design unit 1: ForwardingUnit-forward" {  } { { "ForwardingUnit.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ForwardingUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555581 ""} { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ForwardingUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF_ID_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IF_ID_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_reg-behaviour " "Found design unit 1: IF_ID_reg-behaviour" {  } { { "IF_ID_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/IF_ID_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555581 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_reg " "Found entity 1: IF_ID_reg" {  } { { "IF_ID_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/IF_ID_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OR_EX_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file OR_EX_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_EX_reg-behaviour " "Found design unit 1: OR_EX_reg-behaviour" {  } { { "OR_EX_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/OR_EX_reg.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555581 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_EX_reg " "Found entity 1: OR_EX_reg" {  } { { "OR_EX_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/OR_EX_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX_MEM_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EX_MEM_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM_reg-behaviour " "Found design unit 1: EX_MEM_reg-behaviour" {  } { { "EX_MEM_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/EX_MEM_reg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555582 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_reg " "Found entity 1: EX_MEM_reg" {  } { { "EX_MEM_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/EX_MEM_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID_OR_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ID_OR_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_OR_reg-behaviour " "Found design unit 1: ID_OR_reg-behaviour" {  } { { "ID_OR_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ID_OR_reg.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555582 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_OR_reg " "Found entity 1: ID_OR_reg" {  } { { "ID_OR_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ID_OR_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelinedDatapath-run " "Found design unit 1: PipelinedDatapath-run" {  } { { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555583 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelinedDatapath " "Found entity 1: PipelinedDatapath" {  } { { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM_WB_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MEM_WB_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB_reg-behaviour " "Found design unit 1: MEM_WB_reg-behaviour" {  } { { "MEM_WB_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/MEM_WB_reg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555583 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_reg " "Found entity 1: MEM_WB_reg" {  } { { "MEM_WB_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/MEM_WB_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer16bit4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer16bit4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer16bit4to1-mux4to1_select " "Found design unit 1: Multiplexer16bit4to1-mux4to1_select" {  } { { "Multiplexer16bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Multiplexer16bit4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555584 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer16bit4to1 " "Found entity 1: Multiplexer16bit4to1" {  } { { "Multiplexer16bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Multiplexer16bit4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behaviour " "Found design unit 1: RAM-behaviour" {  } { { "RAM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/RAM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555584 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BitShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BitShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitShifter-shift " "Found design unit 1: BitShifter-shift" {  } { { "BitShifter.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/BitShifter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555584 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitShifter " "Found entity 1: BitShifter" {  } { { "BitShifter.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/BitShifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterBank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBank-behaviour " "Found design unit 1: RegisterBank-behaviour" {  } { { "RegisterBank.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/RegisterBank.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555584 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/RegisterBank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555584 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtender9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtender9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender9Bit-extend6Bits " "Found design unit 1: SignExtender9Bit-extend6Bits" {  } { { "SignExtender9.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/SignExtender9.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555585 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender9Bit " "Found entity 1: SignExtender9Bit" {  } { { "SignExtender9.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/SignExtender9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555585 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer3bit4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer3bit4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer3bit4to1-mux4to1_select " "Found design unit 1: Multiplexer3bit4to1-mux4to1_select" {  } { { "Multiplexer3bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Multiplexer3bit4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555585 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer3bit4to1 " "Found entity 1: Multiplexer3bit4to1" {  } { { "Multiplexer3bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Multiplexer3bit4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtender6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtender6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender6Bit-extend9Bits " "Found design unit 1: SignExtender6Bit-extend9Bits" {  } { { "SignExtender6.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/SignExtender6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555586 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender6Bit " "Found entity 1: SignExtender6Bit" {  } { { "SignExtender6.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/SignExtender6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer3bit2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer3bit2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer3bit2to1-mux2to1_select " "Found design unit 1: Multiplexer3bit2to1-mux2to1_select" {  } { { "Multiplexer3bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Multiplexer3bit2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555586 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer3bit2to1 " "Found entity 1: Multiplexer3bit2to1" {  } { { "Multiplexer3bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Multiplexer3bit2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM128-ROM " "Found design unit 1: ROM128-ROM" {  } { { "ROM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ROM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555586 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM128 " "Found entity 1: ROM128" {  } { { "ROM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555586 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlagRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FlagRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlagRegister-behaviour " "Found design unit 1: FlagRegister-behaviour" {  } { { "FlagRegister.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/FlagRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555587 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlagRegister " "Found entity 1: FlagRegister" {  } { { "FlagRegister.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/FlagRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ZeroAppender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ZeroAppender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroAppender-append " "Found design unit 1: ZeroAppender-append" {  } { { "ZeroAppender.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ZeroAppender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555587 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroAppender " "Found entity 1: ZeroAppender" {  } { { "ZeroAppender.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ZeroAppender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer16bit2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer16bit2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer16bit2to1-mux2to1_select " "Found design unit 1: Multiplexer16bit2to1-mux2to1_select" {  } { { "Multiplexer16bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Multiplexer16bit2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555587 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer16bit2to1 " "Found entity 1: Multiplexer16bit2to1" {  } { { "Multiplexer16bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Multiplexer16bit2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899555587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651899555617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelinedDatapath PipelinedDatapath:add_instance " "Elaborating entity \"PipelinedDatapath\" for hierarchy \"PipelinedDatapath:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555618 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_WB_in Pipeline.vhd(287) " "Verilog HDL or VHDL warning at Pipeline.vhd(287): object \"instruction_WB_in\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651899555620 "|DUT|PipelinedDatapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_increment_flags Pipeline.vhd(314) " "Verilog HDL or VHDL warning at Pipeline.vhd(314): object \"pc_increment_flags\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651899555620 "|DUT|PipelinedDatapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_plus_imm_flags Pipeline.vhd(318) " "Verilog HDL or VHDL warning at Pipeline.vhd(318): object \"pc_plus_imm_flags\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651899555620 "|DUT|PipelinedDatapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z_load_EX_in Pipeline.vhd(336) " "Verilog HDL or VHDL warning at Pipeline.vhd(336): object \"z_load_EX_in\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651899555620 "|DUT|PipelinedDatapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_load_EX_in Pipeline.vhd(337) " "Verilog HDL or VHDL warning at Pipeline.vhd(337): object \"c_load_EX_in\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651899555620 "|DUT|PipelinedDatapath:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM128 PipelinedDatapath:add_instance\|ROM128:rom_unit " "Elaborating entity \"ROM128\" for hierarchy \"PipelinedDatapath:add_instance\|ROM128:rom_unit\"" {  } { { "Pipeline.vhd" "rom_unit" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer3bit2to1 PipelinedDatapath:add_instance\|Multiplexer3bit2to1:rf_a1_mux " "Elaborating entity \"Multiplexer3bit2to1\" for hierarchy \"PipelinedDatapath:add_instance\|Multiplexer3bit2to1:rf_a1_mux\"" {  } { { "Pipeline.vhd" "rf_a1_mux" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer3bit4to1 PipelinedDatapath:add_instance\|Multiplexer3bit4to1:rf_a3_mux " "Elaborating entity \"Multiplexer3bit4to1\" for hierarchy \"PipelinedDatapath:add_instance\|Multiplexer3bit4to1:rf_a3_mux\"" {  } { { "Pipeline.vhd" "rf_a3_mux" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer16bit4to1 PipelinedDatapath:add_instance\|Multiplexer16bit4to1:rf_d3_mux " "Elaborating entity \"Multiplexer16bit4to1\" for hierarchy \"PipelinedDatapath:add_instance\|Multiplexer16bit4to1:rf_d3_mux\"" {  } { { "Pipeline.vhd" "rf_d3_mux" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank PipelinedDatapath:add_instance\|RegisterBank:rf " "Elaborating entity \"RegisterBank\" for hierarchy \"PipelinedDatapath:add_instance\|RegisterBank:rf\"" {  } { { "Pipeline.vhd" "rf" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit PipelinedDatapath:add_instance\|ForwardingUnit:forwarding_unit " "Elaborating entity \"ForwardingUnit\" for hierarchy \"PipelinedDatapath:add_instance\|ForwardingUnit:forwarding_unit\"" {  } { { "Pipeline.vhd" "forwarding_unit" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555626 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "forward_select_b ForwardingUnit.vhd(20) " "VHDL Process Statement warning at ForwardingUnit.vhd(20): inferring latch(es) for signal or variable \"forward_select_b\", which holds its previous value in one or more paths through the process" {  } { { "ForwardingUnit.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ForwardingUnit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651899555626 "|DUT|PipelinedDatapath:add_instance|ForwardingUnit:forwarding_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forward_select_b\[0\] ForwardingUnit.vhd(20) " "Inferred latch for \"forward_select_b\[0\]\" at ForwardingUnit.vhd(20)" {  } { { "ForwardingUnit.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ForwardingUnit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555626 "|DUT|PipelinedDatapath:add_instance|ForwardingUnit:forwarding_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forward_select_b\[1\] ForwardingUnit.vhd(20) " "Inferred latch for \"forward_select_b\[1\]\" at ForwardingUnit.vhd(20)" {  } { { "ForwardingUnit.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ForwardingUnit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555626 "|DUT|PipelinedDatapath:add_instance|ForwardingUnit:forwarding_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU PipelinedDatapath:add_instance\|ALU:main_alu " "Elaborating entity \"ALU\" for hierarchy \"PipelinedDatapath:add_instance\|ALU:main_alu\"" {  } { { "Pipeline.vhd" "main_alu" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555627 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ALU.vhd(71) " "VHDL Process Statement warning at ALU.vhd(71): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651899555627 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "control_out ALU.vhd(71) " "VHDL Process Statement warning at ALU.vhd(71): inferring latch(es) for signal or variable \"control_out\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651899555627 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[0\] ALU.vhd(71) " "Inferred latch for \"control_out\[0\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555627 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[1\] ALU.vhd(71) " "Inferred latch for \"control_out\[1\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555627 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ALU.vhd(71) " "Inferred latch for \"C\[0\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555627 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ALU.vhd(71) " "Inferred latch for \"C\[1\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555627 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ALU.vhd(71) " "Inferred latch for \"C\[2\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555627 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ALU.vhd(71) " "Inferred latch for \"C\[3\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555627 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ALU.vhd(71) " "Inferred latch for \"C\[4\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555627 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ALU.vhd(71) " "Inferred latch for \"C\[5\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555628 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ALU.vhd(71) " "Inferred latch for \"C\[6\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555628 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ALU.vhd(71) " "Inferred latch for \"C\[7\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555628 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] ALU.vhd(71) " "Inferred latch for \"C\[8\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555628 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] ALU.vhd(71) " "Inferred latch for \"C\[9\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555628 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] ALU.vhd(71) " "Inferred latch for \"C\[10\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555628 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] ALU.vhd(71) " "Inferred latch for \"C\[11\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555628 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] ALU.vhd(71) " "Inferred latch for \"C\[12\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555628 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] ALU.vhd(71) " "Inferred latch for \"C\[13\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555628 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] ALU.vhd(71) " "Inferred latch for \"C\[14\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555628 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] ALU.vhd(71) " "Inferred latch for \"C\[15\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899555628 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagRegister PipelinedDatapath:add_instance\|FlagRegister:cc " "Elaborating entity \"FlagRegister\" for hierarchy \"PipelinedDatapath:add_instance\|FlagRegister:cc\"" {  } { { "Pipeline.vhd" "cc" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM PipelinedDatapath:add_instance\|RAM:ram_unit " "Elaborating entity \"RAM\" for hierarchy \"PipelinedDatapath:add_instance\|RAM:ram_unit\"" {  } { { "Pipeline.vhd" "ram_unit" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitShifter PipelinedDatapath:add_instance\|BitShifter:shifter " "Elaborating entity \"BitShifter\" for hierarchy \"PipelinedDatapath:add_instance\|BitShifter:shifter\"" {  } { { "Pipeline.vhd" "shifter" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroAppender PipelinedDatapath:add_instance\|ZeroAppender:za " "Elaborating entity \"ZeroAppender\" for hierarchy \"PipelinedDatapath:add_instance\|ZeroAppender:za\"" {  } { { "Pipeline.vhd" "za" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender6Bit PipelinedDatapath:add_instance\|SignExtender6Bit:se6 " "Elaborating entity \"SignExtender6Bit\" for hierarchy \"PipelinedDatapath:add_instance\|SignExtender6Bit:se6\"" {  } { { "Pipeline.vhd" "se6" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender9Bit PipelinedDatapath:add_instance\|SignExtender9Bit:se9 " "Elaborating entity \"SignExtender9Bit\" for hierarchy \"PipelinedDatapath:add_instance\|SignExtender9Bit:se9\"" {  } { { "Pipeline.vhd" "se9" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer16bit2to1 PipelinedDatapath:add_instance\|Multiplexer16bit2to1:pc_plus_imm_mux " "Elaborating entity \"Multiplexer16bit2to1\" for hierarchy \"PipelinedDatapath:add_instance\|Multiplexer16bit2to1:pc_plus_imm_mux\"" {  } { { "Pipeline.vhd" "pc_plus_imm_mux" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_reg PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register " "Elaborating entity \"IF_ID_reg\" for hierarchy \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\"" {  } { { "Pipeline.vhd" "if_id_register" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_OR_reg PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register " "Elaborating entity \"ID_OR_reg\" for hierarchy \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\"" {  } { { "Pipeline.vhd" "id_or_register" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_EX_reg PipelinedDatapath:add_instance\|OR_EX_reg:or_ex_register " "Elaborating entity \"OR_EX_reg\" for hierarchy \"PipelinedDatapath:add_instance\|OR_EX_reg:or_ex_register\"" {  } { { "Pipeline.vhd" "or_ex_register" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_reg PipelinedDatapath:add_instance\|EX_MEM_reg:ex_mem_register " "Elaborating entity \"EX_MEM_reg\" for hierarchy \"PipelinedDatapath:add_instance\|EX_MEM_reg:ex_mem_register\"" {  } { { "Pipeline.vhd" "ex_mem_register" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_reg PipelinedDatapath:add_instance\|MEM_WB_reg:mem_wb_register " "Elaborating entity \"MEM_WB_reg\" for hierarchy \"PipelinedDatapath:add_instance\|MEM_WB_reg:mem_wb_register\"" {  } { { "Pipeline.vhd" "mem_wb_register" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899555641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[12\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[11\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[10\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[9\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[8\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[7\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[6\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[5\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[4\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[3\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[2\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[1\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[0\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[14\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[13\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[15\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[12\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[11\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[10\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[9\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[8\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[7\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[6\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[5\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[4\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[3\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[2\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[1\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[0\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[14\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[13\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[15\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899555994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[12\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[11\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[10\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[9\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[8\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[7\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[6\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[5\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[4\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[3\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[2\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[1\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[0\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[14\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[13\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[15\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[12\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[11\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[10\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[9\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[8\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[7\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[6\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[5\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[4\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[3\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[2\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[1\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[0\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[14\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[13\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[15\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[12\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[11\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[10\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[9\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[8\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[7\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[6\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[5\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[4\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[3\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[2\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[1\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[0\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|control_out\[1\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|control_out\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|control_out\[0\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|control_out\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[14\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[13\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[15\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899556022 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PipelinedDatapath:add_instance\|ROM128:rom_unit\|rom_data " "RAM logic \"PipelinedDatapath:add_instance\|ROM128:rom_unit\|rom_data\" is uninferred due to asynchronous read logic" {  } { { "ROM.vhd" "rom_data" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ROM.vhd" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1651899556081 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651899556081 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PipelinedDatapath:add_instance\|RAM:ram_unit\|RAM128_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PipelinedDatapath:add_instance\|RAM:ram_unit\|RAM128_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PipelinedDatapath:add_instance\|ROM128:rom_unit\|rom_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PipelinedDatapath:add_instance\|ROM128:rom_unit\|rom_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DUT.ram0_ROM128_b6a3b0fd.hdl.mif " "Parameter INIT_FILE set to db/DUT.ram0_ROM128_b6a3b0fd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|pc_plus_1_ID_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|pc_plus_1_ID_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 15 " "Parameter WIDTH set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|rf_load_OR_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|rf_load_OR_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 21 " "Parameter WIDTH set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899556265 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556265 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651899556265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0 " "Elaborated megafunction instantiation \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899556291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0 " "Instantiated megafunction \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556291 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651899556291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9381 " "Found entity 1: altsyncram_9381" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899556313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899556313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0 " "Elaborated megafunction instantiation \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899556355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0 " "Instantiated megafunction \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 15 " "Parameter \"WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556355 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651899556355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_lnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_lnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_lnl " "Found entity 1: shift_taps_lnl" {  } { { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899556375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899556375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0e81 " "Found entity 1: altsyncram_0e81" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899556397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899556397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899556417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899556417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899556436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899556436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PipelinedDatapath:add_instance\|ROM128:rom_unit\|altsyncram:rom_data_rtl_0 " "Elaborated megafunction instantiation \"PipelinedDatapath:add_instance\|ROM128:rom_unit\|altsyncram:rom_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899556439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PipelinedDatapath:add_instance\|ROM128:rom_unit\|altsyncram:rom_data_rtl_0 " "Instantiated megafunction \"PipelinedDatapath:add_instance\|ROM128:rom_unit\|altsyncram:rom_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DUT.ram0_ROM128_b6a3b0fd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DUT.ram0_ROM128_b6a3b0fd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556439 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651899556439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4c61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4c61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4c61 " "Found entity 1: altsyncram_4c61" {  } { { "db/altsyncram_4c61.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_4c61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899556460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899556460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0 " "Elaborated megafunction instantiation \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899556502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0 " "Instantiated megafunction \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 21 " "Parameter \"WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899556502 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651899556502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_86m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_86m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_86m " "Found entity 1: shift_taps_86m" {  } { { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899556522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899556522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rk31 " "Found entity 1: altsyncram_rk31" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899556543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899556543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899556563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899556563 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a4 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a4\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 161 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a5 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a5\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 191 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a6 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a6\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 221 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a7 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a7\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 251 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a8 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a8\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 281 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a9 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a9\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 311 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a10 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a10\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 341 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a11 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a11\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 371 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a12 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a12\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 401 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a13 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a13\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 431 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a14 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a14\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 461 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a15 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a15\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 491 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a16 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a16\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 521 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a17 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a17\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 551 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a18 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a18\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 581 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a19 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a19\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 611 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a20 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a20\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 641 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a0 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a0\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 39 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a1 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a1\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 69 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a2 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a2\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 99 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a3 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a3\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 129 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a4 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a4\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 159 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a5 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a5\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 189 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a6 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a6\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 219 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a7 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a7\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 249 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a8 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a8\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 279 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a9 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a9\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 309 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a10 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a10\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 339 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a11 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a11\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 369 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a12 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a12\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 399 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a13 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a13\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 429 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a14 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a14\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 459 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a0 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a1 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a2 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a3 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a4 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a5 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a6 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a7 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 184 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a8 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a9 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a10 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a11 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a12 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a13 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a14 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a15 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 352 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899556582 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651899556582 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651899556582 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651899556902 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651899557298 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651899557381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899557381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "561 " "Implemented 561 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651899557430 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651899557430 ""} { "Info" "ICUT_CUT_TM_LCELLS" "531 " "Implemented 531 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651899557430 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651899557430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651899557430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651899557443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  7 10:29:17 2022 " "Processing ended: Sat May  7 10:29:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651899557443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651899557443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651899557443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899557443 ""}
