// Seed: 936257989
module module_0 (
    output logic id_0,
    input supply1 id_1
    , id_7,
    input wor id_2,
    input wor id_3,
    output tri0 id_4,
    input tri1 id_5
);
  assign id_7 = 1;
  localparam id_8 = 1;
  always id_0 <= -1;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    output wire  id_3,
    input  tri   id_4,
    output uwire id_5,
    input  tri1  id_6,
    output tri0  id_7,
    output logic id_8
);
  localparam id_10 = 1;
  initial if (-1) #1 @* id_8 <= id_4;
  localparam id_11 = ~|-1;
  wire id_12, id_13;
  assign id_0 = (-1'b0);
  module_0 modCall_1 (
      id_8,
      id_4,
      id_1,
      id_4,
      id_7,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
