Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Sep 25 21:44:36 2025
| Host         : Kartik-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file xab_mult_complete_timing_summary_routed.rpt -pb xab_mult_complete_timing_summary_routed.pb -rpx xab_mult_complete_timing_summary_routed.rpx -warn_on_violation
| Design       : xab_mult_complete
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.554        0.000                      0                  169        0.202        0.000                      0                  169        9.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                15.554        0.000                      0                  169        0.202        0.000                      0                  169        9.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack       15.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.554ns  (required time - arrival time)
  Source:                 mult_core/b_msb_orig_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_xa/data_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Clk rise@20.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.076ns (24.181%)  route 3.374ns (75.819%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 24.831 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    mult_core/CLK
    SLICE_X4Y86          FDRE                                         r  mult_core/b_msb_orig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  mult_core/b_msb_orig_reg/Q
                         net (fo=8, routed)           0.869     6.450    mult_core/u_xa/b_msb_orig
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  mult_core/u_xa/data_q[7]_i_8/O
                         net (fo=11, routed)          0.690     7.265    mult_core/u_xa/data_q[7]_i_8_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.389 f  mult_core/u_xa/data_q[2]_i_3/O
                         net (fo=4, routed)           0.745     8.134    mult_core/u_xa/data_q[2]_i_3_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.258 f  mult_core/u_xa/data_q[8]_i_8/O
                         net (fo=1, routed)           0.452     8.710    mult_core/u_xa/data_q[8]_i_8_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I3_O)        0.124     8.834 r  mult_core/u_xa/data_q[8]_i_3/O
                         net (fo=1, routed)           0.618     9.452    mult_core/u_xa/data_q[8]_i_3_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.124     9.576 r  mult_core/u_xa/data_q[8]_i_2/O
                         net (fo=1, routed)           0.000     9.576    mult_core/u_xa/xa_d[8]
    SLICE_X2Y83          FDRE                                         r  mult_core/u_xa/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502    24.831    mult_core/u_xa/CLK
    SLICE_X2Y83          FDRE                                         r  mult_core/u_xa/data_q_reg[8]/C
                         clock pessimism              0.257    25.088    
                         clock uncertainty           -0.035    25.052    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)        0.077    25.129    mult_core/u_xa/data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         25.129    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                 15.554    

Slack (MET) :             15.678ns  (required time - arrival time)
  Source:                 mult_core/b_msb_orig_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_xa/data_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Clk rise@20.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.076ns (25.072%)  route 3.216ns (74.928%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 24.830 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    mult_core/CLK
    SLICE_X4Y86          FDRE                                         r  mult_core/b_msb_orig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  mult_core/b_msb_orig_reg/Q
                         net (fo=8, routed)           0.869     6.450    mult_core/u_xa/b_msb_orig
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  mult_core/u_xa/data_q[7]_i_8/O
                         net (fo=11, routed)          0.690     7.265    mult_core/u_xa/data_q[7]_i_8_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.389 r  mult_core/u_xa/data_q[2]_i_3/O
                         net (fo=4, routed)           0.587     7.976    mult_core/u_xa/data_q[2]_i_3_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.100 r  mult_core/u_xa/data_q[3]_i_3/O
                         net (fo=1, routed)           0.402     8.502    mult_core/u_xa/data_q[3]_i_3_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.124     8.626 r  mult_core/u_xa/data_q[3]_i_2/O
                         net (fo=1, routed)           0.667     9.293    mult_core/u_xa/data_q[3]_i_2_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.124     9.417 r  mult_core/u_xa/data_q[3]_i_1/O
                         net (fo=1, routed)           0.000     9.417    mult_core/u_xa/xa_d[3]
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.501    24.830    mult_core/u_xa/CLK
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[3]/C
                         clock pessimism              0.270    25.100    
                         clock uncertainty           -0.035    25.064    
    SLICE_X5Y84          FDRE (Setup_fdre_C_D)        0.031    25.095    mult_core/u_xa/data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         25.095    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                 15.678    

Slack (MET) :             15.689ns  (required time - arrival time)
  Source:                 mult_core/b_msb_orig_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_xa/data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Clk rise@20.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.276ns (29.807%)  route 3.005ns (70.193%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 24.830 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    mult_core/CLK
    SLICE_X4Y86          FDRE                                         r  mult_core/b_msb_orig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  mult_core/b_msb_orig_reg/Q
                         net (fo=8, routed)           0.869     6.450    mult_core/u_xa/b_msb_orig
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  mult_core/u_xa/data_q[7]_i_8/O
                         net (fo=11, routed)          0.690     7.265    mult_core/u_xa/data_q[7]_i_8_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.389 r  mult_core/u_xa/data_q[2]_i_3/O
                         net (fo=4, routed)           0.583     7.972    mult_core/u_xa/data_q[2]_i_3_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.096 r  mult_core/u_xa/data_q[7]_i_7/O
                         net (fo=3, routed)           0.434     8.530    mult_core/u_xa/data_q[7]_i_7_n_0
    SLICE_X6Y82          LUT5 (Prop_lut5_I4_O)        0.117     8.647 r  mult_core/u_xa/data_q[5]_i_2/O
                         net (fo=1, routed)           0.429     9.076    mult_core/u_xa/data_q[5]_i_2_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.331     9.407 r  mult_core/u_xa/data_q[5]_i_1/O
                         net (fo=1, routed)           0.000     9.407    mult_core/u_xa/xa_d[5]
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.501    24.830    mult_core/u_xa/CLK
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[5]/C
                         clock pessimism              0.270    25.100    
                         clock uncertainty           -0.035    25.064    
    SLICE_X5Y84          FDRE (Setup_fdre_C_D)        0.031    25.095    mult_core/u_xa/data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         25.095    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                 15.689    

Slack (MET) :             15.816ns  (required time - arrival time)
  Source:                 mult_core/b_msb_orig_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_xa/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Clk rise@20.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.148ns (27.650%)  route 3.004ns (72.350%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 24.830 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    mult_core/CLK
    SLICE_X4Y86          FDRE                                         r  mult_core/b_msb_orig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  mult_core/b_msb_orig_reg/Q
                         net (fo=8, routed)           0.869     6.450    mult_core/u_xa/b_msb_orig
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  mult_core/u_xa/data_q[7]_i_8/O
                         net (fo=11, routed)          0.690     7.265    mult_core/u_xa/data_q[7]_i_8_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.389 r  mult_core/u_xa/data_q[2]_i_3/O
                         net (fo=4, routed)           0.587     7.976    mult_core/u_xa/data_q[2]_i_3_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.118     8.094 f  mult_core/u_xa/data_q[2]_i_2/O
                         net (fo=1, routed)           0.858     8.952    mult_core/u_xa/data_q[2]_i_2_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.326     9.278 r  mult_core/u_xa/data_q[2]_i_1/O
                         net (fo=1, routed)           0.000     9.278    mult_core/u_xa/xa_d[2]
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.501    24.830    mult_core/u_xa/CLK
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[2]/C
                         clock pessimism              0.270    25.100    
                         clock uncertainty           -0.035    25.064    
    SLICE_X5Y84          FDRE (Setup_fdre_C_D)        0.029    25.093    mult_core/u_xa/data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         25.093    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 15.816    

Slack (MET) :             16.054ns  (required time - arrival time)
  Source:                 mult_core/b_msb_orig_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_xa/data_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Clk rise@20.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.076ns (27.185%)  route 2.882ns (72.815%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 24.826 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    mult_core/CLK
    SLICE_X4Y86          FDRE                                         r  mult_core/b_msb_orig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  mult_core/b_msb_orig_reg/Q
                         net (fo=8, routed)           0.869     6.450    mult_core/u_xa/b_msb_orig
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  mult_core/u_xa/data_q[7]_i_8/O
                         net (fo=11, routed)          0.690     7.265    mult_core/u_xa/data_q[7]_i_8_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.389 r  mult_core/u_xa/data_q[2]_i_3/O
                         net (fo=4, routed)           0.583     7.972    mult_core/u_xa/data_q[2]_i_3_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.096 r  mult_core/u_xa/data_q[7]_i_7/O
                         net (fo=3, routed)           0.434     8.530    mult_core/u_xa/data_q[7]_i_7_n_0
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.124     8.654 r  mult_core/u_xa/data_q[4]_i_2/O
                         net (fo=1, routed)           0.306     8.960    mult_core/u_xa/data_q[4]_i_2_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  mult_core/u_xa/data_q[4]_i_1/O
                         net (fo=1, routed)           0.000     9.084    mult_core/u_xa/xa_d[4]
    SLICE_X6Y81          FDRE                                         r  mult_core/u_xa/data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.497    24.826    mult_core/u_xa/CLK
    SLICE_X6Y81          FDRE                                         r  mult_core/u_xa/data_q_reg[4]/C
                         clock pessimism              0.270    25.096    
                         clock uncertainty           -0.035    25.060    
    SLICE_X6Y81          FDRE (Setup_fdre_C_D)        0.077    25.137    mult_core/u_xa/data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         25.137    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                 16.054    

Slack (MET) :             16.128ns  (required time - arrival time)
  Source:                 mult_core/b_msb_orig_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_xa/data_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Clk rise@20.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 1.076ns (28.113%)  route 2.751ns (71.887%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 24.831 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    mult_core/CLK
    SLICE_X4Y86          FDRE                                         r  mult_core/b_msb_orig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  mult_core/b_msb_orig_reg/Q
                         net (fo=8, routed)           0.869     6.450    mult_core/u_xa/b_msb_orig
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  mult_core/u_xa/data_q[7]_i_8/O
                         net (fo=11, routed)          0.690     7.265    mult_core/u_xa/data_q[7]_i_8_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.389 f  mult_core/u_xa/data_q[2]_i_3/O
                         net (fo=4, routed)           0.583     7.972    mult_core/u_xa/data_q[2]_i_3_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.096 f  mult_core/u_xa/data_q[7]_i_7/O
                         net (fo=3, routed)           0.294     8.390    mult_core/u_xa/data_q[7]_i_7_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.514 r  mult_core/u_xa/data_q[7]_i_3/O
                         net (fo=2, routed)           0.315     8.829    mult_core/u_xa/data_q[7]_i_3_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.953 r  mult_core/u_xa/data_q[6]_i_1/O
                         net (fo=1, routed)           0.000     8.953    mult_core/u_xa/xa_d[6]
    SLICE_X3Y83          FDRE                                         r  mult_core/u_xa/data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502    24.831    mult_core/u_xa/CLK
    SLICE_X3Y83          FDRE                                         r  mult_core/u_xa/data_q_reg[6]/C
                         clock pessimism              0.257    25.088    
                         clock uncertainty           -0.035    25.052    
    SLICE_X3Y83          FDRE (Setup_fdre_C_D)        0.029    25.081    mult_core/u_xa/data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         25.081    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                 16.128    

Slack (MET) :             16.133ns  (required time - arrival time)
  Source:                 mult_core/b_msb_orig_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_xa/data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Clk rise@20.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 1.076ns (28.135%)  route 2.748ns (71.865%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 24.831 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    mult_core/CLK
    SLICE_X4Y86          FDRE                                         r  mult_core/b_msb_orig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  mult_core/b_msb_orig_reg/Q
                         net (fo=8, routed)           0.869     6.450    mult_core/u_xa/b_msb_orig
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  mult_core/u_xa/data_q[7]_i_8/O
                         net (fo=11, routed)          0.690     7.265    mult_core/u_xa/data_q[7]_i_8_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.389 f  mult_core/u_xa/data_q[2]_i_3/O
                         net (fo=4, routed)           0.583     7.972    mult_core/u_xa/data_q[2]_i_3_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.096 f  mult_core/u_xa/data_q[7]_i_7/O
                         net (fo=3, routed)           0.294     8.390    mult_core/u_xa/data_q[7]_i_7_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.514 r  mult_core/u_xa/data_q[7]_i_3/O
                         net (fo=2, routed)           0.312     8.826    mult_core/u_xa/data_q[7]_i_3_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.124     8.950 r  mult_core/u_xa/data_q[7]_i_1/O
                         net (fo=1, routed)           0.000     8.950    mult_core/u_xa/xa_d[7]
    SLICE_X3Y83          FDRE                                         r  mult_core/u_xa/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502    24.831    mult_core/u_xa/CLK
    SLICE_X3Y83          FDRE                                         r  mult_core/u_xa/data_q_reg[7]/C
                         clock pessimism              0.257    25.088    
                         clock uncertainty           -0.035    25.052    
    SLICE_X3Y83          FDRE (Setup_fdre_C_D)        0.031    25.083    mult_core/u_xa/data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         25.083    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                 16.133    

Slack (MET) :             16.287ns  (required time - arrival time)
  Source:                 mult_core/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_xa/data_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Clk rise@20.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.606ns (18.804%)  route 2.617ns (81.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 24.830 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    mult_core/CLK
    SLICE_X5Y86          FDRE                                         r  mult_core/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  mult_core/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          1.498     7.080    mult_core/u_rst_release/Q[0]
    SLICE_X6Y82          LUT3 (Prop_lut3_I2_O)        0.150     7.230 r  mult_core/u_rst_release/data_q[8]_i_1/O
                         net (fo=9, routed)           1.119     8.349    mult_core/u_xa/xa_load
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.501    24.830    mult_core/u_xa/CLK
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[2]/C
                         clock pessimism              0.270    25.100    
                         clock uncertainty           -0.035    25.064    
    SLICE_X5Y84          FDRE (Setup_fdre_C_CE)      -0.429    24.635    mult_core/u_xa/data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         24.635    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                 16.287    

Slack (MET) :             16.287ns  (required time - arrival time)
  Source:                 mult_core/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_xa/data_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Clk rise@20.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.606ns (18.804%)  route 2.617ns (81.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 24.830 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    mult_core/CLK
    SLICE_X5Y86          FDRE                                         r  mult_core/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  mult_core/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          1.498     7.080    mult_core/u_rst_release/Q[0]
    SLICE_X6Y82          LUT3 (Prop_lut3_I2_O)        0.150     7.230 r  mult_core/u_rst_release/data_q[8]_i_1/O
                         net (fo=9, routed)           1.119     8.349    mult_core/u_xa/xa_load
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.501    24.830    mult_core/u_xa/CLK
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[3]/C
                         clock pessimism              0.270    25.100    
                         clock uncertainty           -0.035    25.064    
    SLICE_X5Y84          FDRE (Setup_fdre_C_CE)      -0.429    24.635    mult_core/u_xa/data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         24.635    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                 16.287    

Slack (MET) :             16.287ns  (required time - arrival time)
  Source:                 mult_core/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_xa/data_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Clk rise@20.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.606ns (18.804%)  route 2.617ns (81.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 24.830 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    mult_core/CLK
    SLICE_X5Y86          FDRE                                         r  mult_core/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  mult_core/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          1.498     7.080    mult_core/u_rst_release/Q[0]
    SLICE_X6Y82          LUT3 (Prop_lut3_I2_O)        0.150     7.230 r  mult_core/u_rst_release/data_q[8]_i_1/O
                         net (fo=9, routed)           1.119     8.349    mult_core/u_xa/xa_load
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.501    24.830    mult_core/u_xa/CLK
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[5]/C
                         clock pessimism              0.270    25.100    
                         clock uncertainty           -0.035    25.064    
    SLICE_X5Y84          FDRE (Setup_fdre_C_CE)      -0.429    24.635    mult_core/u_xa/data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         24.635    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                 16.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mult_core/u_db_rst/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_db_rst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.582     1.450    mult_core/u_db_rst/CLK
    SLICE_X5Y79          FDRE                                         r  mult_core/u_db_rst/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  mult_core/u_db_rst/ff1_reg/Q
                         net (fo=3, routed)           0.120     1.712    mult_core/u_db_rst/ff1
    SLICE_X4Y79          LUT4 (Prop_lut4_I2_O)        0.045     1.757 r  mult_core/u_db_rst/q_i_1/O
                         net (fo=1, routed)           0.000     1.757    mult_core/u_db_rst/q_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  mult_core/u_db_rst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.850     1.964    mult_core/u_db_rst/CLK
    SLICE_X4Y79          FDRE                                         r  mult_core/u_db_rst/q_reg/C
                         clock pessimism             -0.501     1.463    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.091     1.554    mult_core/u_db_rst/q_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 mult_core/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/b_msb_orig_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    mult_core/CLK
    SLICE_X5Y86          FDRE                                         r  mult_core/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  mult_core/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.132     1.729    mult_core/u_b/b_msb_orig_reg[0]
    SLICE_X4Y86          LUT5 (Prop_lut5_I2_O)        0.045     1.774 r  mult_core/u_b/b_msb_orig_i_1/O
                         net (fo=1, routed)           0.000     1.774    mult_core/u_b_n_21
    SLICE_X4Y86          FDRE                                         r  mult_core/b_msb_orig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.970    mult_core/CLK
    SLICE_X4Y86          FDRE                                         r  mult_core/b_msb_orig_reg/C
                         clock pessimism             -0.502     1.468    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.091     1.559    mult_core/b_msb_orig_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mult_core/u_db_run/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_db_run/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.680%)  route 0.148ns (44.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    mult_core/u_db_run/CLK
    SLICE_X5Y86          FDRE                                         r  mult_core/u_db_run/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  mult_core/u_db_run/ff2_reg/Q
                         net (fo=2, routed)           0.148     1.744    mult_core/u_db_run/ff2
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.045     1.789 r  mult_core/u_db_run/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.789    mult_core/u_db_run/q_i_1__0_n_0
    SLICE_X4Y86          FDRE                                         r  mult_core/u_db_run/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.970    mult_core/u_db_run/CLK
    SLICE_X4Y86          FDRE                                         r  mult_core/u_db_run/q_reg/C
                         clock pessimism             -0.502     1.468    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.092     1.560    mult_core/u_db_run/q_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mult_core/u_xa/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_xa/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.089%)  route 0.128ns (37.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    mult_core/u_xa/CLK
    SLICE_X2Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.621 r  mult_core/u_xa/data_q_reg[1]/Q
                         net (fo=12, routed)          0.128     1.749    mult_core/u_xa/data_q_reg[1]_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.794 r  mult_core/u_xa/data_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    mult_core/u_xa/xa_d[0]
    SLICE_X3Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.857     1.971    mult_core/u_xa/CLK
    SLICE_X3Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[0]/C
                         clock pessimism             -0.501     1.470    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.091     1.561    mult_core/u_xa/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mult_core/u_run_release/out_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.629%)  route 0.154ns (45.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    mult_core/u_run_release/CLK
    SLICE_X4Y86          FDRE                                         r  mult_core/u_run_release/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.596 f  mult_core/u_run_release/out_reg/Q
                         net (fo=6, routed)           0.154     1.751    mult_core/run_released
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  mult_core/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    mult_core/count[1]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  mult_core/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.970    mult_core/CLK
    SLICE_X4Y85          FDRE                                         r  mult_core/count_reg[1]/C
                         clock pessimism             -0.500     1.470    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.092     1.562    mult_core/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mult_core/u_xa/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_xa/data_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    mult_core/u_xa/CLK
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  mult_core/u_xa/data_q_reg[3]/Q
                         net (fo=13, routed)          0.145     1.742    mult_core/u_xa/data_q_reg[3]_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.045     1.787 r  mult_core/u_xa/data_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.787    mult_core/u_xa/xa_d[3]
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.969    mult_core/u_xa/CLK
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[3]/C
                         clock pessimism             -0.514     1.455    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.092     1.547    mult_core/u_xa/data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 mult_core/u_xa/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_xa/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.944%)  route 0.146ns (44.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    mult_core/u_xa/CLK
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  mult_core/u_xa/data_q_reg[3]/Q
                         net (fo=13, routed)          0.146     1.743    mult_core/u_xa/data_q_reg[3]_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  mult_core/u_xa/data_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    mult_core/u_xa/xa_d[2]
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.969    mult_core/u_xa/CLK
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[2]/C
                         clock pessimism             -0.514     1.455    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.091     1.546    mult_core/u_xa/data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 mult_core/u_b/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_b/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.728%)  route 0.212ns (53.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    mult_core/u_b/CLK
    SLICE_X1Y82          FDRE                                         r  mult_core/u_b/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  mult_core/u_b/data_q_reg[1]/Q
                         net (fo=10, routed)          0.212     1.808    mult_core/u_b/data_q_reg[1]_0
    SLICE_X6Y82          LUT5 (Prop_lut5_I4_O)        0.045     1.853 r  mult_core/u_b/data_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.853    mult_core/u_b/b_d[0]
    SLICE_X6Y82          FDRE                                         r  mult_core/u_b/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.967    mult_core/u_b/CLK
    SLICE_X6Y82          FDRE                                         r  mult_core/u_b/data_q_reg[0]/C
                         clock pessimism             -0.479     1.488    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.120     1.608    mult_core/u_b/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mult_core/u_db_rst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_db_rst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.584     1.452    mult_core/u_db_rst/CLK
    SLICE_X5Y81          FDRE                                         r  mult_core/u_db_rst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  mult_core/u_db_rst/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.702    mult_core/u_db_rst/counter_reg_n_0_[7]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  mult_core/u_db_rst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    mult_core/u_db_rst/counter_reg[4]_i_1_n_4
    SLICE_X5Y81          FDRE                                         r  mult_core/u_db_rst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.966    mult_core/u_db_rst/CLK
    SLICE_X5Y81          FDRE                                         r  mult_core/u_db_rst/counter_reg[7]/C
                         clock pessimism             -0.514     1.452    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.105     1.557    mult_core/u_db_rst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mult_core/u_db_run/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_core/u_db_run/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    mult_core/u_db_run/CLK
    SLICE_X5Y88          FDRE                                         r  mult_core/u_db_run/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  mult_core/u_db_run/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.707    mult_core/u_db_run/counter_reg_n_0_[3]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  mult_core/u_db_run/counter_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.815    mult_core/u_db_run/counter_reg[0]_i_3__0_n_4
    SLICE_X5Y88          FDRE                                         r  mult_core/u_db_run/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.860     1.973    mult_core/u_db_run/CLK
    SLICE_X5Y88          FDRE                                         r  mult_core/u_db_run/counter_reg[3]/C
                         clock pessimism             -0.516     1.457    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.105     1.562    mult_core/u_db_run/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y76    hex_display/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y78    hex_display/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y78    hex_display/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y79    hex_display/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y79    hex_display/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y79    hex_display/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y79    hex_display/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y80    hex_display/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y76    hex_display/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    hex_display/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    hex_display/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y78    hex_display/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y78    hex_display/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y78    hex_display/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y78    hex_display/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y79    hex_display/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y79    hex_display/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y79    hex_display/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y79    hex_display/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    hex_display/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    hex_display/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y78    hex_display/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y78    hex_display/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y78    hex_display/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y78    hex_display/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y79    hex_display/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y79    hex_display/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y79    hex_display/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y79    hex_display/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.879ns  (logic 5.159ns (34.672%)  route 9.720ns (65.328%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          4.149     5.466    hex_display/Reset_Load_Clear_IBUF
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.116     5.582 f  hex_display/hex_segA_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           1.127     6.709    mult_core/u_xa/hex_segA_OBUF[6]_inst_i_4
    SLICE_X0Y82          LUT5 (Prop_lut5_I0_O)        0.356     7.065 f  mult_core/u_xa/hex_segA_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.432     7.497    mult_core/u_b/hex_segA_OBUF[6]_inst_i_1_1
    SLICE_X4Y82          LUT6 (Prop_lut6_I5_O)        0.332     7.829 f  mult_core/u_b/hex_segA_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.488     8.317    mult_core/u_b/hex_segA_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I5_O)        0.124     8.441 r  mult_core/u_b/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.523    11.965    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    14.879 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.879    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.784ns  (logic 5.154ns (34.860%)  route 9.630ns (65.140%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          4.149     5.466    hex_display/Reset_Load_Clear_IBUF
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.116     5.582 f  hex_display/hex_segA_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.468     6.050    mult_core/u_xa/hex_segA_OBUF[6]_inst_i_4
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.357     6.407 f  mult_core/u_xa/hex_segA_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.666     7.072    mult_core/u_b/hex_segA_OBUF[2]_inst_i_1_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I5_O)        0.331     7.403 f  mult_core/u_b/hex_segA_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.813     8.216    mult_core/u_b/hex_segA_OBUF[2]_inst_i_4_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     8.340 r  mult_core/u_b/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.535    11.875    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    14.784 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.784    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.066ns  (logic 4.991ns (35.483%)  route 9.075ns (64.517%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          4.149     5.466    hex_display/Reset_Load_Clear_IBUF
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.124     5.590 f  hex_display/hex_segA_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.689     6.279    mult_core/u_xa/hex_segA_OBUF[4]_inst_i_4
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.156     6.435 f  mult_core/u_xa/hex_segA_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.316     6.751    mult_core/u_b/hex_segA_OBUF[4]_inst_i_1_1
    SLICE_X2Y81          LUT6 (Prop_lut6_I5_O)        0.355     7.106 f  mult_core/u_b/hex_segA_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.282     7.388    mult_core/u_b/hex_segA_OBUF[4]_inst_i_4_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.512 r  mult_core/u_b/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.639    11.151    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    14.066 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.066    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.005ns  (logic 4.913ns (35.080%)  route 9.092ns (64.920%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          4.149     5.466    hex_display/Reset_Load_Clear_IBUF
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.116     5.582 f  hex_display/hex_segA_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           1.127     6.709    mult_core/u_xa/hex_segA_OBUF[6]_inst_i_4
    SLICE_X0Y82          LUT5 (Prop_lut5_I0_O)        0.328     7.037 f  mult_core/u_xa/hex_segA_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.158     7.195    mult_core/u_b/hex_segA_OBUF[5]_inst_i_1_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.319 f  mult_core/u_b/hex_segA_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.452     7.771    mult_core/u_b/hex_segA_OBUF[5]_inst_i_4_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  mult_core/u_b/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.206    11.101    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    14.005 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.005    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.763ns  (logic 4.926ns (35.789%)  route 8.838ns (64.211%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          4.149     5.466    hex_display/Reset_Load_Clear_IBUF
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.116     5.582 f  hex_display/hex_segA_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.468     6.050    mult_core/u_xa/hex_segA_OBUF[6]_inst_i_4
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.328     6.378 f  mult_core/u_xa/hex_segA_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.656     7.034    mult_core/u_b/hex_segA_OBUF[1]_inst_i_1_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.158 f  mult_core/u_b/hex_segA_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.151     7.309    mult_core/u_b/hex_segA_OBUF[1]_inst_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.433 r  mult_core/u_b/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.413    10.846    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    13.763 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.763    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_gridA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.299ns  (logic 4.341ns (35.295%)  route 7.958ns (64.705%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          3.896     5.212    hex_display/Reset_Load_Clear_IBUF
    SLICE_X4Y80          LUT3 (Prop_lut3_I0_O)        0.124     5.336 r  hex_display/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.062     9.398    hex_gridA_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900    12.299 r  hex_gridA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.299    hex_gridA[1]
    H6                                                                r  hex_gridA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.164ns  (logic 4.348ns (35.746%)  route 7.816ns (64.254%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          4.236     5.552    mult_core/u_b/Reset_Load_Clear_IBUF
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     5.676 r  mult_core/u_b/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.581     9.257    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    12.164 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.164    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.101ns  (logic 4.551ns (37.606%)  route 7.550ns (62.394%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          3.829     5.145    hex_display/Reset_Load_Clear_IBUF
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.119     5.264 r  hex_display/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.722     8.986    hex_gridA_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.115    12.101 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.101    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.027ns  (logic 4.585ns (38.121%)  route 7.442ns (61.879%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          3.896     5.212    hex_display/Reset_Load_Clear_IBUF
    SLICE_X4Y80          LUT3 (Prop_lut3_I0_O)        0.150     5.362 r  hex_display/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.547     8.909    hex_gridA_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.118    12.027 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.027    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_gridA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.939ns  (logic 4.352ns (36.453%)  route 7.587ns (63.547%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          4.055     5.371    hex_display/Reset_Load_Clear_IBUF
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.124     5.495 r  hex_display/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.532     9.027    hex_gridA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         2.911    11.939 r  hex_gridA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.939    hex_gridA[2]
    C3                                                                r  hex_gridA[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.431ns  (logic 1.602ns (36.159%)  route 2.829ns (63.841%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          1.887     2.280    mult_core/u_b/Reset_Load_Clear_IBUF
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.045     2.325 r  mult_core/u_b/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.942     3.268    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.164     4.431 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.431    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_gridA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.671ns  (logic 1.614ns (34.557%)  route 3.057ns (65.443%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          1.833     2.226    hex_display/Reset_Load_Clear_IBUF
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.045     2.271 r  hex_display/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.224     3.495    hex_gridA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.175     4.671 r  hex_gridA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.671    hex_gridA[2]
    C3                                                                r  hex_gridA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.682ns  (logic 1.678ns (35.835%)  route 3.004ns (64.165%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          1.760     2.153    hex_display/Reset_Load_Clear_IBUF
    SLICE_X4Y80          LUT3 (Prop_lut3_I0_O)        0.042     2.195 r  hex_display/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.245     3.440    hex_gridA_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.242     4.682 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.682    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.726ns  (logic 1.618ns (34.238%)  route 3.108ns (65.762%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          1.806     2.200    mult_core/u_b/Reset_Load_Clear_IBUF
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.045     2.245 r  mult_core/u_b/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.302     3.547    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         1.180     4.726 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.726    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.755ns  (logic 1.681ns (35.346%)  route 3.074ns (64.654%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          1.762     2.155    hex_display/Reset_Load_Clear_IBUF
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.049     2.204 r  hex_display/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.313     3.517    hex_gridA_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.238     4.755 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.755    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.789ns  (logic 1.610ns (33.623%)  route 3.179ns (66.377%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          1.901     2.294    mult_core/u_b/Reset_Load_Clear_IBUF
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.045     2.339 r  mult_core/u_b/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.279     3.618    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         1.172     4.789 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.789    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.859ns  (logic 1.612ns (33.165%)  route 3.248ns (66.835%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          1.995     2.389    mult_core/u_b/Reset_Load_Clear_IBUF
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.045     2.434 r  mult_core/u_b/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.253     3.686    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         1.173     4.859 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.859    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_gridA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.862ns  (logic 1.603ns (32.972%)  route 3.259ns (67.028%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          1.760     2.153    hex_display/Reset_Load_Clear_IBUF
    SLICE_X4Y80          LUT3 (Prop_lut3_I0_O)        0.045     2.198 r  hex_display/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.499     3.698    hex_gridA_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     4.862 r  hex_gridA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.862    hex_gridA[1]
    H6                                                                r  hex_gridA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.879ns  (logic 1.607ns (32.940%)  route 3.272ns (67.060%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          2.200     2.594    mult_core/u_b/Reset_Load_Clear_IBUF
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.045     2.639 r  mult_core/u_b/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.072     3.711    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.169     4.879 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.879    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.882ns  (logic 1.617ns (33.115%)  route 3.266ns (66.885%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          2.032     2.426    mult_core/u_b/Reset_Load_Clear_IBUF
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.045     2.471 r  mult_core/u_b/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.233     3.704    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.178     4.882 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.882    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.012ns  (logic 4.394ns (39.904%)  route 6.618ns (60.096%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.613     5.121    hex_display/CLK
    SLICE_X2Y79          FDRE                                         r  hex_display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.639 f  hex_display/counter_reg[15]/Q
                         net (fo=20, routed)          1.047     6.686    hex_display/p_0_in[0]
    SLICE_X2Y82          LUT3 (Prop_lut3_I1_O)        0.150     6.836 f  hex_display/hex_segA_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           1.127     7.963    mult_core/u_xa/hex_segA_OBUF[6]_inst_i_4
    SLICE_X0Y82          LUT5 (Prop_lut5_I0_O)        0.356     8.319 f  mult_core/u_xa/hex_segA_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.432     8.751    mult_core/u_b/hex_segA_OBUF[6]_inst_i_1_1
    SLICE_X4Y82          LUT6 (Prop_lut6_I5_O)        0.332     9.083 f  mult_core/u_b/hex_segA_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.488     9.571    mult_core/u_b/hex_segA_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I5_O)        0.124     9.695 r  mult_core/u_b/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.523    13.219    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    16.133 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.133    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.917ns  (logic 4.389ns (40.204%)  route 6.528ns (59.796%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.613     5.121    hex_display/CLK
    SLICE_X2Y79          FDRE                                         r  hex_display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.639 f  hex_display/counter_reg[15]/Q
                         net (fo=20, routed)          1.047     6.686    hex_display/p_0_in[0]
    SLICE_X2Y82          LUT3 (Prop_lut3_I1_O)        0.150     6.836 f  hex_display/hex_segA_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.468     7.304    mult_core/u_xa/hex_segA_OBUF[6]_inst_i_4
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.357     7.661 f  mult_core/u_xa/hex_segA_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.666     8.326    mult_core/u_b/hex_segA_OBUF[2]_inst_i_1_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I5_O)        0.331     8.657 f  mult_core/u_b/hex_segA_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.813     9.470    mult_core/u_b/hex_segA_OBUF[2]_inst_i_4_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     9.594 r  mult_core/u_b/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.535    13.129    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    16.038 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.038    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_core/u_xa/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.265ns  (logic 3.850ns (37.500%)  route 6.416ns (62.499%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.616     5.124    mult_core/u_xa/CLK
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.580 f  mult_core/u_xa/data_q_reg[3]/Q
                         net (fo=13, routed)          2.119     7.699    mult_core/u_xa/data_q_reg[3]_0
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.152     7.851 r  mult_core/u_xa/hex_segA_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.658     8.509    mult_core/u_b/hex_segA[4]
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.326     8.835 r  mult_core/u_b/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.639    12.474    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    15.389 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.389    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.139ns  (logic 4.149ns (40.919%)  route 5.990ns (59.081%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.613     5.121    hex_display/CLK
    SLICE_X2Y79          FDRE                                         r  hex_display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.639 f  hex_display/counter_reg[15]/Q
                         net (fo=20, routed)          1.047     6.686    hex_display/p_0_in[0]
    SLICE_X2Y82          LUT3 (Prop_lut3_I1_O)        0.150     6.836 f  hex_display/hex_segA_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           1.127     7.963    mult_core/u_xa/hex_segA_OBUF[6]_inst_i_4
    SLICE_X0Y82          LUT5 (Prop_lut5_I0_O)        0.328     8.291 f  mult_core/u_xa/hex_segA_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.158     8.449    mult_core/u_b/hex_segA_OBUF[5]_inst_i_1_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     8.573 f  mult_core/u_b/hex_segA_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.452     9.025    mult_core/u_b/hex_segA_OBUF[5]_inst_i_4_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.124     9.149 r  mult_core/u_b/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.206    12.355    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    15.259 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.259    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_core/u_xa/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.910ns  (logic 3.728ns (37.616%)  route 6.182ns (62.384%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.616     5.124    mult_core/u_xa/CLK
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  mult_core/u_xa/data_q_reg[3]/Q
                         net (fo=13, routed)          2.119     7.699    mult_core/u_xa/data_q_reg[3]_0
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.823 f  mult_core/u_xa/hex_segA_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.264     8.087    mult_core/u_b/hex_segA_OBUF[0]_inst_i_1_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I5_O)        0.124     8.211 f  mult_core/u_b/hex_segA_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.805     9.016    mult_core/u_b/hex_segA_OBUF[0]_inst_i_2_n_0
    SLICE_X4Y81          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  mult_core/u_b/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.994    12.134    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    15.034 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.034    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.897ns  (logic 4.161ns (42.048%)  route 5.735ns (57.952%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.613     5.121    hex_display/CLK
    SLICE_X2Y79          FDRE                                         r  hex_display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.639 f  hex_display/counter_reg[15]/Q
                         net (fo=20, routed)          1.047     6.686    hex_display/p_0_in[0]
    SLICE_X2Y82          LUT3 (Prop_lut3_I1_O)        0.150     6.836 f  hex_display/hex_segA_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.468     7.304    mult_core/u_xa/hex_segA_OBUF[6]_inst_i_4
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.328     7.632 f  mult_core/u_xa/hex_segA_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.656     8.288    mult_core/u_b/hex_segA_OBUF[1]_inst_i_1_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124     8.412 f  mult_core/u_b/hex_segA_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.151     8.563    mult_core/u_b/hex_segA_OBUF[1]_inst_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124     8.687 r  mult_core/u_b/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.413    12.100    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    15.017 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.017    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_core/u_xa/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.861ns  (logic 3.736ns (37.883%)  route 6.126ns (62.117%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.616     5.124    mult_core/u_xa/CLK
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  mult_core/u_xa/data_q_reg[3]/Q
                         net (fo=13, routed)          1.551     7.131    mult_core/u_xa/data_q_reg[3]_0
    SLICE_X1Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.255 f  mult_core/u_xa/hex_segA_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.582     7.837    mult_core/u_b/hex_segA_OBUF[3]_inst_i_1_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.961 f  mult_core/u_b/hex_segA_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.412     8.373    mult_core/u_b/hex_segA_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I0_O)        0.124     8.497 r  mult_core/u_b/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.581    12.077    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    14.985 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.985    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_display/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_gridA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.789ns  (logic 3.542ns (40.306%)  route 5.247ns (59.694%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614     5.122    hex_display/CLK
    SLICE_X2Y80          FDRE                                         r  hex_display/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 r  hex_display/counter_reg[16]/Q
                         net (fo=20, routed)          1.184     6.824    hex_display/p_0_in[1]
    SLICE_X4Y80          LUT3 (Prop_lut3_I2_O)        0.124     6.948 r  hex_display/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.062    11.010    hex_gridA_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900    13.911 r  hex_gridA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.911    hex_gridA[1]
    H6                                                                r  hex_gridA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_display/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.544ns  (logic 3.785ns (44.303%)  route 4.759ns (55.697%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614     5.122    hex_display/CLK
    SLICE_X2Y80          FDRE                                         r  hex_display/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 r  hex_display/counter_reg[16]/Q
                         net (fo=20, routed)          1.037     6.677    hex_display/p_0_in[1]
    SLICE_X4Y81          LUT3 (Prop_lut3_I1_O)        0.152     6.829 r  hex_display/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.722    10.551    hex_gridA_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.115    13.666 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.666    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_display/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.519ns  (logic 3.788ns (44.468%)  route 4.731ns (55.532%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614     5.122    hex_display/CLK
    SLICE_X2Y80          FDRE                                         r  hex_display/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 f  hex_display/counter_reg[16]/Q
                         net (fo=20, routed)          1.184     6.824    hex_display/p_0_in[1]
    SLICE_X4Y80          LUT3 (Prop_lut3_I2_O)        0.152     6.976 r  hex_display/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.547    10.523    hex_gridA_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.118    13.641 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.641    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mult_core/u_b/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Bval[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.359ns (75.325%)  route 0.445ns (24.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.453    mult_core/u_b/CLK
    SLICE_X3Y80          FDRE                                         r  mult_core/u_b/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  mult_core/u_b/data_q_reg[2]/Q
                         net (fo=10, routed)          0.445     2.040    Bval_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         1.218     3.258 r  Bval_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.258    Bval[2]
    D14                                                               r  Bval[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_core/u_b/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Bval[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.356ns (75.138%)  route 0.449ns (24.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    mult_core/u_b/CLK
    SLICE_X1Y82          FDRE                                         r  mult_core/u_b/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  mult_core/u_b/data_q_reg[1]/Q
                         net (fo=10, routed)          0.449     2.045    Bval_OBUF[1]
    C14                  OBUF (Prop_obuf_I_O)         1.215     3.260 r  Bval_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.260    Bval[1]
    C14                                                               r  Bval[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_core/u_xa/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.388ns (76.431%)  route 0.428ns (23.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    mult_core/u_xa/CLK
    SLICE_X3Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  mult_core/u_xa/data_q_reg[0]/Q
                         net (fo=13, routed)          0.428     2.026    Aval_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         1.247     3.274 r  Aval_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.274    Aval[0]
    C17                                                               r  Aval[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_core/u_xa/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aval[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.389ns (75.760%)  route 0.444ns (24.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    mult_core/u_xa/CLK
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  mult_core/u_xa/data_q_reg[2]/Q
                         net (fo=14, routed)          0.444     2.041    Aval_OBUF[2]
    A17                  OBUF (Prop_obuf_I_O)         1.248     3.288 r  Aval_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.288    Aval[2]
    A17                                                               r  Aval[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_core/u_b/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Bval[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.367ns (74.195%)  route 0.475ns (25.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    mult_core/u_b/CLK
    SLICE_X1Y82          FDRE                                         r  mult_core/u_b/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  mult_core/u_b/data_q_reg[3]/Q
                         net (fo=10, routed)          0.475     2.072    Bval_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         1.226     3.297 r  Bval_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.297    Bval[3]
    D15                                                               r  Bval[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_core/u_b/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Bval[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.373ns (73.618%)  route 0.492ns (26.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.583     1.451    mult_core/u_b/CLK
    SLICE_X4Y80          FDRE                                         r  mult_core/u_b/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  mult_core/u_b/data_q_reg[6]/Q
                         net (fo=10, routed)          0.492     2.085    Bval_OBUF[6]
    E17                  OBUF (Prop_obuf_I_O)         1.232     3.317 r  Bval_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.317    Bval[6]
    E17                                                               r  Bval[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_core/u_xa/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aval[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.366ns (72.594%)  route 0.516ns (27.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    mult_core/u_xa/CLK
    SLICE_X5Y84          FDRE                                         r  mult_core/u_xa/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  mult_core/u_xa/data_q_reg[5]/Q
                         net (fo=13, routed)          0.516     2.112    Aval_OBUF[5]
    D18                  OBUF (Prop_obuf_I_O)         1.225     3.337 r  Aval_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.337    Aval[5]
    D18                                                               r  Aval[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_core/u_b/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Bval[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.411ns (74.539%)  route 0.482ns (25.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    mult_core/u_b/CLK
    SLICE_X2Y82          FDRE                                         r  mult_core/u_b/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.619 r  mult_core/u_b/data_q_reg[7]/Q
                         net (fo=11, routed)          0.482     2.101    Bval_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         1.247     3.348 r  Bval_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.348    Bval[7]
    D17                                                               r  Bval[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_core/u_b/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Bval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.384ns (72.336%)  route 0.529ns (27.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.453    mult_core/u_b/CLK
    SLICE_X6Y82          FDRE                                         r  mult_core/u_b/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.617 r  mult_core/u_b/data_q_reg[0]/Q
                         net (fo=26, routed)          0.529     2.147    Bval_OBUF[0]
    C13                  OBUF (Prop_obuf_I_O)         1.220     3.367 r  Bval_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.367    Bval[0]
    C13                                                               r  Bval[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_core/u_xa/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aval[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.394ns (70.432%)  route 0.585ns (29.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.584     1.452    mult_core/u_xa/CLK
    SLICE_X6Y81          FDRE                                         r  mult_core/u_xa/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.616 r  mult_core/u_xa/data_q_reg[4]/Q
                         net (fo=15, routed)          0.585     2.202    Aval_OBUF[4]
    C18                  OBUF (Prop_obuf_I_O)         1.230     3.432 r  Aval_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.432    Aval[4]
    C18                                                               r  Aval[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            mult_core/u_b/data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.610ns  (logic 1.451ns (25.865%)  route 4.159ns (74.135%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           4.159     5.486    mult_core/u_b/D[1]
    SLICE_X1Y82          LUT5 (Prop_lut5_I0_O)        0.124     5.610 r  mult_core/u_b/data_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.610    mult_core/u_b/b_d[1]
    SLICE_X1Y82          FDRE                                         r  mult_core/u_b/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.501     4.830    mult_core/u_b/CLK
    SLICE_X1Y82          FDRE                                         r  mult_core/u_b/data_q_reg[1]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            mult_core/u_b/data_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.425ns  (logic 1.474ns (27.176%)  route 3.950ns (72.824%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           3.950     5.301    mult_core/u_b/D[3]
    SLICE_X1Y82          LUT5 (Prop_lut5_I0_O)        0.124     5.425 r  mult_core/u_b/data_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.425    mult_core/u_b/b_d[3]
    SLICE_X1Y82          FDRE                                         r  mult_core/u_b/data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.501     4.830    mult_core/u_b/CLK
    SLICE_X1Y82          FDRE                                         r  mult_core/u_b/data_q_reg[3]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            mult_core/u_b/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.232ns  (logic 1.452ns (27.750%)  route 3.780ns (72.250%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  SW_IBUF[2]_inst/O
                         net (fo=2, routed)           3.780     5.108    mult_core/u_b/D[2]
    SLICE_X3Y80          LUT5 (Prop_lut5_I0_O)        0.124     5.232 r  mult_core/u_b/data_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.232    mult_core/u_b/b_d[2]
    SLICE_X3Y80          FDRE                                         r  mult_core/u_b/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.498     4.827    mult_core/u_b/CLK
    SLICE_X3Y80          FDRE                                         r  mult_core/u_b/data_q_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            mult_core/u_b/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.181ns  (logic 1.449ns (27.975%)  route 3.731ns (72.025%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           3.731     5.057    mult_core/u_b/D[0]
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.124     5.181 r  mult_core/u_b/data_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.181    mult_core/u_b/b_d[0]
    SLICE_X6Y82          FDRE                                         r  mult_core/u_b/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.499     4.828    mult_core/u_b/CLK
    SLICE_X6Y82          FDRE                                         r  mult_core/u_b/data_q_reg[0]/C

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_display/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.071ns  (logic 1.316ns (25.964%)  route 3.754ns (74.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          3.754     5.071    hex_display/Reset_Load_Clear_IBUF
    SLICE_X2Y80          FDRE                                         r  hex_display/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.498     4.827    hex_display/CLK
    SLICE_X2Y80          FDRE                                         r  hex_display/counter_reg[16]/C

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_display/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.932ns  (logic 1.316ns (26.692%)  route 3.616ns (73.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          3.616     4.932    hex_display/Reset_Load_Clear_IBUF
    SLICE_X2Y79          FDRE                                         r  hex_display/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.498     4.827    hex_display/CLK
    SLICE_X2Y79          FDRE                                         r  hex_display/counter_reg[12]/C

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_display/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.932ns  (logic 1.316ns (26.692%)  route 3.616ns (73.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          3.616     4.932    hex_display/Reset_Load_Clear_IBUF
    SLICE_X2Y79          FDRE                                         r  hex_display/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.498     4.827    hex_display/CLK
    SLICE_X2Y79          FDRE                                         r  hex_display/counter_reg[13]/C

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_display/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.932ns  (logic 1.316ns (26.692%)  route 3.616ns (73.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          3.616     4.932    hex_display/Reset_Load_Clear_IBUF
    SLICE_X2Y79          FDRE                                         r  hex_display/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.498     4.827    hex_display/CLK
    SLICE_X2Y79          FDRE                                         r  hex_display/counter_reg[14]/C

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_display/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.932ns  (logic 1.316ns (26.692%)  route 3.616ns (73.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          3.616     4.932    hex_display/Reset_Load_Clear_IBUF
    SLICE_X2Y79          FDRE                                         r  hex_display/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.498     4.827    hex_display/CLK
    SLICE_X2Y79          FDRE                                         r  hex_display/counter_reg[15]/C

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_display/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.921ns  (logic 1.316ns (26.751%)  route 3.605ns (73.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          3.605     4.921    hex_display/Reset_Load_Clear_IBUF
    SLICE_X2Y77          FDRE                                         r  hex_display/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.495     4.824    hex_display/CLK
    SLICE_X2Y77          FDRE                                         r  hex_display/counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            mult_core/s_stored_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.413ns (24.274%)  route 1.288ns (75.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  SW_IBUF[7]_inst/O
                         net (fo=2, routed)           1.288     1.701    mult_core/D[7]
    SLICE_X4Y82          FDRE                                         r  mult_core/s_stored_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.967    mult_core/CLK
    SLICE_X4Y82          FDRE                                         r  mult_core/s_stored_reg[7]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            mult_core/s_stored_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.402ns (22.033%)  route 1.421ns (77.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  SW_IBUF[4]_inst/O
                         net (fo=2, routed)           1.421     1.823    mult_core/D[4]
    SLICE_X4Y82          FDRE                                         r  mult_core/s_stored_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.967    mult_core/CLK
    SLICE_X4Y82          FDRE                                         r  mult_core/s_stored_reg[4]/C

Slack:                    inf
  Source:                 Run
                            (input port)
  Destination:            mult_core/u_db_run/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.863ns  (logic 0.399ns (21.394%)  route 1.464ns (78.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Run (IN)
                         net (fo=0)                   0.000     0.000    Run
    J1                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  Run_IBUF_inst/O
                         net (fo=1, routed)           1.464     1.863    mult_core/u_db_run/Run_IBUF
    SLICE_X8Y84          FDRE                                         r  mult_core/u_db_run/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.827     1.941    mult_core/u_db_run/CLK
    SLICE_X8Y84          FDRE                                         r  mult_core/u_db_run/ff1_reg/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            mult_core/s_stored_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.868ns  (logic 0.427ns (22.855%)  route 1.441ns (77.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           1.441     1.868    mult_core/D[3]
    SLICE_X4Y82          FDRE                                         r  mult_core/s_stored_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.967    mult_core/CLK
    SLICE_X4Y82          FDRE                                         r  mult_core/s_stored_reg[3]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            mult_core/u_b/data_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.447ns (23.895%)  route 1.423ns (76.105%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  SW_IBUF[4]_inst/O
                         net (fo=2, routed)           1.423     1.824    mult_core/u_b/D[4]
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.045     1.869 r  mult_core/u_b/data_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.869    mult_core/u_b/b_d[4]
    SLICE_X4Y80          FDRE                                         r  mult_core/u_b/data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.851     1.965    mult_core/u_b/CLK
    SLICE_X4Y80          FDRE                                         r  mult_core/u_b/data_q_reg[4]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            mult_core/s_stored_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.900ns  (logic 0.404ns (21.256%)  route 1.496ns (78.744%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           1.496     1.900    mult_core/D[1]
    SLICE_X3Y82          FDRE                                         r  mult_core/s_stored_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.969    mult_core/CLK
    SLICE_X3Y82          FDRE                                         r  mult_core/s_stored_reg[1]/C

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_display/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.926ns  (logic 0.394ns (20.436%)  route 1.532ns (79.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          1.532     1.926    hex_display/Reset_Load_Clear_IBUF
    SLICE_X2Y76          FDRE                                         r  hex_display/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.848     1.962    hex_display/CLK
    SLICE_X2Y76          FDRE                                         r  hex_display/counter_reg[0]/C

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_display/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.926ns  (logic 0.394ns (20.436%)  route 1.532ns (79.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          1.532     1.926    hex_display/Reset_Load_Clear_IBUF
    SLICE_X2Y76          FDRE                                         r  hex_display/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.848     1.962    hex_display/CLK
    SLICE_X2Y76          FDRE                                         r  hex_display/counter_reg[1]/C

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_display/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.926ns  (logic 0.394ns (20.436%)  route 1.532ns (79.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          1.532     1.926    hex_display/Reset_Load_Clear_IBUF
    SLICE_X2Y76          FDRE                                         r  hex_display/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.848     1.962    hex_display/CLK
    SLICE_X2Y76          FDRE                                         r  hex_display/counter_reg[2]/C

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_display/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.926ns  (logic 0.394ns (20.436%)  route 1.532ns (79.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=33, routed)          1.532     1.926    hex_display/Reset_Load_Clear_IBUF
    SLICE_X2Y76          FDRE                                         r  hex_display/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.848     1.962    hex_display/CLK
    SLICE_X2Y76          FDRE                                         r  hex_display/counter_reg[3]/C





