#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x556b5b2234a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x556b5b308420 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x556b5b327400_0 .net "bflag", 0 0, v0x556b5b326380_0;  1 drivers
v0x556b5b3274c0_0 .var "funct", 5 0;
v0x556b5b327580_0 .net "hi", 31 0, v0x556b5b326520_0;  1 drivers
v0x556b5b327620_0 .var "instword", 31 0;
v0x556b5b3276c0_0 .net "lo", 31 0, v0x556b5b3266e0_0;  1 drivers
v0x556b5b327760_0 .net "result", 31 0, v0x556b5b326c20_0;  1 drivers
v0x556b5b327830_0 .var "rs", 31 0;
v0x556b5b3278d0_0 .var "rt", 31 0;
v0x556b5b327990_0 .var "word", 31 6;
S_0x556b5b2f61f0 .scope module, "dut" "alu" 3 62, 4 1 0, S_0x556b5b308420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x556b5b305c90_0 .net *"_ivl_10", 31 0, L_0x556b5b337b00;  1 drivers
L_0x7fbbd6468018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b3091a0_0 .net/2u *"_ivl_14", 15 0, L_0x7fbbd6468018;  1 drivers
v0x556b5b30d240_0 .net *"_ivl_17", 15 0, L_0x556b5b347d60;  1 drivers
v0x556b5b30d570_0 .net *"_ivl_18", 31 0, L_0x556b5b347e50;  1 drivers
v0x556b5b30e480_0 .net *"_ivl_23", 4 0, L_0x556b5b3480e0;  1 drivers
L_0x7fbbd6468060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556b5b3104a0_0 .net *"_ivl_27", 0 0, L_0x7fbbd6468060;  1 drivers
v0x556b5b326000_0 .net *"_ivl_5", 0 0, L_0x556b5b337710;  1 drivers
v0x556b5b3260e0_0 .net *"_ivl_6", 15 0, L_0x556b5b337840;  1 drivers
v0x556b5b3261c0_0 .net *"_ivl_9", 15 0, L_0x556b5b337a60;  1 drivers
v0x556b5b3262a0_0 .net "addr_rt", 4 0, L_0x556b5b3482e0;  1 drivers
v0x556b5b326380_0 .var "b_flag", 0 0;
v0x556b5b326440_0 .net "funct", 5 0, L_0x556b5b337670;  1 drivers
v0x556b5b326520_0 .var "hi", 31 0;
v0x556b5b326600_0 .net "instructionword", 31 0, v0x556b5b327620_0;  1 drivers
v0x556b5b3266e0_0 .var "lo", 31 0;
v0x556b5b3267c0_0 .var "memaddroffset", 31 0;
v0x556b5b3268a0_0 .var "multresult", 63 0;
v0x556b5b326980_0 .net "op1", 31 0, v0x556b5b327830_0;  1 drivers
v0x556b5b326a60_0 .net "op2", 31 0, v0x556b5b3278d0_0;  1 drivers
v0x556b5b326b40_0 .net "opcode", 5 0, L_0x556b5b337580;  1 drivers
v0x556b5b326c20_0 .var "result", 31 0;
v0x556b5b326d00_0 .net "shamt", 5 0, L_0x556b5b348180;  1 drivers
v0x556b5b326de0_0 .net/s "sign_op1", 31 0, v0x556b5b327830_0;  alias, 1 drivers
v0x556b5b326ea0_0 .net/s "sign_op2", 31 0, v0x556b5b3278d0_0;  alias, 1 drivers
v0x556b5b326f40_0 .net "simmediatedata", 15 0, L_0x556b5b337c60;  1 drivers
v0x556b5b327000_0 .net "uimmediatedata", 15 0, L_0x556b5b347f90;  1 drivers
v0x556b5b3270e0_0 .net "unsign_op1", 31 0, v0x556b5b327830_0;  alias, 1 drivers
v0x556b5b3271a0_0 .net "unsign_op2", 31 0, v0x556b5b3278d0_0;  alias, 1 drivers
E_0x556b5b26a570/0 .event anyedge, v0x556b5b326b40_0, v0x556b5b326440_0, v0x556b5b326a60_0, v0x556b5b326d00_0;
E_0x556b5b26a570/1 .event anyedge, v0x556b5b326980_0, v0x556b5b3268a0_0, v0x556b5b3262a0_0, v0x556b5b326f40_0;
E_0x556b5b26a570/2 .event anyedge, v0x556b5b327000_0;
E_0x556b5b26a570 .event/or E_0x556b5b26a570/0, E_0x556b5b26a570/1, E_0x556b5b26a570/2;
L_0x556b5b337580 .part v0x556b5b327620_0, 26, 6;
L_0x556b5b337670 .part v0x556b5b327620_0, 0, 6;
L_0x556b5b337710 .part v0x556b5b327620_0, 15, 1;
LS_0x556b5b337840_0_0 .concat [ 1 1 1 1], L_0x556b5b337710, L_0x556b5b337710, L_0x556b5b337710, L_0x556b5b337710;
LS_0x556b5b337840_0_4 .concat [ 1 1 1 1], L_0x556b5b337710, L_0x556b5b337710, L_0x556b5b337710, L_0x556b5b337710;
LS_0x556b5b337840_0_8 .concat [ 1 1 1 1], L_0x556b5b337710, L_0x556b5b337710, L_0x556b5b337710, L_0x556b5b337710;
LS_0x556b5b337840_0_12 .concat [ 1 1 1 1], L_0x556b5b337710, L_0x556b5b337710, L_0x556b5b337710, L_0x556b5b337710;
L_0x556b5b337840 .concat [ 4 4 4 4], LS_0x556b5b337840_0_0, LS_0x556b5b337840_0_4, LS_0x556b5b337840_0_8, LS_0x556b5b337840_0_12;
L_0x556b5b337a60 .part v0x556b5b327620_0, 0, 16;
L_0x556b5b337b00 .concat [ 16 16 0 0], L_0x556b5b337a60, L_0x556b5b337840;
L_0x556b5b337c60 .part L_0x556b5b337b00, 0, 16;
L_0x556b5b347d60 .part v0x556b5b327620_0, 0, 16;
L_0x556b5b347e50 .concat [ 16 16 0 0], L_0x556b5b347d60, L_0x7fbbd6468018;
L_0x556b5b347f90 .part L_0x556b5b347e50, 0, 16;
L_0x556b5b3480e0 .part v0x556b5b327620_0, 6, 5;
L_0x556b5b348180 .concat [ 5 1 0 0], L_0x556b5b3480e0, L_0x7fbbd6468060;
L_0x556b5b3482e0 .part v0x556b5b327620_0, 16, 5;
S_0x556b5b2e3110 .scope module, "and_tb" "and_tb" 5 1;
 .timescale 0 0;
v0x556b5b336370_0 .net "active", 0 0, L_0x556b5b351e40;  1 drivers
v0x556b5b336430_0 .var "clk", 0 0;
v0x556b5b3364d0_0 .var "clk_enable", 0 0;
v0x556b5b3365c0_0 .net "data_address", 31 0, L_0x556b5b34ff20;  1 drivers
v0x556b5b336660_0 .net "data_read", 0 0, L_0x556b5b34db10;  1 drivers
v0x556b5b336750_0 .var "data_readdata", 31 0;
v0x556b5b336820_0 .net "data_write", 0 0, L_0x556b5b34d930;  1 drivers
v0x556b5b3368f0_0 .net "data_writedata", 31 0, L_0x556b5b34fc20;  1 drivers
v0x556b5b3369c0_0 .net "instr_address", 31 0, L_0x556b5b3514b0;  1 drivers
v0x556b5b336b20_0 .var "instr_readdata", 31 0;
v0x556b5b336bc0_0 .net "register_v0", 31 0, L_0x556b5b34fbb0;  1 drivers
v0x556b5b336cb0_0 .var "reset", 0 0;
S_0x556b5b308050 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x556b5b2e3110;
 .timescale 0 0;
v0x556b5b327ad0_0 .var "expected", 31 0;
v0x556b5b327bd0_0 .var "funct", 5 0;
v0x556b5b327cb0_0 .var "i", 4 0;
v0x556b5b327da0_0 .var "imm", 15 0;
v0x556b5b327e80_0 .var "imm_instr", 31 0;
v0x556b5b327fb0_0 .var "opcode", 5 0;
v0x556b5b328090_0 .var "r_instr", 31 0;
v0x556b5b328170_0 .var "rd", 4 0;
v0x556b5b328250_0 .var "rs", 4 0;
v0x556b5b3283c0_0 .var "rt", 4 0;
v0x556b5b3284a0_0 .var "shamt", 4 0;
E_0x556b5b26c970 .event posedge, v0x556b5b32a8b0_0;
S_0x556b5b328580 .scope module, "dut" "mips_cpu_harvard" 5 119, 6 1 0, S_0x556b5b2e3110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x556b5b305b70 .functor OR 1, L_0x556b5b348b50, L_0x556b5b348e90, C4<0>, C4<0>;
L_0x556b5b2c75a0 .functor BUFZ 1, L_0x556b5b3486a0, C4<0>, C4<0>, C4<0>;
L_0x556b5b30d450 .functor BUFZ 1, L_0x556b5b348890, C4<0>, C4<0>, C4<0>;
L_0x556b5b30e2e0 .functor BUFZ 1, L_0x556b5b348890, C4<0>, C4<0>, C4<0>;
L_0x556b5b349340 .functor AND 1, L_0x556b5b3486a0, L_0x556b5b349750, C4<1>, C4<1>;
L_0x556b5b310380 .functor OR 1, L_0x556b5b349340, L_0x556b5b3491d0, C4<0>, C4<0>;
L_0x556b5b29ff00 .functor OR 1, L_0x556b5b310380, L_0x556b5b349560, C4<0>, C4<0>;
L_0x556b5b3499f0 .functor OR 1, L_0x556b5b29ff00, L_0x556b5b34b050, C4<0>, C4<0>;
L_0x556b5b349b00 .functor OR 1, L_0x556b5b3499f0, L_0x556b5b34a8c0, C4<0>, C4<0>;
L_0x556b5b349bc0 .functor BUFZ 1, L_0x556b5b348980, C4<0>, C4<0>, C4<0>;
L_0x556b5b34a7b0 .functor AND 1, L_0x556b5b34a110, L_0x556b5b34a580, C4<1>, C4<1>;
L_0x556b5b34a8c0 .functor OR 1, L_0x556b5b349e10, L_0x556b5b34a7b0, C4<0>, C4<0>;
L_0x556b5b34b050 .functor AND 1, L_0x556b5b34ab80, L_0x556b5b34ae30, C4<1>, C4<1>;
L_0x556b5b34b800 .functor OR 1, L_0x556b5b34b2a0, L_0x556b5b34b5c0, C4<0>, C4<0>;
L_0x556b5b34aa20 .functor OR 1, L_0x556b5b34bd70, L_0x556b5b34c070, C4<0>, C4<0>;
L_0x556b5b34bf50 .functor AND 1, L_0x556b5b34ba80, L_0x556b5b34aa20, C4<1>, C4<1>;
L_0x556b5b34c870 .functor OR 1, L_0x556b5b34c500, L_0x556b5b34c780, C4<0>, C4<0>;
L_0x556b5b34cb70 .functor OR 1, L_0x556b5b34c870, L_0x556b5b34c980, C4<0>, C4<0>;
L_0x556b5b34cd20 .functor AND 1, L_0x556b5b3486a0, L_0x556b5b34cb70, C4<1>, C4<1>;
L_0x556b5b34db10 .functor BUFZ 1, L_0x556b5b30d450, C4<0>, C4<0>, C4<0>;
L_0x556b5b34e720 .functor AND 1, L_0x556b5b351e40, L_0x556b5b349b00, C4<1>, C4<1>;
L_0x556b5b34e830 .functor OR 1, L_0x556b5b34a8c0, L_0x556b5b34b050, C4<0>, C4<0>;
L_0x556b5b34fc20 .functor BUFZ 32, L_0x556b5b34faa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556b5b34fce0 .functor BUFZ 32, L_0x556b5b34ea00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556b5b34fe20 .functor BUFZ 32, L_0x556b5b34faa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556b5b34ff20 .functor BUFZ 32, v0x556b5b329a10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556b5b351110 .functor AND 1, v0x556b5b3364d0_0, L_0x556b5b34cd20, C4<1>, C4<1>;
L_0x556b5b351180 .functor AND 1, L_0x556b5b351110, v0x556b5b333440_0, C4<1>, C4<1>;
L_0x556b5b3514b0 .functor BUFZ 32, v0x556b5b32a970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556b5b351e40 .functor BUFZ 1, v0x556b5b333440_0, C4<0>, C4<0>, C4<0>;
L_0x556b5b351fb0 .functor AND 1, v0x556b5b3364d0_0, v0x556b5b333440_0, C4<1>, C4<1>;
v0x556b5b32d850_0 .net *"_ivl_100", 31 0, L_0x556b5b34aa90;  1 drivers
L_0x7fbbd6468528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b32d950_0 .net *"_ivl_103", 25 0, L_0x7fbbd6468528;  1 drivers
L_0x7fbbd6468570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b32da30_0 .net/2u *"_ivl_104", 31 0, L_0x7fbbd6468570;  1 drivers
v0x556b5b32daf0_0 .net *"_ivl_106", 0 0, L_0x556b5b34ab80;  1 drivers
v0x556b5b32dbb0_0 .net *"_ivl_109", 5 0, L_0x556b5b34ad90;  1 drivers
L_0x7fbbd64685b8 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x556b5b32dc90_0 .net/2u *"_ivl_110", 5 0, L_0x7fbbd64685b8;  1 drivers
v0x556b5b32dd70_0 .net *"_ivl_112", 0 0, L_0x556b5b34ae30;  1 drivers
v0x556b5b32de30_0 .net *"_ivl_116", 31 0, L_0x556b5b34b1b0;  1 drivers
L_0x7fbbd6468600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b32df10_0 .net *"_ivl_119", 25 0, L_0x7fbbd6468600;  1 drivers
L_0x7fbbd6468138 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x556b5b32dff0_0 .net/2u *"_ivl_12", 5 0, L_0x7fbbd6468138;  1 drivers
L_0x7fbbd6468648 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x556b5b32e0d0_0 .net/2u *"_ivl_120", 31 0, L_0x7fbbd6468648;  1 drivers
v0x556b5b32e1b0_0 .net *"_ivl_122", 0 0, L_0x556b5b34b2a0;  1 drivers
v0x556b5b32e270_0 .net *"_ivl_124", 31 0, L_0x556b5b34b4d0;  1 drivers
L_0x7fbbd6468690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b32e350_0 .net *"_ivl_127", 25 0, L_0x7fbbd6468690;  1 drivers
L_0x7fbbd64686d8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x556b5b32e430_0 .net/2u *"_ivl_128", 31 0, L_0x7fbbd64686d8;  1 drivers
v0x556b5b32e510_0 .net *"_ivl_130", 0 0, L_0x556b5b34b5c0;  1 drivers
v0x556b5b32e5d0_0 .net *"_ivl_134", 31 0, L_0x556b5b34b990;  1 drivers
L_0x7fbbd6468720 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b32e7c0_0 .net *"_ivl_137", 25 0, L_0x7fbbd6468720;  1 drivers
L_0x7fbbd6468768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b32e8a0_0 .net/2u *"_ivl_138", 31 0, L_0x7fbbd6468768;  1 drivers
v0x556b5b32e980_0 .net *"_ivl_140", 0 0, L_0x556b5b34ba80;  1 drivers
v0x556b5b32ea40_0 .net *"_ivl_143", 5 0, L_0x556b5b34bcd0;  1 drivers
L_0x7fbbd64687b0 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x556b5b32eb20_0 .net/2u *"_ivl_144", 5 0, L_0x7fbbd64687b0;  1 drivers
v0x556b5b32ec00_0 .net *"_ivl_146", 0 0, L_0x556b5b34bd70;  1 drivers
v0x556b5b32ecc0_0 .net *"_ivl_149", 5 0, L_0x556b5b34bfd0;  1 drivers
L_0x7fbbd64687f8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x556b5b32eda0_0 .net/2u *"_ivl_150", 5 0, L_0x7fbbd64687f8;  1 drivers
v0x556b5b32ee80_0 .net *"_ivl_152", 0 0, L_0x556b5b34c070;  1 drivers
v0x556b5b32ef40_0 .net *"_ivl_155", 0 0, L_0x556b5b34aa20;  1 drivers
v0x556b5b32f000_0 .net *"_ivl_159", 1 0, L_0x556b5b34c410;  1 drivers
L_0x7fbbd6468180 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x556b5b32f0e0_0 .net/2u *"_ivl_16", 5 0, L_0x7fbbd6468180;  1 drivers
L_0x7fbbd6468840 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x556b5b32f1c0_0 .net/2u *"_ivl_160", 1 0, L_0x7fbbd6468840;  1 drivers
v0x556b5b32f2a0_0 .net *"_ivl_162", 0 0, L_0x556b5b34c500;  1 drivers
L_0x7fbbd6468888 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x556b5b32f360_0 .net/2u *"_ivl_164", 5 0, L_0x7fbbd6468888;  1 drivers
v0x556b5b32f440_0 .net *"_ivl_166", 0 0, L_0x556b5b34c780;  1 drivers
v0x556b5b32f710_0 .net *"_ivl_169", 0 0, L_0x556b5b34c870;  1 drivers
L_0x7fbbd64688d0 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x556b5b32f7d0_0 .net/2u *"_ivl_170", 5 0, L_0x7fbbd64688d0;  1 drivers
v0x556b5b32f8b0_0 .net *"_ivl_172", 0 0, L_0x556b5b34c980;  1 drivers
v0x556b5b32f970_0 .net *"_ivl_175", 0 0, L_0x556b5b34cb70;  1 drivers
v0x556b5b32fa30_0 .net *"_ivl_178", 31 0, L_0x556b5b34cde0;  1 drivers
L_0x7fbbd6468918 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b32fb10_0 .net *"_ivl_181", 25 0, L_0x7fbbd6468918;  1 drivers
L_0x7fbbd6468960 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x556b5b32fbf0_0 .net/2u *"_ivl_182", 31 0, L_0x7fbbd6468960;  1 drivers
v0x556b5b32fcd0_0 .net *"_ivl_186", 31 0, L_0x556b5b34d380;  1 drivers
L_0x7fbbd64689a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b32fdb0_0 .net *"_ivl_189", 25 0, L_0x7fbbd64689a8;  1 drivers
L_0x7fbbd64689f0 .functor BUFT 1, C4<00000000000000000000000000010010>, C4<0>, C4<0>, C4<0>;
v0x556b5b32fe90_0 .net/2u *"_ivl_190", 31 0, L_0x7fbbd64689f0;  1 drivers
L_0x7fbbd6468a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556b5b32ff70_0 .net/2u *"_ivl_194", 0 0, L_0x7fbbd6468a38;  1 drivers
v0x556b5b330050_0 .net *"_ivl_20", 31 0, L_0x556b5b348a60;  1 drivers
L_0x7fbbd6468a80 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x556b5b330130_0 .net/2u *"_ivl_204", 4 0, L_0x7fbbd6468a80;  1 drivers
v0x556b5b330210_0 .net *"_ivl_207", 4 0, L_0x556b5b34df90;  1 drivers
v0x556b5b3302f0_0 .net *"_ivl_209", 4 0, L_0x556b5b34e1c0;  1 drivers
v0x556b5b3303d0_0 .net *"_ivl_210", 4 0, L_0x556b5b34e260;  1 drivers
v0x556b5b3304b0_0 .net *"_ivl_217", 0 0, L_0x556b5b34e830;  1 drivers
L_0x7fbbd6468ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x556b5b330570_0 .net/2u *"_ivl_218", 31 0, L_0x7fbbd6468ac8;  1 drivers
v0x556b5b330650_0 .net *"_ivl_220", 31 0, L_0x556b5b34e960;  1 drivers
v0x556b5b330730_0 .net *"_ivl_222", 31 0, L_0x556b5b34ec20;  1 drivers
v0x556b5b330810_0 .net *"_ivl_224", 31 0, L_0x556b5b34edb0;  1 drivers
v0x556b5b3308f0_0 .net *"_ivl_226", 31 0, L_0x556b5b34f100;  1 drivers
L_0x7fbbd64681c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b3309d0_0 .net *"_ivl_23", 25 0, L_0x7fbbd64681c8;  1 drivers
v0x556b5b330ab0_0 .net *"_ivl_239", 0 0, L_0x556b5b351110;  1 drivers
L_0x7fbbd6468210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556b5b330b70_0 .net/2u *"_ivl_24", 31 0, L_0x7fbbd6468210;  1 drivers
L_0x7fbbd6468c30 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x556b5b330c50_0 .net/2u *"_ivl_242", 31 0, L_0x7fbbd6468c30;  1 drivers
v0x556b5b330d30_0 .net *"_ivl_247", 0 0, L_0x556b5b351610;  1 drivers
L_0x7fbbd6468c78 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x556b5b330e10_0 .net/2u *"_ivl_248", 15 0, L_0x7fbbd6468c78;  1 drivers
L_0x7fbbd6468cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b330ef0_0 .net/2u *"_ivl_250", 15 0, L_0x7fbbd6468cc0;  1 drivers
v0x556b5b330fd0_0 .net *"_ivl_252", 15 0, L_0x556b5b351890;  1 drivers
v0x556b5b3310b0_0 .net *"_ivl_255", 15 0, L_0x556b5b351a20;  1 drivers
v0x556b5b331190_0 .net *"_ivl_26", 0 0, L_0x556b5b348b50;  1 drivers
v0x556b5b331660_0 .net *"_ivl_28", 31 0, L_0x556b5b348d10;  1 drivers
L_0x7fbbd6468258 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b331740_0 .net *"_ivl_31", 25 0, L_0x7fbbd6468258;  1 drivers
L_0x7fbbd64682a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x556b5b331820_0 .net/2u *"_ivl_32", 31 0, L_0x7fbbd64682a0;  1 drivers
v0x556b5b331900_0 .net *"_ivl_34", 0 0, L_0x556b5b348e90;  1 drivers
v0x556b5b3319c0_0 .net *"_ivl_4", 31 0, L_0x556b5b348520;  1 drivers
v0x556b5b331aa0_0 .net *"_ivl_45", 2 0, L_0x556b5b349130;  1 drivers
L_0x7fbbd64682e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x556b5b331b80_0 .net/2u *"_ivl_46", 2 0, L_0x7fbbd64682e8;  1 drivers
v0x556b5b331c60_0 .net *"_ivl_51", 2 0, L_0x556b5b3493b0;  1 drivers
L_0x7fbbd6468330 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x556b5b331d40_0 .net/2u *"_ivl_52", 2 0, L_0x7fbbd6468330;  1 drivers
v0x556b5b331e20_0 .net *"_ivl_57", 0 0, L_0x556b5b349750;  1 drivers
v0x556b5b331ee0_0 .net *"_ivl_59", 0 0, L_0x556b5b349340;  1 drivers
v0x556b5b331fa0_0 .net *"_ivl_61", 0 0, L_0x556b5b310380;  1 drivers
v0x556b5b332060_0 .net *"_ivl_63", 0 0, L_0x556b5b29ff00;  1 drivers
v0x556b5b332120_0 .net *"_ivl_65", 0 0, L_0x556b5b3499f0;  1 drivers
L_0x7fbbd64680a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b3321e0_0 .net *"_ivl_7", 25 0, L_0x7fbbd64680a8;  1 drivers
v0x556b5b3322c0_0 .net *"_ivl_70", 31 0, L_0x556b5b349ce0;  1 drivers
L_0x7fbbd6468378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b3323a0_0 .net *"_ivl_73", 25 0, L_0x7fbbd6468378;  1 drivers
L_0x7fbbd64683c0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x556b5b332480_0 .net/2u *"_ivl_74", 31 0, L_0x7fbbd64683c0;  1 drivers
v0x556b5b332560_0 .net *"_ivl_76", 0 0, L_0x556b5b349e10;  1 drivers
v0x556b5b332620_0 .net *"_ivl_78", 31 0, L_0x556b5b349f80;  1 drivers
L_0x7fbbd64680f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b332700_0 .net/2u *"_ivl_8", 31 0, L_0x7fbbd64680f0;  1 drivers
L_0x7fbbd6468408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b3327e0_0 .net *"_ivl_81", 25 0, L_0x7fbbd6468408;  1 drivers
L_0x7fbbd6468450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556b5b3328c0_0 .net/2u *"_ivl_82", 31 0, L_0x7fbbd6468450;  1 drivers
v0x556b5b3329a0_0 .net *"_ivl_84", 0 0, L_0x556b5b34a110;  1 drivers
v0x556b5b332a60_0 .net *"_ivl_87", 0 0, L_0x556b5b34a280;  1 drivers
v0x556b5b332b40_0 .net *"_ivl_88", 31 0, L_0x556b5b34a020;  1 drivers
L_0x7fbbd6468498 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b332c20_0 .net *"_ivl_91", 30 0, L_0x7fbbd6468498;  1 drivers
L_0x7fbbd64684e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556b5b332d00_0 .net/2u *"_ivl_92", 31 0, L_0x7fbbd64684e0;  1 drivers
v0x556b5b332de0_0 .net *"_ivl_94", 0 0, L_0x556b5b34a580;  1 drivers
v0x556b5b332ea0_0 .net *"_ivl_97", 0 0, L_0x556b5b34a7b0;  1 drivers
v0x556b5b332f60_0 .net "active", 0 0, L_0x556b5b351e40;  alias, 1 drivers
v0x556b5b333020_0 .net "alu_op1", 31 0, L_0x556b5b34fce0;  1 drivers
v0x556b5b3330e0_0 .net "alu_op2", 31 0, L_0x556b5b34fe20;  1 drivers
v0x556b5b3331a0_0 .net "alui_instr", 0 0, L_0x556b5b3491d0;  1 drivers
v0x556b5b333260_0 .net "b_flag", 0 0, v0x556b5b3295d0_0;  1 drivers
v0x556b5b333300_0 .net "clk", 0 0, v0x556b5b336430_0;  1 drivers
v0x556b5b3333a0_0 .net "clk_enable", 0 0, v0x556b5b3364d0_0;  1 drivers
v0x556b5b333440_0 .var "cpu_active", 0 0;
v0x556b5b3334e0_0 .net "curr_addr", 31 0, v0x556b5b32a970_0;  1 drivers
v0x556b5b3335b0_0 .net "curr_addr_p4", 31 0, L_0x556b5b351410;  1 drivers
v0x556b5b333670_0 .net "data_address", 31 0, L_0x556b5b34ff20;  alias, 1 drivers
v0x556b5b333750_0 .net "data_read", 0 0, L_0x556b5b34db10;  alias, 1 drivers
v0x556b5b333810_0 .net "data_readdata", 31 0, v0x556b5b336750_0;  1 drivers
v0x556b5b3338f0_0 .net "data_write", 0 0, L_0x556b5b34d930;  alias, 1 drivers
v0x556b5b3339b0_0 .net "data_writedata", 31 0, L_0x556b5b34fc20;  alias, 1 drivers
v0x556b5b333a90_0 .net "funct_code", 5 0, L_0x556b5b348450;  1 drivers
v0x556b5b333b70_0 .net "hi_out", 31 0, v0x556b5b32b0e0_0;  1 drivers
v0x556b5b333c60_0 .net "hl_reg_enable", 0 0, L_0x556b5b351180;  1 drivers
v0x556b5b333d00_0 .net "instr_address", 31 0, L_0x556b5b3514b0;  alias, 1 drivers
v0x556b5b333dc0_0 .net "instr_opcode", 5 0, L_0x556b5b348380;  1 drivers
v0x556b5b333ea0_0 .net "instr_readdata", 31 0, v0x556b5b336b20_0;  1 drivers
v0x556b5b333f60_0 .net "j_imm", 0 0, L_0x556b5b34b800;  1 drivers
v0x556b5b334000_0 .net "j_reg", 0 0, L_0x556b5b34bf50;  1 drivers
v0x556b5b3340c0_0 .net "l_type", 0 0, L_0x556b5b349560;  1 drivers
v0x556b5b334180_0 .net "link_const", 0 0, L_0x556b5b34a8c0;  1 drivers
v0x556b5b334240_0 .net "link_reg", 0 0, L_0x556b5b34b050;  1 drivers
v0x556b5b334300_0 .net "lo_out", 31 0, v0x556b5b32b930_0;  1 drivers
v0x556b5b3343f0_0 .net "lw", 0 0, L_0x556b5b348890;  1 drivers
v0x556b5b334490_0 .net "mem_read", 0 0, L_0x556b5b30d450;  1 drivers
v0x556b5b334550_0 .net "mem_to_reg", 0 0, L_0x556b5b30e2e0;  1 drivers
v0x556b5b334610_0 .net "mem_write", 0 0, L_0x556b5b349bc0;  1 drivers
v0x556b5b3346d0_0 .net "memaddroffset", 31 0, v0x556b5b329a10_0;  1 drivers
v0x556b5b3347c0_0 .net "mfhi", 0 0, L_0x556b5b34d0e0;  1 drivers
v0x556b5b334860_0 .net "mflo", 0 0, L_0x556b5b34d680;  1 drivers
v0x556b5b335130_0 .net "movefrom", 0 0, L_0x556b5b305b70;  1 drivers
v0x556b5b3351f0_0 .net "muldiv", 0 0, L_0x556b5b34cd20;  1 drivers
v0x556b5b3352b0_0 .var "next_instr_addr", 31 0;
v0x556b5b3353a0_0 .net "offset", 31 0, L_0x556b5b351cb0;  1 drivers
v0x556b5b335460_0 .net "pc_enable", 0 0, L_0x556b5b351fb0;  1 drivers
v0x556b5b335530_0 .net "r_format", 0 0, L_0x556b5b3486a0;  1 drivers
v0x556b5b3355d0_0 .net "reg_a_read_data", 31 0, L_0x556b5b34ea00;  1 drivers
v0x556b5b3356c0_0 .net "reg_a_read_index", 4 0, L_0x556b5b34cc80;  1 drivers
v0x556b5b335790_0 .net "reg_b_read_data", 31 0, L_0x556b5b34faa0;  1 drivers
v0x556b5b335860_0 .net "reg_b_read_index", 4 0, L_0x556b5b34dea0;  1 drivers
v0x556b5b335930_0 .net "reg_dst", 0 0, L_0x556b5b2c75a0;  1 drivers
v0x556b5b3359d0_0 .net "reg_write", 0 0, L_0x556b5b349b00;  1 drivers
v0x556b5b335a90_0 .net "reg_write_data", 31 0, L_0x556b5b34f290;  1 drivers
v0x556b5b335b80_0 .net "reg_write_enable", 0 0, L_0x556b5b34e720;  1 drivers
v0x556b5b335c50_0 .net "reg_write_index", 4 0, L_0x556b5b34e590;  1 drivers
v0x556b5b335d20_0 .net "register_v0", 31 0, L_0x556b5b34fbb0;  alias, 1 drivers
v0x556b5b335df0_0 .net "reset", 0 0, v0x556b5b336cb0_0;  1 drivers
v0x556b5b335f20_0 .net "result", 31 0, v0x556b5b329e70_0;  1 drivers
v0x556b5b335ff0_0 .net "result_hi", 31 0, v0x556b5b329770_0;  1 drivers
v0x556b5b336090_0 .net "result_lo", 31 0, v0x556b5b329930_0;  1 drivers
v0x556b5b336130_0 .net "sw", 0 0, L_0x556b5b348980;  1 drivers
E_0x556b5b26d020/0 .event anyedge, v0x556b5b3295d0_0, v0x556b5b3335b0_0, v0x556b5b3353a0_0, v0x556b5b333f60_0;
E_0x556b5b26d020/1 .event anyedge, v0x556b5b329850_0, v0x556b5b334000_0, v0x556b5b32c830_0;
E_0x556b5b26d020 .event/or E_0x556b5b26d020/0, E_0x556b5b26d020/1;
L_0x556b5b348380 .part v0x556b5b336b20_0, 26, 6;
L_0x556b5b348450 .part v0x556b5b336b20_0, 0, 6;
L_0x556b5b348520 .concat [ 6 26 0 0], L_0x556b5b348380, L_0x7fbbd64680a8;
L_0x556b5b3486a0 .cmp/eq 32, L_0x556b5b348520, L_0x7fbbd64680f0;
L_0x556b5b348890 .cmp/eq 6, L_0x556b5b348380, L_0x7fbbd6468138;
L_0x556b5b348980 .cmp/eq 6, L_0x556b5b348380, L_0x7fbbd6468180;
L_0x556b5b348a60 .concat [ 6 26 0 0], L_0x556b5b348380, L_0x7fbbd64681c8;
L_0x556b5b348b50 .cmp/eq 32, L_0x556b5b348a60, L_0x7fbbd6468210;
L_0x556b5b348d10 .concat [ 6 26 0 0], L_0x556b5b348380, L_0x7fbbd6468258;
L_0x556b5b348e90 .cmp/eq 32, L_0x556b5b348d10, L_0x7fbbd64682a0;
L_0x556b5b349130 .part L_0x556b5b348380, 3, 3;
L_0x556b5b3491d0 .cmp/eq 3, L_0x556b5b349130, L_0x7fbbd64682e8;
L_0x556b5b3493b0 .part L_0x556b5b348380, 3, 3;
L_0x556b5b349560 .cmp/eq 3, L_0x556b5b3493b0, L_0x7fbbd6468330;
L_0x556b5b349750 .reduce/nor L_0x556b5b34cd20;
L_0x556b5b349ce0 .concat [ 6 26 0 0], L_0x556b5b348380, L_0x7fbbd6468378;
L_0x556b5b349e10 .cmp/eq 32, L_0x556b5b349ce0, L_0x7fbbd64683c0;
L_0x556b5b349f80 .concat [ 6 26 0 0], L_0x556b5b348380, L_0x7fbbd6468408;
L_0x556b5b34a110 .cmp/eq 32, L_0x556b5b349f80, L_0x7fbbd6468450;
L_0x556b5b34a280 .part v0x556b5b336b20_0, 20, 1;
L_0x556b5b34a020 .concat [ 1 31 0 0], L_0x556b5b34a280, L_0x7fbbd6468498;
L_0x556b5b34a580 .cmp/eq 32, L_0x556b5b34a020, L_0x7fbbd64684e0;
L_0x556b5b34aa90 .concat [ 6 26 0 0], L_0x556b5b348380, L_0x7fbbd6468528;
L_0x556b5b34ab80 .cmp/eq 32, L_0x556b5b34aa90, L_0x7fbbd6468570;
L_0x556b5b34ad90 .part v0x556b5b336b20_0, 0, 6;
L_0x556b5b34ae30 .cmp/eq 6, L_0x556b5b34ad90, L_0x7fbbd64685b8;
L_0x556b5b34b1b0 .concat [ 6 26 0 0], L_0x556b5b348380, L_0x7fbbd6468600;
L_0x556b5b34b2a0 .cmp/eq 32, L_0x556b5b34b1b0, L_0x7fbbd6468648;
L_0x556b5b34b4d0 .concat [ 6 26 0 0], L_0x556b5b348380, L_0x7fbbd6468690;
L_0x556b5b34b5c0 .cmp/eq 32, L_0x556b5b34b4d0, L_0x7fbbd64686d8;
L_0x556b5b34b990 .concat [ 6 26 0 0], L_0x556b5b348380, L_0x7fbbd6468720;
L_0x556b5b34ba80 .cmp/eq 32, L_0x556b5b34b990, L_0x7fbbd6468768;
L_0x556b5b34bcd0 .part v0x556b5b336b20_0, 0, 6;
L_0x556b5b34bd70 .cmp/eq 6, L_0x556b5b34bcd0, L_0x7fbbd64687b0;
L_0x556b5b34bfd0 .part v0x556b5b336b20_0, 0, 6;
L_0x556b5b34c070 .cmp/eq 6, L_0x556b5b34bfd0, L_0x7fbbd64687f8;
L_0x556b5b34c410 .part L_0x556b5b348450, 3, 2;
L_0x556b5b34c500 .cmp/eq 2, L_0x556b5b34c410, L_0x7fbbd6468840;
L_0x556b5b34c780 .cmp/eq 6, L_0x556b5b348450, L_0x7fbbd6468888;
L_0x556b5b34c980 .cmp/eq 6, L_0x556b5b348450, L_0x7fbbd64688d0;
L_0x556b5b34cde0 .concat [ 6 26 0 0], L_0x556b5b348380, L_0x7fbbd6468918;
L_0x556b5b34d0e0 .cmp/eq 32, L_0x556b5b34cde0, L_0x7fbbd6468960;
L_0x556b5b34d380 .concat [ 6 26 0 0], L_0x556b5b348380, L_0x7fbbd64689a8;
L_0x556b5b34d680 .cmp/eq 32, L_0x556b5b34d380, L_0x7fbbd64689f0;
L_0x556b5b34d930 .functor MUXZ 1, L_0x7fbbd6468a38, L_0x556b5b349bc0, L_0x556b5b351e40, C4<>;
L_0x556b5b34cc80 .part v0x556b5b336b20_0, 21, 5;
L_0x556b5b34dea0 .part v0x556b5b336b20_0, 16, 5;
L_0x556b5b34df90 .part v0x556b5b336b20_0, 11, 5;
L_0x556b5b34e1c0 .part v0x556b5b336b20_0, 16, 5;
L_0x556b5b34e260 .functor MUXZ 5, L_0x556b5b34e1c0, L_0x556b5b34df90, L_0x556b5b2c75a0, C4<>;
L_0x556b5b34e590 .functor MUXZ 5, L_0x556b5b34e260, L_0x7fbbd6468a80, L_0x556b5b34a8c0, C4<>;
L_0x556b5b34e960 .arith/sum 32, L_0x556b5b351410, L_0x7fbbd6468ac8;
L_0x556b5b34ec20 .functor MUXZ 32, v0x556b5b329e70_0, v0x556b5b336750_0, L_0x556b5b30e2e0, C4<>;
L_0x556b5b34edb0 .functor MUXZ 32, L_0x556b5b34ec20, v0x556b5b32b930_0, L_0x556b5b34d680, C4<>;
L_0x556b5b34f100 .functor MUXZ 32, L_0x556b5b34edb0, v0x556b5b32b0e0_0, L_0x556b5b34d0e0, C4<>;
L_0x556b5b34f290 .functor MUXZ 32, L_0x556b5b34f100, L_0x556b5b34e960, L_0x556b5b34e830, C4<>;
L_0x556b5b351410 .arith/sum 32, v0x556b5b32a970_0, L_0x7fbbd6468c30;
L_0x556b5b351610 .part v0x556b5b336b20_0, 15, 1;
L_0x556b5b351890 .functor MUXZ 16, L_0x7fbbd6468cc0, L_0x7fbbd6468c78, L_0x556b5b351610, C4<>;
L_0x556b5b351a20 .part v0x556b5b336b20_0, 0, 16;
L_0x556b5b351cb0 .concat [ 16 16 0 0], L_0x556b5b351a20, L_0x556b5b351890;
S_0x556b5b3288a0 .scope module, "cpu_alu" "alu" 6 155, 4 1 0, S_0x556b5b328580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x556b5b328c30_0 .net *"_ivl_10", 31 0, L_0x556b5b3508d0;  1 drivers
L_0x7fbbd6468ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556b5b328d30_0 .net/2u *"_ivl_14", 15 0, L_0x7fbbd6468ba0;  1 drivers
v0x556b5b328e10_0 .net *"_ivl_17", 15 0, L_0x556b5b350af0;  1 drivers
v0x556b5b328ed0_0 .net *"_ivl_18", 31 0, L_0x556b5b350be0;  1 drivers
v0x556b5b328fb0_0 .net *"_ivl_23", 4 0, L_0x556b5b350e70;  1 drivers
L_0x7fbbd6468be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556b5b3290e0_0 .net *"_ivl_27", 0 0, L_0x7fbbd6468be8;  1 drivers
v0x556b5b3291c0_0 .net *"_ivl_5", 0 0, L_0x556b5b3501b0;  1 drivers
v0x556b5b3292a0_0 .net *"_ivl_6", 15 0, L_0x556b5b350250;  1 drivers
v0x556b5b329380_0 .net *"_ivl_9", 15 0, L_0x556b5b350620;  1 drivers
v0x556b5b3294f0_0 .net "addr_rt", 4 0, L_0x556b5b351070;  1 drivers
v0x556b5b3295d0_0 .var "b_flag", 0 0;
v0x556b5b329690_0 .net "funct", 5 0, L_0x556b5b350110;  1 drivers
v0x556b5b329770_0 .var "hi", 31 0;
v0x556b5b329850_0 .net "instructionword", 31 0, v0x556b5b336b20_0;  alias, 1 drivers
v0x556b5b329930_0 .var "lo", 31 0;
v0x556b5b329a10_0 .var "memaddroffset", 31 0;
v0x556b5b329af0_0 .var "multresult", 63 0;
v0x556b5b329bd0_0 .net "op1", 31 0, L_0x556b5b34fce0;  alias, 1 drivers
v0x556b5b329cb0_0 .net "op2", 31 0, L_0x556b5b34fe20;  alias, 1 drivers
v0x556b5b329d90_0 .net "opcode", 5 0, L_0x556b5b350070;  1 drivers
v0x556b5b329e70_0 .var "result", 31 0;
v0x556b5b329f50_0 .net "shamt", 5 0, L_0x556b5b350f10;  1 drivers
v0x556b5b32a030_0 .net/s "sign_op1", 31 0, L_0x556b5b34fce0;  alias, 1 drivers
v0x556b5b32a0f0_0 .net/s "sign_op2", 31 0, L_0x556b5b34fe20;  alias, 1 drivers
v0x556b5b32a1c0_0 .net "simmediatedata", 15 0, L_0x556b5b350a00;  1 drivers
v0x556b5b32a280_0 .net "uimmediatedata", 15 0, L_0x556b5b350d20;  1 drivers
v0x556b5b32a360_0 .net "unsign_op1", 31 0, L_0x556b5b34fce0;  alias, 1 drivers
v0x556b5b32a420_0 .net "unsign_op2", 31 0, L_0x556b5b34fe20;  alias, 1 drivers
E_0x556b5b245810/0 .event anyedge, v0x556b5b329d90_0, v0x556b5b329690_0, v0x556b5b329cb0_0, v0x556b5b329f50_0;
E_0x556b5b245810/1 .event anyedge, v0x556b5b329bd0_0, v0x556b5b329af0_0, v0x556b5b3294f0_0, v0x556b5b32a1c0_0;
E_0x556b5b245810/2 .event anyedge, v0x556b5b32a280_0;
E_0x556b5b245810 .event/or E_0x556b5b245810/0, E_0x556b5b245810/1, E_0x556b5b245810/2;
L_0x556b5b350070 .part v0x556b5b336b20_0, 26, 6;
L_0x556b5b350110 .part v0x556b5b336b20_0, 0, 6;
L_0x556b5b3501b0 .part v0x556b5b336b20_0, 15, 1;
LS_0x556b5b350250_0_0 .concat [ 1 1 1 1], L_0x556b5b3501b0, L_0x556b5b3501b0, L_0x556b5b3501b0, L_0x556b5b3501b0;
LS_0x556b5b350250_0_4 .concat [ 1 1 1 1], L_0x556b5b3501b0, L_0x556b5b3501b0, L_0x556b5b3501b0, L_0x556b5b3501b0;
LS_0x556b5b350250_0_8 .concat [ 1 1 1 1], L_0x556b5b3501b0, L_0x556b5b3501b0, L_0x556b5b3501b0, L_0x556b5b3501b0;
LS_0x556b5b350250_0_12 .concat [ 1 1 1 1], L_0x556b5b3501b0, L_0x556b5b3501b0, L_0x556b5b3501b0, L_0x556b5b3501b0;
L_0x556b5b350250 .concat [ 4 4 4 4], LS_0x556b5b350250_0_0, LS_0x556b5b350250_0_4, LS_0x556b5b350250_0_8, LS_0x556b5b350250_0_12;
L_0x556b5b350620 .part v0x556b5b336b20_0, 0, 16;
L_0x556b5b3508d0 .concat [ 16 16 0 0], L_0x556b5b350620, L_0x556b5b350250;
L_0x556b5b350a00 .part L_0x556b5b3508d0, 0, 16;
L_0x556b5b350af0 .part v0x556b5b336b20_0, 0, 16;
L_0x556b5b350be0 .concat [ 16 16 0 0], L_0x556b5b350af0, L_0x7fbbd6468ba0;
L_0x556b5b350d20 .part L_0x556b5b350be0, 0, 16;
L_0x556b5b350e70 .part v0x556b5b336b20_0, 6, 5;
L_0x556b5b350f10 .concat [ 5 1 0 0], L_0x556b5b350e70, L_0x7fbbd6468be8;
L_0x556b5b351070 .part v0x556b5b336b20_0, 16, 5;
S_0x556b5b32a680 .scope module, "cpu_pc" "pc" 6 229, 7 1 0, S_0x556b5b328580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x556b5b32a8b0_0 .net "clk", 0 0, v0x556b5b336430_0;  alias, 1 drivers
v0x556b5b32a970_0 .var "curr_addr", 31 0;
v0x556b5b32aa50_0 .net "enable", 0 0, L_0x556b5b351fb0;  alias, 1 drivers
v0x556b5b32aaf0_0 .net "next_addr", 31 0, v0x556b5b3352b0_0;  1 drivers
v0x556b5b32abd0_0 .net "reset", 0 0, v0x556b5b336cb0_0;  alias, 1 drivers
S_0x556b5b32ad80 .scope module, "hi" "hl_reg" 6 182, 8 1 0, S_0x556b5b328580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x556b5b32b010_0 .net "clk", 0 0, v0x556b5b336430_0;  alias, 1 drivers
v0x556b5b32b0e0_0 .var "data", 31 0;
v0x556b5b32b1a0_0 .net "data_in", 31 0, v0x556b5b329770_0;  alias, 1 drivers
v0x556b5b32b2a0_0 .net "data_out", 31 0, v0x556b5b32b0e0_0;  alias, 1 drivers
v0x556b5b32b360_0 .net "enable", 0 0, L_0x556b5b351180;  alias, 1 drivers
v0x556b5b32b470_0 .net "reset", 0 0, v0x556b5b336cb0_0;  alias, 1 drivers
S_0x556b5b32b5c0 .scope module, "lo" "hl_reg" 6 174, 8 1 0, S_0x556b5b328580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x556b5b32b820_0 .net "clk", 0 0, v0x556b5b336430_0;  alias, 1 drivers
v0x556b5b32b930_0 .var "data", 31 0;
v0x556b5b32ba10_0 .net "data_in", 31 0, v0x556b5b329930_0;  alias, 1 drivers
v0x556b5b32bae0_0 .net "data_out", 31 0, v0x556b5b32b930_0;  alias, 1 drivers
v0x556b5b32bba0_0 .net "enable", 0 0, L_0x556b5b351180;  alias, 1 drivers
v0x556b5b32bc90_0 .net "reset", 0 0, v0x556b5b336cb0_0;  alias, 1 drivers
S_0x556b5b32be00 .scope module, "register" "regfile" 6 121, 9 1 0, S_0x556b5b328580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x556b5b34ea00 .functor BUFZ 32, L_0x556b5b34f640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556b5b34faa0 .functor BUFZ 32, L_0x556b5b34f8c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556b5b32cc90_2 .array/port v0x556b5b32cc90, 2;
L_0x556b5b34fbb0 .functor BUFZ 32, v0x556b5b32cc90_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556b5b32c140_0 .net *"_ivl_0", 31 0, L_0x556b5b34f640;  1 drivers
v0x556b5b32c240_0 .net *"_ivl_10", 6 0, L_0x556b5b34f960;  1 drivers
L_0x7fbbd6468b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556b5b32c320_0 .net *"_ivl_13", 1 0, L_0x7fbbd6468b58;  1 drivers
v0x556b5b32c3e0_0 .net *"_ivl_2", 6 0, L_0x556b5b34f6e0;  1 drivers
L_0x7fbbd6468b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556b5b32c4c0_0 .net *"_ivl_5", 1 0, L_0x7fbbd6468b10;  1 drivers
v0x556b5b32c5f0_0 .net *"_ivl_8", 31 0, L_0x556b5b34f8c0;  1 drivers
v0x556b5b32c6d0_0 .net "r_clk", 0 0, v0x556b5b336430_0;  alias, 1 drivers
v0x556b5b32c770_0 .net "r_clk_enable", 0 0, v0x556b5b3364d0_0;  alias, 1 drivers
v0x556b5b32c830_0 .net "read_data1", 31 0, L_0x556b5b34ea00;  alias, 1 drivers
v0x556b5b32c910_0 .net "read_data2", 31 0, L_0x556b5b34faa0;  alias, 1 drivers
v0x556b5b32c9f0_0 .net "read_reg1", 4 0, L_0x556b5b34cc80;  alias, 1 drivers
v0x556b5b32cad0_0 .net "read_reg2", 4 0, L_0x556b5b34dea0;  alias, 1 drivers
v0x556b5b32cbb0_0 .net "register_v0", 31 0, L_0x556b5b34fbb0;  alias, 1 drivers
v0x556b5b32cc90 .array "registers", 0 31, 31 0;
v0x556b5b32d260_0 .net "reset", 0 0, v0x556b5b336cb0_0;  alias, 1 drivers
v0x556b5b32d300_0 .net "write_control", 0 0, L_0x556b5b34e720;  alias, 1 drivers
v0x556b5b32d3c0_0 .net "write_data", 31 0, L_0x556b5b34f290;  alias, 1 drivers
v0x556b5b32d5b0_0 .net "write_reg", 4 0, L_0x556b5b34e590;  alias, 1 drivers
L_0x556b5b34f640 .array/port v0x556b5b32cc90, L_0x556b5b34f6e0;
L_0x556b5b34f6e0 .concat [ 5 2 0 0], L_0x556b5b34cc80, L_0x7fbbd6468b10;
L_0x556b5b34f8c0 .array/port v0x556b5b32cc90, L_0x556b5b34f960;
L_0x556b5b34f960 .concat [ 5 2 0 0], L_0x556b5b34dea0, L_0x7fbbd6468b58;
S_0x556b5b2f59f0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fbbd64b47c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556b5b336d50_0 .net "clk", 0 0, o0x7fbbd64b47c8;  0 drivers
o0x7fbbd64b47f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556b5b336df0_0 .net "data_address", 31 0, o0x7fbbd64b47f8;  0 drivers
o0x7fbbd64b4828 .functor BUFZ 1, C4<z>; HiZ drive
v0x556b5b336ed0_0 .net "data_read", 0 0, o0x7fbbd64b4828;  0 drivers
v0x556b5b336f70_0 .var "data_readdata", 31 0;
o0x7fbbd64b4888 .functor BUFZ 1, C4<z>; HiZ drive
v0x556b5b337050_0 .net "data_write", 0 0, o0x7fbbd64b4888;  0 drivers
o0x7fbbd64b48b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556b5b337160_0 .net "data_writedata", 31 0, o0x7fbbd64b48b8;  0 drivers
S_0x556b5b2f5dc0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fbbd64b4a08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556b5b337340_0 .net "instr_address", 31 0, o0x7fbbd64b4a08;  0 drivers
v0x556b5b337440_0 .var "instr_readdata", 31 0;
    .scope S_0x556b5b2f61f0;
T_0 ;
    %wait E_0x556b5b26a570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b326380_0, 0, 1;
    %load/vec4 v0x556b5b326b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x556b5b326440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %jmp T_0.45;
T_0.23 ;
    %load/vec4 v0x556b5b3271a0_0;
    %ix/getv 4, v0x556b5b326d00_0;
    %shiftl 4;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.45;
T_0.24 ;
    %load/vec4 v0x556b5b3271a0_0;
    %ix/getv 4, v0x556b5b326d00_0;
    %shiftr 4;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.45;
T_0.25 ;
    %load/vec4 v0x556b5b3271a0_0;
    %ix/getv 4, v0x556b5b326d00_0;
    %shiftr 4;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.45;
T_0.26 ;
    %load/vec4 v0x556b5b3271a0_0;
    %ix/getv 4, v0x556b5b3270e0_0;
    %shiftl 4;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.45;
T_0.27 ;
    %load/vec4 v0x556b5b3271a0_0;
    %ix/getv 4, v0x556b5b3270e0_0;
    %shiftr 4;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.45;
T_0.28 ;
    %load/vec4 v0x556b5b3271a0_0;
    %ix/getv 4, v0x556b5b3270e0_0;
    %shiftr 4;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.45;
T_0.29 ;
    %load/vec4 v0x556b5b326de0_0;
    %pad/s 64;
    %load/vec4 v0x556b5b326ea0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x556b5b3268a0_0, 0, 64;
    %load/vec4 v0x556b5b3268a0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x556b5b326520_0, 0, 32;
    %load/vec4 v0x556b5b3268a0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x556b5b3266e0_0, 0, 32;
    %jmp T_0.45;
T_0.30 ;
    %load/vec4 v0x556b5b3270e0_0;
    %pad/u 64;
    %load/vec4 v0x556b5b3271a0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x556b5b3268a0_0, 0, 64;
    %load/vec4 v0x556b5b3268a0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x556b5b326520_0, 0, 32;
    %load/vec4 v0x556b5b3268a0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x556b5b3266e0_0, 0, 32;
    %jmp T_0.45;
T_0.31 ;
    %load/vec4 v0x556b5b326de0_0;
    %load/vec4 v0x556b5b326ea0_0;
    %mod/s;
    %store/vec4 v0x556b5b326520_0, 0, 32;
    %load/vec4 v0x556b5b326de0_0;
    %load/vec4 v0x556b5b326ea0_0;
    %div/s;
    %store/vec4 v0x556b5b3266e0_0, 0, 32;
    %jmp T_0.45;
T_0.32 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b3271a0_0;
    %mod;
    %store/vec4 v0x556b5b326520_0, 0, 32;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b3271a0_0;
    %div;
    %store/vec4 v0x556b5b3266e0_0, 0, 32;
    %jmp T_0.45;
T_0.33 ;
    %load/vec4 v0x556b5b326980_0;
    %store/vec4 v0x556b5b326520_0, 0, 32;
    %jmp T_0.45;
T_0.34 ;
    %load/vec4 v0x556b5b326980_0;
    %store/vec4 v0x556b5b3266e0_0, 0, 32;
    %jmp T_0.45;
T_0.35 ;
    %load/vec4 v0x556b5b326de0_0;
    %load/vec4 v0x556b5b326ea0_0;
    %add;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.45;
T_0.36 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b3271a0_0;
    %add;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.45;
T_0.37 ;
    %load/vec4 v0x556b5b326de0_0;
    %load/vec4 v0x556b5b326ea0_0;
    %sub;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.45;
T_0.38 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b3271a0_0;
    %sub;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.45;
T_0.39 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b3271a0_0;
    %and;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.45;
T_0.40 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b3271a0_0;
    %or;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.45;
T_0.41 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b3271a0_0;
    %xor;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.45;
T_0.42 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b3271a0_0;
    %or;
    %inv;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.45;
T_0.43 ;
    %load/vec4 v0x556b5b326de0_0;
    %load/vec4 v0x556b5b326ea0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.47, 8;
T_0.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.47, 8;
 ; End of false expr.
    %blend;
T_0.47;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.45;
T_0.44 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b3271a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.49, 8;
T_0.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.49, 8;
 ; End of false expr.
    %blend;
T_0.49;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.45;
T_0.45 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x556b5b3262a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.53, 6;
    %jmp T_0.54;
T_0.50 ;
    %load/vec4 v0x556b5b326980_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b326380_0, 0, 1;
    %jmp T_0.56;
T_0.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b326380_0, 0, 1;
T_0.56 ;
    %jmp T_0.54;
T_0.51 ;
    %load/vec4 v0x556b5b326980_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b326380_0, 0, 1;
    %jmp T_0.58;
T_0.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b326380_0, 0, 1;
T_0.58 ;
    %jmp T_0.54;
T_0.52 ;
    %load/vec4 v0x556b5b326980_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_0.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b326380_0, 0, 1;
    %jmp T_0.60;
T_0.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b326380_0, 0, 1;
T_0.60 ;
    %jmp T_0.54;
T_0.53 ;
    %load/vec4 v0x556b5b326980_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_0.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b326380_0, 0, 1;
    %jmp T_0.62;
T_0.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b326380_0, 0, 1;
T_0.62 ;
    %jmp T_0.54;
T_0.54 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x556b5b326980_0;
    %load/vec4 v0x556b5b326a60_0;
    %cmp/e;
    %jmp/0xz  T_0.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b326380_0, 0, 1;
    %jmp T_0.64;
T_0.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b326380_0, 0, 1;
T_0.64 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x556b5b326980_0;
    %load/vec4 v0x556b5b326a60_0;
    %cmp/ne;
    %jmp/0xz  T_0.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b326380_0, 0, 1;
    %jmp T_0.66;
T_0.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b326380_0, 0, 1;
T_0.66 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x556b5b326980_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b326380_0, 0, 1;
    %jmp T_0.68;
T_0.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b326380_0, 0, 1;
T_0.68 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x556b5b326980_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b326380_0, 0, 1;
    %jmp T_0.70;
T_0.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b326380_0, 0, 1;
T_0.70 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x556b5b326de0_0;
    %load/vec4 v0x556b5b326f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b326f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x556b5b326de0_0;
    %load/vec4 v0x556b5b326f40_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.72, 8;
T_0.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.72, 8;
 ; End of false expr.
    %blend;
T_0.72;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b326f40_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.74, 8;
T_0.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.74, 8;
 ; End of false expr.
    %blend;
T_0.74;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b327000_0;
    %pad/u 32;
    %and;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b327000_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b327000_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x556b5b327000_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x556b5b326c20_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b326f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b3267c0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b326f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b3267c0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b326f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b3267c0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b326f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b3267c0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b326f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b3267c0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b326f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b3267c0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b326f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b3267c0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x556b5b3270e0_0;
    %load/vec4 v0x556b5b326f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b3267c0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x556b5b308420;
T_1 ;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x556b5b327990_0, 0, 26;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x556b5b3274c0_0, 0, 6;
    %pushi/vec4 268435456, 0, 32;
    %store/vec4 v0x556b5b327620_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x556b5b327830_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x556b5b3278d0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 30 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 31 "$display", "b flag is %b", v0x556b5b327400_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x556b5b327990_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x556b5b3274c0_0, 0, 6;
    %load/vec4 v0x556b5b327990_0;
    %load/vec4 v0x556b5b3274c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556b5b327620_0, 0, 32;
    %pushi/vec4 3794967296, 0, 32;
    %store/vec4 v0x556b5b327830_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x556b5b3278d0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 40 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 41 "$display", "unsigned of result = %d", v0x556b5b327760_0 {0 0 0};
    %load/vec4 v0x556b5b327760_0;
    %vpi_call/w 3 42 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x556b5b327580_0;
    %load/vec4 v0x556b5b3276c0_0;
    %vpi_call/w 3 43 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 44 "$display", "b flag is %b", v0x556b5b327400_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x556b5b32be00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556b5b32cc90, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x556b5b32be00;
T_3 ;
    %wait E_0x556b5b26c970;
    %load/vec4 v0x556b5b32d260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556b5b32c770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x556b5b32d300_0;
    %load/vec4 v0x556b5b32d5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x556b5b32d3c0_0;
    %load/vec4 v0x556b5b32d5b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556b5b32cc90, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556b5b3288a0;
T_4 ;
    %wait E_0x556b5b245810;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b3295d0_0, 0, 1;
    %load/vec4 v0x556b5b329d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x556b5b329690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.44, 6;
    %jmp T_4.45;
T_4.23 ;
    %load/vec4 v0x556b5b32a420_0;
    %ix/getv 4, v0x556b5b329f50_0;
    %shiftl 4;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.45;
T_4.24 ;
    %load/vec4 v0x556b5b32a420_0;
    %ix/getv 4, v0x556b5b329f50_0;
    %shiftr 4;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.45;
T_4.25 ;
    %load/vec4 v0x556b5b32a420_0;
    %ix/getv 4, v0x556b5b329f50_0;
    %shiftr 4;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.45;
T_4.26 ;
    %load/vec4 v0x556b5b32a420_0;
    %ix/getv 4, v0x556b5b32a360_0;
    %shiftl 4;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.45;
T_4.27 ;
    %load/vec4 v0x556b5b32a420_0;
    %ix/getv 4, v0x556b5b32a360_0;
    %shiftr 4;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.45;
T_4.28 ;
    %load/vec4 v0x556b5b32a420_0;
    %ix/getv 4, v0x556b5b32a360_0;
    %shiftr 4;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.45;
T_4.29 ;
    %load/vec4 v0x556b5b32a030_0;
    %pad/s 64;
    %load/vec4 v0x556b5b32a0f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x556b5b329af0_0, 0, 64;
    %load/vec4 v0x556b5b329af0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x556b5b329770_0, 0, 32;
    %load/vec4 v0x556b5b329af0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x556b5b329930_0, 0, 32;
    %jmp T_4.45;
T_4.30 ;
    %load/vec4 v0x556b5b32a360_0;
    %pad/u 64;
    %load/vec4 v0x556b5b32a420_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x556b5b329af0_0, 0, 64;
    %load/vec4 v0x556b5b329af0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x556b5b329770_0, 0, 32;
    %load/vec4 v0x556b5b329af0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x556b5b329930_0, 0, 32;
    %jmp T_4.45;
T_4.31 ;
    %load/vec4 v0x556b5b32a030_0;
    %load/vec4 v0x556b5b32a0f0_0;
    %mod/s;
    %store/vec4 v0x556b5b329770_0, 0, 32;
    %load/vec4 v0x556b5b32a030_0;
    %load/vec4 v0x556b5b32a0f0_0;
    %div/s;
    %store/vec4 v0x556b5b329930_0, 0, 32;
    %jmp T_4.45;
T_4.32 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a420_0;
    %mod;
    %store/vec4 v0x556b5b329770_0, 0, 32;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a420_0;
    %div;
    %store/vec4 v0x556b5b329930_0, 0, 32;
    %jmp T_4.45;
T_4.33 ;
    %load/vec4 v0x556b5b329bd0_0;
    %store/vec4 v0x556b5b329770_0, 0, 32;
    %jmp T_4.45;
T_4.34 ;
    %load/vec4 v0x556b5b329bd0_0;
    %store/vec4 v0x556b5b329930_0, 0, 32;
    %jmp T_4.45;
T_4.35 ;
    %load/vec4 v0x556b5b32a030_0;
    %load/vec4 v0x556b5b32a0f0_0;
    %add;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.45;
T_4.36 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a420_0;
    %add;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.45;
T_4.37 ;
    %load/vec4 v0x556b5b32a030_0;
    %load/vec4 v0x556b5b32a0f0_0;
    %sub;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.45;
T_4.38 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a420_0;
    %sub;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.45;
T_4.39 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a420_0;
    %and;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.45;
T_4.40 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a420_0;
    %or;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.45;
T_4.41 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a420_0;
    %xor;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.45;
T_4.42 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a420_0;
    %or;
    %inv;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.45;
T_4.43 ;
    %load/vec4 v0x556b5b32a030_0;
    %load/vec4 v0x556b5b32a0f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.47, 8;
T_4.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.47, 8;
 ; End of false expr.
    %blend;
T_4.47;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.45;
T_4.44 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a420_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.49, 8;
T_4.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.49, 8;
 ; End of false expr.
    %blend;
T_4.49;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.45;
T_4.45 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x556b5b3294f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %jmp T_4.54;
T_4.50 ;
    %load/vec4 v0x556b5b329bd0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b3295d0_0, 0, 1;
    %jmp T_4.56;
T_4.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b3295d0_0, 0, 1;
T_4.56 ;
    %jmp T_4.54;
T_4.51 ;
    %load/vec4 v0x556b5b329bd0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b3295d0_0, 0, 1;
    %jmp T_4.58;
T_4.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b3295d0_0, 0, 1;
T_4.58 ;
    %jmp T_4.54;
T_4.52 ;
    %load/vec4 v0x556b5b329bd0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_4.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b3295d0_0, 0, 1;
    %jmp T_4.60;
T_4.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b3295d0_0, 0, 1;
T_4.60 ;
    %jmp T_4.54;
T_4.53 ;
    %load/vec4 v0x556b5b329bd0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_4.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b3295d0_0, 0, 1;
    %jmp T_4.62;
T_4.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b3295d0_0, 0, 1;
T_4.62 ;
    %jmp T_4.54;
T_4.54 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x556b5b329bd0_0;
    %load/vec4 v0x556b5b329cb0_0;
    %cmp/e;
    %jmp/0xz  T_4.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b3295d0_0, 0, 1;
    %jmp T_4.64;
T_4.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b3295d0_0, 0, 1;
T_4.64 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x556b5b329bd0_0;
    %load/vec4 v0x556b5b329cb0_0;
    %cmp/ne;
    %jmp/0xz  T_4.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b3295d0_0, 0, 1;
    %jmp T_4.66;
T_4.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b3295d0_0, 0, 1;
T_4.66 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x556b5b329bd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b3295d0_0, 0, 1;
    %jmp T_4.68;
T_4.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b3295d0_0, 0, 1;
T_4.68 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x556b5b329bd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b3295d0_0, 0, 1;
    %jmp T_4.70;
T_4.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b3295d0_0, 0, 1;
T_4.70 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x556b5b32a030_0;
    %load/vec4 v0x556b5b32a1c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a1c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x556b5b32a030_0;
    %load/vec4 v0x556b5b32a1c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.72, 8;
T_4.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.72, 8;
 ; End of false expr.
    %blend;
T_4.72;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a1c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.74, 8;
T_4.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.74, 8;
 ; End of false expr.
    %blend;
T_4.74;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a280_0;
    %pad/u 32;
    %and;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a280_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a280_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x556b5b32a280_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x556b5b329e70_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a1c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b329a10_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a1c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b329a10_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a1c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b329a10_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a1c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b329a10_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a1c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b329a10_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a1c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b329a10_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a1c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b329a10_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x556b5b32a360_0;
    %load/vec4 v0x556b5b32a1c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x556b5b329a10_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x556b5b32b5c0;
T_5 ;
    %wait E_0x556b5b26c970;
    %load/vec4 v0x556b5b32bc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556b5b32b930_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x556b5b32bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x556b5b32ba10_0;
    %assign/vec4 v0x556b5b32b930_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556b5b32ad80;
T_6 ;
    %wait E_0x556b5b26c970;
    %load/vec4 v0x556b5b32b470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556b5b32b0e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x556b5b32b360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x556b5b32b1a0_0;
    %assign/vec4 v0x556b5b32b0e0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x556b5b32a680;
T_7 ;
    %wait E_0x556b5b26c970;
    %load/vec4 v0x556b5b32abd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x556b5b32a970_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x556b5b32aa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x556b5b32aaf0_0;
    %assign/vec4 v0x556b5b32a970_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556b5b328580;
T_8 ;
    %wait E_0x556b5b26c970;
    %vpi_call/w 6 115 "$display", "i_word=%b, active=%h, reg_write=%h", v0x556b5b333ea0_0, v0x556b5b332f60_0, v0x556b5b3359d0_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x556b5b3356c0_0, v0x556b5b335860_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_write_data=%h, result=%d, reg_write_index=%d", v0x556b5b335a90_0, v0x556b5b335f20_0, v0x556b5b335c50_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "pc=%h", v0x556b5b3334e0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x556b5b328580;
T_9 ;
    %wait E_0x556b5b26d020;
    %load/vec4 v0x556b5b333260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x556b5b3335b0_0;
    %load/vec4 v0x556b5b3353a0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x556b5b3352b0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x556b5b333f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x556b5b3335b0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x556b5b333ea0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x556b5b3352b0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x556b5b334000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x556b5b3355d0_0;
    %store/vec4 v0x556b5b3352b0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x556b5b3335b0_0;
    %store/vec4 v0x556b5b3352b0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x556b5b328580;
T_10 ;
    %wait E_0x556b5b26c970;
    %load/vec4 v0x556b5b335df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b333440_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x556b5b3334e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x556b5b333440_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x556b5b2e3110;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b336430_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x556b5b336430_0;
    %inv;
    %store/vec4 v0x556b5b336430_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x556b5b2e3110;
T_12 ;
    %fork t_1, S_0x556b5b308050;
    %jmp t_0;
    .scope S_0x556b5b308050;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b336cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556b5b3364d0_0, 0, 1;
    %wait E_0x556b5b26c970;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556b5b336cb0_0, 0, 1;
    %wait E_0x556b5b26c970;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x556b5b327cb0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x556b5b327fb0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556b5b328250_0, 0, 5;
    %load/vec4 v0x556b5b327cb0_0;
    %store/vec4 v0x556b5b3283c0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556b5b327da0_0, 0, 16;
    %load/vec4 v0x556b5b327fb0_0;
    %load/vec4 v0x556b5b328250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556b5b3283c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556b5b327da0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556b5b327e80_0, 0, 32;
    %load/vec4 v0x556b5b327e80_0;
    %store/vec4 v0x556b5b336b20_0, 0, 32;
    %load/vec4 v0x556b5b327cb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %store/vec4 v0x556b5b336750_0, 0, 32;
    %wait E_0x556b5b26c970;
    %delay 2, 0;
    %load/vec4 v0x556b5b336820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 5 76 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x556b5b336660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 5 77 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x556b5b327cb0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x556b5b327cb0_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x556b5b327cb0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x556b5b327fb0_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x556b5b327bd0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556b5b3284a0_0, 0, 5;
    %load/vec4 v0x556b5b327cb0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x556b5b328250_0, 0, 5;
    %load/vec4 v0x556b5b327cb0_0;
    %store/vec4 v0x556b5b3283c0_0, 0, 5;
    %load/vec4 v0x556b5b327cb0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x556b5b328170_0, 0, 5;
    %load/vec4 v0x556b5b327fb0_0;
    %load/vec4 v0x556b5b328250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556b5b3283c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556b5b328170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556b5b3284a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556b5b327bd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556b5b328090_0, 0, 32;
    %load/vec4 v0x556b5b328090_0;
    %store/vec4 v0x556b5b336b20_0, 0, 32;
    %wait E_0x556b5b26c970;
    %delay 2, 0;
    %load/vec4 v0x556b5b327cb0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x556b5b327cb0_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x556b5b327cb0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x556b5b327fb0_0, 0, 6;
    %load/vec4 v0x556b5b327cb0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x556b5b328250_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x556b5b3283c0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556b5b327da0_0, 0, 16;
    %load/vec4 v0x556b5b327fb0_0;
    %load/vec4 v0x556b5b328250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556b5b3283c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556b5b327da0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556b5b327e80_0, 0, 32;
    %load/vec4 v0x556b5b327e80_0;
    %store/vec4 v0x556b5b336b20_0, 0, 32;
    %wait E_0x556b5b26c970;
    %delay 2, 0;
    %load/vec4 v0x556b5b327cb0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 286331153, 0, 32;
    %load/vec4 v0x556b5b327cb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %and;
    %store/vec4 v0x556b5b327ad0_0, 0, 32;
    %load/vec4 v0x556b5b336bc0_0;
    %load/vec4 v0x556b5b327ad0_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 5 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x556b5b327ad0_0, v0x556b5b336bc0_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x556b5b327cb0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x556b5b327cb0_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x556b5b2e3110;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "test/tb/and_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
