Timing Analyzer report for I2c_MCU_REV_1
Fri May  9 13:49:24 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'sysclk50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'sysclk50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'sysclk50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'sysclk50'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'sysclk50'
 29. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Hold: 'sysclk50'
 31. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Recovery: 'sysclk50'
 33. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Removal: 'sysclk50'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'sysclk50'
 43. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Hold: 'sysclk50'
 45. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Recovery: 'sysclk50'
 47. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Removal: 'sysclk50'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; I2c_MCU_REV_1                                          ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.88        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.3%      ;
;     Processor 3            ;  14.5%      ;
;     Processor 4            ;   9.8%      ;
;     Processors 5-16        ;   3.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; SDC File List                                                                               ;
+---------------------------------------------------------+--------+--------------------------+
; SDC File Path                                           ; Status ; Read at                  ;
+---------------------------------------------------------+--------+--------------------------+
; oblig3.sdc                                              ; OK     ; Fri May  9 13:49:21 2025 ;
; my_MCU/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri May  9 13:49:21 2025 ;
; my_MCU/synthesis/submodules/my_MCU_nios_cpu.sdc         ; OK     ; Fri May  9 13:49:21 2025 ;
+---------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; sysclk50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 55.64 MHz ; 55.64 MHz       ; sysclk50            ;      ;
; 64.45 MHz ; 64.45 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sysclk50            ; 2.028  ; 0.000         ;
; altera_reserved_tck ; 42.242 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sysclk50            ; 0.343 ; 0.000         ;
; altera_reserved_tck ; 0.401 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sysclk50            ; 13.195 ; 0.000         ;
; altera_reserved_tck ; 47.889 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.415 ; 0.000         ;
; sysclk50            ; 5.433 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; sysclk50            ; 9.546  ; 0.000              ;
; altera_reserved_tck ; 49.568 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sysclk50'                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.028 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OE                                           ; EX_IO[0]                                                                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -3.031     ; 4.921      ;
; 2.199 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OUT                                          ; EX_IO[0]                                                                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -3.031     ; 4.750      ;
; 3.353 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SCL~en                                           ; EX_IO[1]                                                                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -3.053     ; 3.574      ;
; 6.442 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a179~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.200     ; 13.396     ;
; 6.502 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a239~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.203     ; 13.333     ;
; 6.820 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a203~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.219     ; 12.999     ;
; 6.835 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a20~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.206     ; 12.997     ;
; 6.836 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a253~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.215     ; 12.987     ;
; 6.855 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a170~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.206     ; 12.977     ;
; 6.858 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a209~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.211     ; 12.969     ;
; 6.870 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a118~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.201     ; 12.967     ;
; 6.887 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a223~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.209     ; 12.942     ;
; 6.896 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a202~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.214     ; 12.928     ;
; 6.978 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a119~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.245     ; 12.815     ;
; 7.002 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a35~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.230     ; 12.806     ;
; 7.021 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a150~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.191     ; 12.826     ;
; 7.022 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a89~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.225     ; 12.791     ;
; 7.039 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a118~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.201     ; 12.798     ;
; 7.040 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a176~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.194     ; 12.804     ;
; 7.045 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a202~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.214     ; 12.779     ;
; 7.046 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a170~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.206     ; 12.786     ;
; 7.047 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a154~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.219     ; 12.772     ;
; 7.051 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a223~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.209     ; 12.778     ;
; 7.178 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a112~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.210     ; 12.650     ;
; 7.179 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a154~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.219     ; 12.640     ;
; 7.183 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a178~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.224     ; 12.631     ;
; 7.204 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a227~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.221     ; 12.613     ;
; 7.215 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a35~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.230     ; 12.593     ;
; 7.238 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a89~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.225     ; 12.575     ;
; 7.416 ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a79~porta_re_reg ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte1_data[7]                                                  ; sysclk50     ; sysclk50    ; 20.000       ; -0.458     ; 12.124     ;
; 7.485 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a185~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.224     ; 12.329     ;
; 7.495 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a242~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.250     ; 12.293     ;
; 7.505 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[18]                                              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|d_write                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.096     ; 12.397     ;
; 7.513 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a119~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.245     ; 12.280     ;
; 7.546 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a85~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.243     ; 12.249     ;
; 7.548 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a153~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.234     ; 12.256     ;
; 7.549 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a47~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.213     ; 12.276     ;
; 7.555 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a177~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.218     ; 12.265     ;
; 7.556 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a113~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.209     ; 12.273     ;
; 7.579 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a57~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.238     ; 12.221     ;
; 7.586 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a45~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.197     ; 12.255     ;
; 7.587 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a7~porta_address_reg0   ; sysclk50     ; sysclk50    ; 20.000       ; -0.194     ; 12.257     ;
; 7.706 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a129~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.216     ; 12.116     ;
; 7.716 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a57~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.238     ; 12.084     ;
; 7.738 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|d_write                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.554     ; 11.706     ;
; 7.760 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a49~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.198     ; 12.080     ;
; 7.781 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                              ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a243~porta_we_reg       ; sysclk50     ; sysclk50    ; 20.000       ; 0.257      ; 12.514     ;
; 7.789 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a55~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; 0.248      ; 12.497     ;
; 7.793 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a249~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.230     ; 12.015     ;
; 7.796 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                              ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a91~porta_we_reg        ; sysclk50     ; sysclk50    ; 20.000       ; 0.219      ; 12.461     ;
; 7.799 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[18]                                              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_valid                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.096     ; 12.103     ;
; 7.801 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[18]                                              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|E_valid_from_R                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.096     ; 12.101     ;
; 7.809 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a99~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.246     ; 11.983     ;
; 7.813 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a148~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; 0.244      ; 12.469     ;
; 7.817 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a248~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.204     ; 12.017     ;
; 7.819 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a9~porta_address_reg0   ; sysclk50     ; sysclk50    ; 20.000       ; -0.225     ; 11.994     ;
; 7.823 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                              ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a68~porta_we_reg        ; sysclk50     ; sysclk50    ; 20.000       ; 0.219      ; 12.434     ;
; 7.828 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a217~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.268     ; 11.942     ;
; 7.828 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                              ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a119~porta_we_reg       ; sysclk50     ; sysclk50    ; 20.000       ; 0.237      ; 12.447     ;
; 7.845 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a254~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.244     ; 11.949     ;
; 7.850 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a121~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.260     ; 11.928     ;
; 7.851 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a104~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; 0.254      ; 12.441     ;
; 7.855 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a199~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.237     ; 11.946     ;
; 7.866 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a146~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.251     ; 11.921     ;
; 7.866 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a130~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.259     ; 11.913     ;
; 7.872 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a84~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.236     ; 11.930     ;
; 7.872 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a249~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.230     ; 11.936     ;
; 7.875 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a23~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.230     ; 11.933     ;
; 7.876 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a208~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; 0.251      ; 12.413     ;
; 7.879 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a210~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.201     ; 11.958     ;
; 7.882 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a25~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.230     ; 11.926     ;
; 7.889 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a86~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.191     ; 11.958     ;
; 7.892 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a9~porta_address_reg0   ; sysclk50     ; sysclk50    ; 20.000       ; -0.225     ; 11.921     ;
; 7.896 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a113~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.209     ; 11.933     ;
; 7.898 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a96~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.200     ; 11.940     ;
; 7.900 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a47~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.213     ; 11.925     ;
; 7.902 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a52~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.205     ; 11.931     ;
; 7.906 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a64~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.224     ; 11.908     ;
; 7.933 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a231~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.219     ; 11.886     ;
; 7.939 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                              ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a9~porta_we_reg         ; sysclk50     ; sysclk50    ; 20.000       ; 0.257      ; 12.356     ;
; 7.948 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                              ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a118~porta_we_reg       ; sysclk50     ; sysclk50    ; 20.000       ; 0.281      ; 12.371     ;
; 7.979 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a222~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.214     ; 11.845     ;
; 8.001 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a229~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.209     ; 11.828     ;
; 8.002 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a214~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.210     ; 11.826     ;
; 8.011 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a99~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.246     ; 11.781     ;
; 8.012 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a217~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.268     ; 11.758     ;
; 8.030 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a243~porta_we_reg       ; sysclk50     ; sysclk50    ; 20.000       ; -0.201     ; 11.807     ;
; 8.032 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a121~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.260     ; 11.746     ;
; 8.032 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a3~porta_address_reg0   ; sysclk50     ; sysclk50    ; 20.000       ; -0.202     ; 11.804     ;
; 8.032 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_valid                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.554     ; 11.412     ;
; 8.034 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|E_valid_from_R                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.554     ; 11.410     ;
; 8.046 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                              ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a28~porta_we_reg        ; sysclk50     ; sysclk50    ; 20.000       ; 0.295      ; 12.287     ;
; 8.049 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a91~porta_we_reg        ; sysclk50     ; sysclk50    ; 20.000       ; -0.239     ; 11.750     ;
; 8.053 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a119~porta_we_reg       ; sysclk50     ; sysclk50    ; 20.000       ; -0.245     ; 11.740     ;
; 8.061 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                              ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a235~porta_we_reg       ; sysclk50     ; sysclk50    ; 20.000       ; 0.236      ; 12.213     ;
; 8.076 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a68~porta_we_reg        ; sysclk50     ; sysclk50    ; 20.000       ; -0.239     ; 11.723     ;
; 8.084 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a11~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.207     ; 11.747     ;
; 8.086 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                              ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a239~porta_we_reg       ; sysclk50     ; sysclk50    ; 20.000       ; 0.255      ; 12.207     ;
; 8.095 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                              ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a120~porta_we_reg       ; sysclk50     ; sysclk50    ; 20.000       ; 0.218      ; 12.161     ;
; 8.097 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a128~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.204     ; 11.737     ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 7.796      ;
; 43.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 6.949      ;
; 43.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.070      ; 6.571      ;
; 43.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 6.378      ;
; 43.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 6.270      ;
; 44.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 5.877      ;
; 44.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 5.593      ;
; 44.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 5.520      ;
; 44.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 5.494      ;
; 44.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 5.480      ;
; 44.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.045      ; 5.439      ;
; 44.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 5.369      ;
; 44.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.049      ; 5.364      ;
; 44.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 5.188      ;
; 45.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.046      ; 4.923      ;
; 45.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 4.816      ;
; 45.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.048      ; 4.711      ;
; 45.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.052      ; 4.543      ;
; 45.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.070      ; 4.297      ;
; 45.945 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.052      ; 4.105      ;
; 45.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.070      ; 4.103      ;
; 46.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.052      ; 3.987      ;
; 46.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 3.978      ;
; 46.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 3.973      ;
; 46.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 3.757      ;
; 46.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.056      ; 3.681      ;
; 46.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.093      ; 3.327      ;
; 46.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.070      ; 3.300      ;
; 47.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.070      ; 2.978      ;
; 47.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.055      ; 2.891      ;
; 47.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 2.725      ;
; 47.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.063      ; 2.533      ;
; 47.585 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 2.488      ;
; 47.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.061      ; 2.393      ;
; 48.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 1.490      ;
; 48.669 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.063      ; 1.392      ;
; 88.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a139~portb_address_reg0                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.392     ; 11.359     ;
; 88.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a66~portb_address_reg0                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.355     ; 11.119     ;
; 88.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 11.672     ;
; 88.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a28~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 11.672     ;
; 88.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a148~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 11.532     ;
; 88.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a28~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.208      ; 11.503     ;
; 88.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.207      ; 11.495     ;
; 88.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a148~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 11.327     ;
; 88.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a56~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 11.305     ;
; 89.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a56~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 11.131     ;
; 89.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a63~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 11.123     ;
; 89.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a146~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 10.965     ;
; 89.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a157~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 10.965     ;
; 89.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a148~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 10.968     ;
; 89.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a103~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 10.749     ;
; 89.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a49~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 10.721     ;
; 89.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a57~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.205      ; 10.713     ;
; 89.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a81~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 10.593     ;
; 89.602 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a37~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 10.592     ;
; 89.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.207      ; 10.621     ;
; 89.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a28~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.208      ; 10.622     ;
; 89.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a71~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 10.398     ;
; 89.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a2~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 10.389     ;
; 89.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a77~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 10.373     ;
; 89.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a109~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 10.241     ;
; 89.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a123~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 10.232     ;
; 89.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[4]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a148~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 10.279     ;
; 89.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a63~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 10.276     ;
; 89.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a56~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 10.277     ;
; 89.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a76~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.133      ; 10.214     ;
; 89.964 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a155~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.142      ; 10.216     ;
; 89.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a157~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 10.242     ;
; 90.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a62~portb_address_reg0                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.401     ; 9.595      ;
; 90.023 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a144~portb_address_reg0                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.408     ; 9.567      ;
; 90.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a146~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 10.192     ;
; 90.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a25~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 10.140     ;
; 90.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a70~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 10.148     ;
; 90.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a121~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.132      ; 10.113     ;
; 90.064 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a42~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 10.121     ;
; 90.106 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a48~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 10.130     ;
; 90.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a116~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 10.087     ;
; 90.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a70~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 10.062     ;
; 90.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a1~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.160      ; 10.052     ;
; 90.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a138~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 10.028     ;
; 90.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 9.626      ;
; 90.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 9.626      ;
; 90.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 9.626      ;
; 90.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 9.626      ;
; 90.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 9.626      ;
; 90.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 9.626      ;
; 90.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 9.626      ;
; 90.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 9.626      ;
; 90.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 9.626      ;
; 90.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 9.626      ;
; 90.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 9.626      ;
; 90.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 9.626      ;
; 90.248 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[10]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a145~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.186      ; 9.976      ;
; 90.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a129~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 9.971      ;
; 90.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a32~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 9.982      ;
; 90.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[4]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a56~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 9.941      ;
; 90.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a104~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.129      ; 9.866      ;
; 90.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a103~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 9.924      ;
; 90.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 9.550      ;
; 90.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 9.550      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sysclk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][17]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a101~porta_datain_reg0 ; sysclk50     ; sysclk50    ; 0.000        ; 0.446      ; 1.011      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a39~porta_address_reg0 ; sysclk50     ; sysclk50    ; 0.000        ; 0.432      ; 0.997      ;
; 0.360 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                               ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.442      ; 1.024      ;
; 0.367 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                               ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.442      ; 1.031      ;
; 0.368 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][52]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a52~porta_datain_reg0  ; sysclk50     ; sysclk50    ; 0.000        ; 0.442      ; 1.032      ;
; 0.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][17]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a17~porta_datain_reg0  ; sysclk50     ; sysclk50    ; 0.000        ; 0.443      ; 1.043      ;
; 0.395 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                               ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.442      ; 1.059      ;
; 0.397 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                               ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.442      ; 1.061      ;
; 0.400 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_ram_rd                                       ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_ram_rd                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready                      ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|write                                                                                                           ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|write                                                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|read                                                                                                            ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|read                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|i_read                                                                                                                                                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|i_read                                                                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_jtag:jtag|rvalid                                                                                                                                                                                      ; my_MCU:inst|my_MCU_jtag:jtag|rvalid                                                                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                   ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                              ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_jtag:jtag|woverflow                                                                                                                                                                                   ; my_MCU:inst|my_MCU_jtag:jtag|woverflow                                                                                                                                                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[1]                                                                                                       ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|jtag_break                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|jtag_break                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|break_on_reset                              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|break_on_reset                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|monitor_go                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|monitor_go                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|resetlatch                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|resetlatch                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[18]                                       ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[18]                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                              ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                   ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_rd                                           ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_rd                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                             ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|hbreak_pending                                                                                                                                                          ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|hbreak_pending                                                                                                                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                                         ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                                            ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|end_begintransfer                                                                                     ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|end_begintransfer                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|d_read                                                                                                                                                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|d_read                                                                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[0]                                                                                                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][59]                                                                                                            ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][59]                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][77]                                                                                                            ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][77]                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|monitor_error                               ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|monitor_error                                  ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_single_step_mode                      ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_single_step_mode                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[0]                                                                                                                                                        ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[0]                                                                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_master_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_master_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_master_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_master_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[0]                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[0]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[1]                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[1]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[3]                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[3]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[1][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[1][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[6][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[6][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[15][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[15][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[15][9]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[15][9]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_prior_tfr_cmd                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_prior_tfr_cmd                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem_used[0]                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|my_MCU_jtag:jtag|ac                                                                                                                                                                                          ; my_MCU:inst|my_MCU_jtag:jtag|ac                                                                                                                                                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                    ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                       ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[0]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[0]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|STATE.sACK                                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|STATE.sACK                                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|my_MCU_jtag:jtag|pause_irq                                                                                                                                                                                   ; my_MCU:inst|my_MCU_jtag:jtag|pause_irq                                                                                                                                                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OE                                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OE                                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OUT                                                                                                                                                    ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OUT                                                                                                                                                       ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sWAITING                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sWAITING                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sIDLE                                                                                                                                        ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sIDLE                                                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sSETTING                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sSETTING                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sSTOPP                                                                                                                                       ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sSTOPP                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|EN                                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|EN                                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|wr_n_internal                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|wr_n_internal                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[3]                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[3]                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[1]                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[1]                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[0]                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[0]                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[2]                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[2]                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[11][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[11][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[12][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[12][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|standard_mode                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|standard_mode                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[3][10]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[3][10]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[6][10]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[6][10]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][10]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][10]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][10]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][10]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|done_rising                                                                                                                                        ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|done_rising                                                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STOPP                                                                                                                                              ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STOPP                                                                                                                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.080      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                          ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.687      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.699      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.699      ;
; 0.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.702      ;
; 0.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.702      ;
; 0.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'sysclk50'                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.195 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[0]                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; 0.262      ; 6.989      ;
; 13.195 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[1]                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; 0.262      ; 6.989      ;
; 13.195 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[2]                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; 0.262      ; 6.989      ;
; 13.195 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[3]                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; 0.262      ; 6.989      ;
; 13.195 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[4]                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; 0.262      ; 6.989      ;
; 13.195 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[5]                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; 0.262      ; 6.989      ;
; 13.195 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[6]                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; 0.262      ; 6.989      ;
; 13.195 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[7]                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; 0.262      ; 6.989      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; sysclk50     ; sysclk50    ; 20.000       ; -0.059     ; 6.536      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; sysclk50     ; sysclk50    ; 20.000       ; -0.059     ; 6.536      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|wait_latency_counter[0]                                                                      ; sysclk50     ; sysclk50    ; 20.000       ; -0.059     ; 6.536      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|wait_latency_counter[1]                                                                      ; sysclk50     ; sysclk50    ; 20.000       ; -0.059     ; 6.536      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.059     ; 6.536      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|woverflow                                                                                                                                                                  ; sysclk50     ; sysclk50    ; 20.000       ; -0.068     ; 6.527      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[18]                                                                                                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.084     ; 6.511      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                                                                                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.084     ; 6.511      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]                                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.084     ; 6.511      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[6]                                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.084     ; 6.511      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|F_pc[16]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.060     ; 6.535      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|F_pc[15]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.060     ; 6.535      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|F_pc[14]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.060     ; 6.535      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|F_pc[13]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.060     ; 6.535      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|F_pc[11]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.060     ; 6.535      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[7]                                                           ; sysclk50     ; sysclk50    ; 20.000       ; -0.068     ; 6.527      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[7]                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.068     ; 6.527      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[14]                                                          ; sysclk50     ; sysclk50    ; 20.000       ; -0.068     ; 6.527      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                             ; sysclk50     ; sysclk50    ; 20.000       ; -0.068     ; 6.527      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[13]                                                          ; sysclk50     ; sysclk50    ; 20.000       ; -0.068     ; 6.527      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                                             ; sysclk50     ; sysclk50    ; 20.000       ; -0.068     ; 6.527      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[4]                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.068     ; 6.527      ;
; 13.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[4]                                                           ; sysclk50     ; sysclk50    ; 20.000       ; -0.068     ; 6.527      ;
; 13.404 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[13]                                                                                                                                                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.082     ; 6.512      ;
; 13.404 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[10]                                                                                                                                                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.082     ; 6.512      ;
; 13.404 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]                                                                                  ; sysclk50     ; sysclk50    ; 20.000       ; -0.059     ; 6.535      ;
; 13.404 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                  ; sysclk50     ; sysclk50    ; 20.000       ; -0.059     ; 6.535      ;
; 13.404 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.059     ; 6.535      ;
; 13.404 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.059     ; 6.535      ;
; 13.404 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress                                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.074     ; 6.520      ;
; 13.404 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_readdata_pre[13]                                                                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.082     ; 6.512      ;
; 13.404 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[13]                                                                                                                                                           ; sysclk50     ; sysclk50    ; 20.000       ; -0.082     ; 6.512      ;
; 13.404 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[13]                                                                          ; sysclk50     ; sysclk50    ; 20.000       ; -0.082     ; 6.512      ;
; 13.404 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_readdata_pre[10]                                                                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.082     ; 6.512      ;
; 13.404 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[10]                                                                                                                                                           ; sysclk50     ; sysclk50    ; 20.000       ; -0.082     ; 6.512      ;
; 13.404 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[10]                                                                          ; sysclk50     ; sysclk50    ; 20.000       ; -0.082     ; 6.512      ;
; 13.413 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; sysclk50     ; sysclk50    ; 20.000       ; -0.070     ; 6.515      ;
; 13.413 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; sysclk50     ; sysclk50    ; 20.000       ; -0.070     ; 6.515      ;
; 13.413 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; sysclk50     ; sysclk50    ; 20.000       ; -0.070     ; 6.515      ;
; 13.413 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; sysclk50     ; sysclk50    ; 20.000       ; -0.070     ; 6.515      ;
; 13.413 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; sysclk50     ; sysclk50    ; 20.000       ; -0.070     ; 6.515      ;
; 13.413 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; sysclk50     ; sysclk50    ; 20.000       ; -0.070     ; 6.515      ;
; 13.413 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[30]                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.049     ; 6.536      ;
; 13.413 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|read1                                                                                                                      ; sysclk50     ; sysclk50    ; 20.000       ; -0.064     ; 6.521      ;
; 13.413 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|read2                                                                                                                      ; sysclk50     ; sysclk50    ; 20.000       ; -0.064     ; 6.521      ;
; 13.413 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.070     ; 6.515      ;
; 13.413 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.070     ; 6.515      ;
; 13.413 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.070     ; 6.515      ;
; 13.413 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.070     ; 6.515      ;
; 13.413 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.070     ; 6.515      ;
; 13.413 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.070     ; 6.515      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[15]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.065     ; 6.519      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[13]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.065     ; 6.519      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[18]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.063     ; 6.521      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[9]                                                                                                                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.068     ; 6.516      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[20]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.062     ; 6.522      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[17]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.063     ; 6.521      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[23]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.068     ; 6.516      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[26]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.065     ; 6.519      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[24]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.065     ; 6.519      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[14]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.063     ; 6.521      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[5]                                                                                                                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.065     ; 6.519      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[30]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.065     ; 6.519      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[29]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.063     ; 6.521      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[28]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.063     ; 6.521      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[27]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.065     ; 6.519      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[12]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.068     ; 6.516      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[2]                                                                                                                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.065     ; 6.519      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[11]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.067     ; 6.517      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[12]                                                                                                                                                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.055     ; 6.529      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[11]                                                                                                                                                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.055     ; 6.529      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; sysclk50     ; sysclk50    ; 20.000       ; -0.063     ; 6.521      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; sysclk50     ; sysclk50    ; 20.000       ; -0.063     ; 6.521      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte3_data[6]                                                                                                                                    ; sysclk50     ; sysclk50    ; 20.000       ; -0.058     ; 6.526      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte3_data[7]                                                                                                                                    ; sysclk50     ; sysclk50    ; 20.000       ; -0.058     ; 6.526      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte3_data[3]                                                                                                                                    ; sysclk50     ; sysclk50    ; 20.000       ; -0.067     ; 6.517      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                    ; sysclk50     ; sysclk50    ; 20.000       ; -0.058     ; 6.526      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                    ; sysclk50     ; sysclk50    ; 20.000       ; -0.058     ; 6.526      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst1                                                                                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.060     ; 6.524      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[5]                                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.065     ; 6.519      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_src2_use_imm                                                                                                                                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.065     ; 6.519      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_logic                                                                                                                                           ; sysclk50     ; sysclk50    ; 20.000       ; -0.064     ; 6.520      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.064     ; 6.520      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[20]                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.062     ; 6.522      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[17]                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.052     ; 6.532      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[18]                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.063     ; 6.521      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[30]                                                          ; sysclk50     ; sysclk50    ; 20.000       ; -0.065     ; 6.519      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[7]                                                                                                                                                            ; sysclk50     ; sysclk50    ; 20.000       ; -0.055     ; 6.529      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst2                                                                                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.060     ; 6.524      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write1                                                                                                                     ; sysclk50     ; sysclk50    ; 20.000       ; -0.060     ; 6.524      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|t_dav                                                                                                                                                                      ; sysclk50     ; sysclk50    ; 20.000       ; -0.060     ; 6.524      ;
; 13.414 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write2                                                                                                                     ; sysclk50     ; sysclk50    ; 20.000       ; -0.060     ; 6.524      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.066      ; 2.175      ;
; 47.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.067      ; 2.172      ;
; 94.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.337      ;
; 94.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.337      ;
; 94.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.337      ;
; 94.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.337      ;
; 94.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.337      ;
; 94.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.337      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.345      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.345      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.336      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.336      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.336      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.336      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.336      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.336      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.336      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.336      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.337      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.337      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.337      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.337      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.337      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.337      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.337      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.345      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.345      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.345      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.345      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.345      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.345      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.345      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.345      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.345      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.345      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.345      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.335      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.335      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.335      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.335      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.335      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.335      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.333      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.333      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.333      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.333      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.333      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.333      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.333      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.333      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 5.330      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 5.330      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 5.330      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 5.330      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 5.330      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 5.330      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 5.330      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 5.326      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 5.326      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 5.326      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 5.326      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 5.326      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 5.326      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 5.326      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.336      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.336      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.336      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.336      ;
; 94.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.336      ;
; 94.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.327      ;
; 94.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.327      ;
; 94.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.327      ;
; 94.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.327      ;
; 94.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.327      ;
; 94.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.327      ;
; 94.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.336      ;
; 94.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.336      ;
; 94.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.336      ;
; 94.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.336      ;
; 94.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.336      ;
; 94.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.318      ;
; 94.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.331      ;
; 94.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.331      ;
; 94.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.331      ;
; 94.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.318      ;
; 94.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.318      ;
; 94.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.318      ;
; 94.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.318      ;
; 94.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.318      ;
; 94.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.318      ;
; 94.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.318      ;
; 94.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.318      ;
; 94.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 5.301      ;
; 94.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 5.301      ;
; 94.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 5.301      ;
; 94.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.310      ;
; 94.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.310      ;
; 94.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.310      ;
; 94.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.301      ;
; 94.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.301      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 1.713      ;
; 1.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 1.713      ;
; 1.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.721      ;
; 1.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.721      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.769      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.769      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.769      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.769      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.769      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.769      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.769      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.769      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.769      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.769      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.769      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.769      ;
; 1.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.933      ;
; 1.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.933      ;
; 1.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.933      ;
; 1.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.036      ;
; 1.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.036      ;
; 1.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.036      ;
; 1.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.036      ;
; 1.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.036      ;
; 1.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.036      ;
; 1.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.036      ;
; 1.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.036      ;
; 1.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.036      ;
; 1.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.036      ;
; 1.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.039      ;
; 1.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.039      ;
; 1.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.039      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.047      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.047      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.047      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.047      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.047      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.047      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.047      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.047      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.047      ;
; 1.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.078      ;
; 1.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.078      ;
; 1.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.078      ;
; 1.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.078      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.103      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.103      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.103      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.103      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.103      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.103      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.103      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.103      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.103      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.103      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.103      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.103      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.182      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.182      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.182      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.182      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.182      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.182      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.182      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.182      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.182      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.182      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.251      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.251      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.251      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.251      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.251      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.251      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.251      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.251      ;
; 1.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.269      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.300      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.300      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.300      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.300      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.300      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.300      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.300      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.300      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.300      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.300      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.300      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.300      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.300      ;
; 2.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.374      ;
; 2.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.386      ;
; 2.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.386      ;
; 3.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.532      ;
; 4.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.097      ;
; 4.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.097      ;
; 4.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.097      ;
; 4.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.097      ;
; 4.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.097      ;
; 4.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.097      ;
; 4.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 5.097      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'sysclk50'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.433 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.583      ; 6.202      ;
; 5.433 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.583      ; 6.202      ;
; 5.433 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.583      ; 6.202      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|fifo_wr                                                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.207      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|read_0                                                                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.208      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.207      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.207      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.207      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.207      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.207      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.207      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.207      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.207      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.144      ; 6.202      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.144      ; 6.202      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.144      ; 6.202      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.144      ; 6.202      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.144      ; 6.202      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.144      ; 6.202      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[22]                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.208      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[21]                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.208      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[20]                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.208      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[19]                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.208      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[18]                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.208      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[17]                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.208      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[16]                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.208      ;
; 5.872 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|fifo_AE                                                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.207      ;
; 5.873 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[30]                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.162      ; 6.221      ;
; 5.873 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|r_val                                                                                                                                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.209      ;
; 5.873 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rvalid                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.209      ;
; 5.873 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rvalid0                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.209      ;
; 5.873 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|r_ena1                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.209      ;
; 5.873 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.209      ;
; 5.873 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.209      ;
; 5.873 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.209      ;
; 5.873 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.209      ;
; 5.873 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.209      ;
; 5.873 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.209      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[4]                                                                                                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.151      ; 6.211      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|rvalid                                                                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.203      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]                                                                                  ; sysclk50     ; sysclk50    ; 0.000        ; 0.152      ; 6.212      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.152      ; 6.212      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.152      ; 6.212      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.148      ; 6.208      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.148      ; 6.208      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|av_waitrequest                                                                                                                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.148      ; 6.208      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.203      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.203      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.203      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.203      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.203      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.203      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                       ; sysclk50     ; sysclk50    ; 0.000        ; 0.148      ; 6.208      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|read_latency_shift_reg[0]                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.209      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                            ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.209      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                            ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.209      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|i_read                                                                                                                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.151      ; 6.211      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte3_data[6]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.152      ; 6.212      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte3_data[7]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.152      ; 6.212      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.152      ; 6.212      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.152      ; 6.212      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator|read_accepted                                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.151      ; 6.211      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_valid                                                                                                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.151      ; 6.211      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst1                                                                                                                       ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.210      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[17]                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.158      ; 6.218      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[15]                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.203      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst2                                                                                                                       ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.210      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write1                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.210      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|t_dav                                                                                                                                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.210      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write2                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.210      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|t_ena~reg0                                                                                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.210      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[15]                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.203      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate1                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.210      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate2                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.210      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|t_pause~reg0                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 6.210      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.209      ;
; 5.874 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[4]                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.151      ; 6.211      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1]                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.210      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|read_latency_shift_reg[0]                                                                       ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.210      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[0]                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.210      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]                                                                                  ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.210      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.210      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[7]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.204      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[12]                                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.155      ; 6.216      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[11]                                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.155      ; 6.216      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[8]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.204      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[3]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.204      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[2]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.204      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[1]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.204      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[0]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.204      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; sysclk50     ; sysclk50    ; 0.000        ; 0.147      ; 6.208      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.147      ; 6.208      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][59]                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.149      ; 6.210      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[7]                                                                                                                                                            ; sysclk50     ; sysclk50    ; 0.000        ; 0.155      ; 6.216      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|read1                                                                                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.146      ; 6.207      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|read2                                                                                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.146      ; 6.207      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[9]                                                                                                                                                            ; sysclk50     ; sysclk50    ; 0.000        ; 0.155      ; 6.216      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_readdata_pre[8]                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.204      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[8]                                                                                                                                                            ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.204      ;
; 5.875 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[8]                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.143      ; 6.204      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 26
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.769
Worst Case Available Settling Time: 38.077 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 58.01 MHz ; 58.01 MHz       ; sysclk50            ;      ;
; 71.37 MHz ; 71.37 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sysclk50            ; 2.761  ; 0.000         ;
; altera_reserved_tck ; 42.994 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sysclk50            ; 0.349 ; 0.000         ;
; altera_reserved_tck ; 0.353 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sysclk50            ; 13.772 ; 0.000         ;
; altera_reserved_tck ; 48.179 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.298 ; 0.000         ;
; sysclk50            ; 4.834 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sysclk50            ; 9.526  ; 0.000             ;
; altera_reserved_tck ; 49.498 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sysclk50'                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.761 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OE                                           ; EX_IO[0]                                                                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -2.744     ; 4.475      ;
; 2.924 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OUT                                          ; EX_IO[0]                                                                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -2.744     ; 4.312      ;
; 3.978 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SCL~en                                           ; EX_IO[1]                                                                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -2.768     ; 3.234      ;
; 7.491 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a179~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.212     ; 12.327     ;
; 7.545 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a239~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.215     ; 12.270     ;
; 7.756 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a170~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.218     ; 12.056     ;
; 7.766 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a118~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.215     ; 12.049     ;
; 7.783 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a223~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.222     ; 12.025     ;
; 7.790 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a202~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.228     ; 12.012     ;
; 7.839 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a203~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.233     ; 11.958     ;
; 7.854 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a20~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.219     ; 11.957     ;
; 7.855 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a253~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.227     ; 11.948     ;
; 7.876 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a209~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.222     ; 11.932     ;
; 8.042 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a119~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.259     ; 11.729     ;
; 8.063 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a154~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.232     ; 11.735     ;
; 8.065 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a35~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.244     ; 11.721     ;
; 8.081 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a35~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.244     ; 11.705     ;
; 8.084 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a150~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.204     ; 11.742     ;
; 8.084 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a89~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.238     ; 11.708     ;
; 8.099 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a118~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.215     ; 11.716     ;
; 8.101 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a154~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.232     ; 11.697     ;
; 8.101 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a176~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.207     ; 11.722     ;
; 8.103 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a202~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.228     ; 11.699     ;
; 8.108 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a170~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.218     ; 11.704     ;
; 8.113 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a223~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.222     ; 11.695     ;
; 8.115 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a89~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.238     ; 11.677     ;
; 8.156 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a112~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.223     ; 11.651     ;
; 8.177 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a178~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.237     ; 11.616     ;
; 8.181 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a227~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.233     ; 11.616     ;
; 8.361 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a47~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.227     ; 11.442     ;
; 8.366 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a177~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.231     ; 11.433     ;
; 8.370 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a119~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.259     ; 11.401     ;
; 8.376 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a113~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.221     ; 11.433     ;
; 8.428 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a57~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.251     ; 11.351     ;
; 8.451 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a185~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.238     ; 11.341     ;
; 8.469 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a242~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.264     ; 11.297     ;
; 8.493 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[18]                                              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|d_write                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.082     ; 11.424     ;
; 8.499 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a153~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.248     ; 11.283     ;
; 8.515 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a85~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.256     ; 11.259     ;
; 8.522 ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a79~porta_re_reg ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte1_data[7]                                                  ; sysclk50     ; sysclk50    ; 20.000       ; -0.407     ; 11.070     ;
; 8.536 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a7~porta_address_reg0   ; sysclk50     ; sysclk50    ; 20.000       ; -0.206     ; 11.288     ;
; 8.538 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a45~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.209     ; 11.283     ;
; 8.596 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a55~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; 0.217      ; 11.651     ;
; 8.618 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a148~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; 0.213      ; 11.625     ;
; 8.638 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a129~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.231     ; 11.161     ;
; 8.645 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a104~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; 0.222      ; 11.607     ;
; 8.647 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a199~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.250     ; 11.133     ;
; 8.666 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a23~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.243     ; 11.121     ;
; 8.669 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a208~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; 0.220      ; 11.581     ;
; 8.690 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|d_write                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.521     ; 10.788     ;
; 8.696 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a64~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.237     ; 11.097     ;
; 8.705 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a57~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.251     ; 11.074     ;
; 8.709 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a249~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.244     ; 11.077     ;
; 8.721 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a9~porta_address_reg0   ; sysclk50     ; sysclk50    ; 20.000       ; -0.238     ; 11.071     ;
; 8.740 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a49~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.210     ; 11.080     ;
; 8.741 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[18]                                              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_valid                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.082     ; 11.176     ;
; 8.751 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a99~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.260     ; 11.019     ;
; 8.756 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[18]                                              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|E_valid_from_R                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.082     ; 11.161     ;
; 8.758 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a231~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.232     ; 11.040     ;
; 8.764 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a217~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.284     ; 10.982     ;
; 8.772 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a210~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.215     ; 11.043     ;
; 8.773 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a249~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.244     ; 11.013     ;
; 8.775 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a217~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.284     ; 10.971     ;
; 8.778 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a99~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.260     ; 10.992     ;
; 8.786 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a121~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.275     ; 10.969     ;
; 8.790 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a248~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.217     ; 11.023     ;
; 8.795 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a121~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.275     ; 10.960     ;
; 8.797 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a9~porta_address_reg0   ; sysclk50     ; sysclk50    ; 20.000       ; -0.238     ; 10.995     ;
; 8.799 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                              ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a243~porta_we_reg       ; sysclk50     ; sysclk50    ; 20.000       ; 0.226      ; 11.457     ;
; 8.800 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a222~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.228     ; 11.002     ;
; 8.802 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a254~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.258     ; 10.970     ;
; 8.818 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a130~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.275     ; 10.937     ;
; 8.819 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a146~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.267     ; 10.944     ;
; 8.821 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a84~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.249     ; 10.960     ;
; 8.823 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a25~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.243     ; 10.964     ;
; 8.823 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a229~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.222     ; 10.985     ;
; 8.826 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                              ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a119~porta_we_reg       ; sysclk50     ; sysclk50    ; 20.000       ; 0.201      ; 11.405     ;
; 8.831 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a96~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.213     ; 10.986     ;
; 8.832 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a113~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.221     ; 10.977     ;
; 8.833 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a47~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.227     ; 10.970     ;
; 8.837 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a52~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.216     ; 10.977     ;
; 8.842 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                              ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a91~porta_we_reg        ; sysclk50     ; sysclk50    ; 20.000       ; 0.189      ; 11.377     ;
; 8.846 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a86~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.204     ; 10.980     ;
; 8.867 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                              ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a68~porta_we_reg        ; sysclk50     ; sysclk50    ; 20.000       ; 0.189      ; 11.352     ;
; 8.908 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a3~porta_address_reg0   ; sysclk50     ; sysclk50    ; 20.000       ; -0.213     ; 10.909     ;
; 8.922 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a255~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; 0.204      ; 11.312     ;
; 8.924 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a214~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.223     ; 10.883     ;
; 8.929 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                              ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a118~porta_we_reg       ; sysclk50     ; sysclk50    ; 20.000       ; 0.245      ; 11.346     ;
; 8.938 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_valid                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.521     ; 10.540     ;
; 8.939 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a81~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.198     ; 10.893     ;
; 8.948 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a102~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; 0.208      ; 11.290     ;
; 8.953 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a60~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.200     ; 10.877     ;
; 8.953 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                               ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|E_valid_from_R                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.521     ; 10.525     ;
; 8.966 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                              ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a9~porta_we_reg         ; sysclk50     ; sysclk50    ; 20.000       ; 0.222      ; 11.286     ;
; 8.970 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a103~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.267     ; 10.793     ;
; 8.972 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a243~porta_we_reg       ; sysclk50     ; sysclk50    ; 20.000       ; -0.213     ; 10.845     ;
; 8.978 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a119~porta_we_reg       ; sysclk50     ; sysclk50    ; 20.000       ; -0.259     ; 10.793     ;
; 8.984 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a180~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.205     ; 10.841     ;
; 8.988 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a128~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.217     ; 10.825     ;
; 9.019 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                               ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a246~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.250     ; 10.761     ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 7.115      ;
; 43.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 6.288      ;
; 44.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 6.056      ;
; 44.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 5.835      ;
; 44.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 5.696      ;
; 44.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 5.420      ;
; 44.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 5.145      ;
; 45.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 5.007      ;
; 45.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 5.000      ;
; 45.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 4.993      ;
; 45.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 4.953      ;
; 45.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.121      ; 4.935      ;
; 45.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 4.882      ;
; 45.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 4.768      ;
; 45.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 4.510      ;
; 45.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 4.385      ;
; 45.865 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 4.253      ;
; 46.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 4.076      ;
; 46.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 3.955      ;
; 46.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 3.780      ;
; 46.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 3.683      ;
; 46.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 3.600      ;
; 46.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 3.596      ;
; 46.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 3.583      ;
; 46.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 3.409      ;
; 46.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.127      ; 3.362      ;
; 47.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 2.969      ;
; 47.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.968      ;
; 47.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 2.675      ;
; 47.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 2.646      ;
; 47.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.494      ;
; 47.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 2.314      ;
; 47.886 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.255      ;
; 47.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 2.184      ;
; 48.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 1.338      ;
; 48.834 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 1.296      ;
; 89.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a139~portb_address_reg0                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.349     ; 10.465     ;
; 89.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a28~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 10.828     ;
; 89.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 10.828     ;
; 89.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a66~portb_address_reg0                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.306     ; 10.295     ;
; 89.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a148~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 10.758     ;
; 89.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a28~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 10.729     ;
; 89.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 10.722     ;
; 89.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a148~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.149      ; 10.505     ;
; 89.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a56~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 10.486     ;
; 89.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a56~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 10.383     ;
; 89.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a63~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 10.375     ;
; 89.964 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a148~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 10.235     ;
; 90.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a146~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.135      ; 10.164     ;
; 90.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a157~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 10.164     ;
; 90.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a57~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 10.073     ;
; 90.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a103~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 10.030     ;
; 90.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 9.912      ;
; 90.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a28~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 9.911      ;
; 90.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a81~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.135      ; 9.823      ;
; 90.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a49~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 9.729      ;
; 90.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a37~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.129      ; 9.582      ;
; 90.608 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a63~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 9.589      ;
; 90.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a56~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 9.590      ;
; 90.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a109~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.118      ; 9.494      ;
; 90.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a76~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.112      ; 9.469      ;
; 90.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a25~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.115      ; 9.445      ;
; 90.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a62~portb_address_reg0                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.353     ; 8.930      ;
; 90.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a70~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.139      ; 9.453      ;
; 90.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a42~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.122      ; 9.427      ;
; 90.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a71~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 9.420      ;
; 90.755 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a2~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.137      ; 9.412      ;
; 90.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a144~portb_address_reg0                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.360     ; 8.879      ;
; 90.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a70~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.139      ; 9.392      ;
; 90.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[4]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a148~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 9.421      ;
; 90.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a138~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.186      ; 9.433      ;
; 90.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a77~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 9.400      ;
; 90.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a32~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 9.389      ;
; 90.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a157~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.161      ; 9.323      ;
; 90.902 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a123~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.117      ; 9.245      ;
; 90.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a146~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.155      ; 9.281      ;
; 90.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a155~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.115      ; 9.229      ;
; 90.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a103~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 9.261      ;
; 90.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a104~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.106      ; 9.147      ;
; 90.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a121~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 9.143      ;
; 90.996 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a15~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 9.133      ;
; 91.005 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a99~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 9.133      ;
; 91.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a48~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 9.162      ;
; 91.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a90~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.085      ; 9.071      ;
; 91.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[10]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a145~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 9.143      ;
; 91.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a61~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 9.071      ;
; 91.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a116~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 9.126      ;
; 91.067 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a1~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.130      ; 9.093      ;
; 91.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a21~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 9.111      ;
; 91.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.791      ;
; 91.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.791      ;
; 91.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.791      ;
; 91.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.791      ;
; 91.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.791      ;
; 91.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.791      ;
; 91.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.791      ;
; 91.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.791      ;
; 91.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.791      ;
; 91.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.791      ;
; 91.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.791      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sysclk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][17]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a101~porta_datain_reg0 ; sysclk50     ; sysclk50    ; 0.000        ; 0.400      ; 0.950      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; sysclk50     ; sysclk50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; sysclk50     ; sysclk50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_ram_rd                                       ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_ram_rd                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready                      ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|write                                                                                                           ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|write                                                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|read                                                                                                            ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|read                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|i_read                                                                                                                                                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|i_read                                                                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[0]                                                                                                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][59]                                                                                                            ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][59]                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][77]                                                                                                            ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][77]                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_jtag:jtag|rvalid                                                                                                                                                                                      ; my_MCU:inst|my_MCU_jtag:jtag|rvalid                                                                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                   ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                              ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_jtag:jtag|woverflow                                                                                                                                                                                   ; my_MCU:inst|my_MCU_jtag:jtag|woverflow                                                                                                                                                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[1]                                                                                                       ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|monitor_error                               ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|monitor_error                                  ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|jtag_break                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|jtag_break                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|break_on_reset                              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|break_on_reset                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|monitor_go                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|monitor_go                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|resetlatch                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|resetlatch                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[18]                                       ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[18]                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_single_step_mode                      ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_single_step_mode                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                              ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                   ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_rd                                           ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_rd                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[0]                                                                                                                                                        ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[0]                                                                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_master_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_master_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_master_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_master_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem_used[0]                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[0]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[0]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|STATE.sACK                                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|STATE.sACK                                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OE                                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OE                                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OUT                                                                                                                                                    ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OUT                                                                                                                                                       ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                             ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|hbreak_pending                                                                                                                                                          ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|hbreak_pending                                                                                                                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                                         ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                                            ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|end_begintransfer                                                                                     ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|end_begintransfer                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sWAITING                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sWAITING                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sIDLE                                                                                                                                        ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sIDLE                                                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sSETTING                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sSETTING                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sSTOPP                                                                                                                                       ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sSTOPP                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|EN                                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|EN                                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|wr_n_internal                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|wr_n_internal                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[3]                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[3]                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[1]                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[1]                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[0]                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[0]                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[2]                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[2]                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[1][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[1][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[6][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[6][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[11][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[11][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[12][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[12][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[15][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[15][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[15][9]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[15][9]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|done_rising                                                                                                                                        ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|done_rising                                                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_internal                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_internal                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|my_MCU_jtag:jtag|ac                                                                                                                                                                                          ; my_MCU:inst|my_MCU_jtag:jtag|ac                                                                                                                                                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                    ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                       ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|d_read                                                                                                                                                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|d_read                                                                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|ack_n                                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|ack_n                                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; my_MCU:inst|my_MCU_jtag:jtag|pause_irq                                                                                                                                                                                   ; my_MCU:inst|my_MCU_jtag:jtag|pause_irq                                                                                                                                                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a39~porta_address_reg0 ; sysclk50     ; sysclk50    ; 0.000        ; 0.384      ; 0.940      ;
; 0.355 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[0]                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[0]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[1]                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[1]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[3]                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[3]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|standard_mode                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|standard_mode                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[3][10]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[3][10]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[6][10]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[6][10]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][10]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][10]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][10]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][10]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_prior_tfr_cmd                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_prior_tfr_cmd                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STOPP                                                                                                                                              ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STOPP                                                                                                                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|PHASE.pMID                                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|PHASE.pMID                                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|PHASE.pEND                                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|PHASE.pEND                                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|PHASE.pIDLE                                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|PHASE.pIDLE                                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.071      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                          ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.624      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.631      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.632      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.636      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.643      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.643      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.645      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'sysclk50'                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.772 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[0]                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; 0.232      ; 6.391      ;
; 13.772 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[1]                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; 0.232      ; 6.391      ;
; 13.772 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[2]                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; 0.232      ; 6.391      ;
; 13.772 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[3]                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; 0.232      ; 6.391      ;
; 13.772 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[4]                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; 0.232      ; 6.391      ;
; 13.772 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[5]                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; 0.232      ; 6.391      ;
; 13.772 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[6]                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; 0.232      ; 6.391      ;
; 13.772 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[7]                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; 0.232      ; 6.391      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 5.981      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 5.981      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|wait_latency_counter[0]                                                                      ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 5.981      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|wait_latency_counter[1]                                                                      ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 5.981      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 5.981      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|woverflow                                                                                                                                                                  ; sysclk50     ; sysclk50    ; 20.000       ; -0.056     ; 5.972      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]                                                                                  ; sysclk50     ; sysclk50    ; 20.000       ; -0.048     ; 5.980      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                  ; sysclk50     ; sysclk50    ; 20.000       ; -0.048     ; 5.980      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.048     ; 5.980      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.048     ; 5.980      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|F_pc[16]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.049     ; 5.979      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|F_pc[15]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.049     ; 5.979      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|F_pc[14]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.049     ; 5.979      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|F_pc[13]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.049     ; 5.979      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|F_pc[11]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.049     ; 5.979      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[7]                                                           ; sysclk50     ; sysclk50    ; 20.000       ; -0.056     ; 5.972      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[7]                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.056     ; 5.972      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[14]                                                          ; sysclk50     ; sysclk50    ; 20.000       ; -0.056     ; 5.972      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                             ; sysclk50     ; sysclk50    ; 20.000       ; -0.056     ; 5.972      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[13]                                                          ; sysclk50     ; sysclk50    ; 20.000       ; -0.056     ; 5.972      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                                             ; sysclk50     ; sysclk50    ; 20.000       ; -0.056     ; 5.972      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[4]                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.056     ; 5.972      ;
; 13.971 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[4]                                                           ; sysclk50     ; sysclk50    ; 20.000       ; -0.056     ; 5.972      ;
; 13.972 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[13]                                                                                                                                                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.069     ; 5.958      ;
; 13.972 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[10]                                                                                                                                                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.069     ; 5.958      ;
; 13.972 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress                                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.062     ; 5.965      ;
; 13.972 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_readdata_pre[13]                                                                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.069     ; 5.958      ;
; 13.972 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[13]                                                                                                                                                           ; sysclk50     ; sysclk50    ; 20.000       ; -0.069     ; 5.958      ;
; 13.972 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[13]                                                                          ; sysclk50     ; sysclk50    ; 20.000       ; -0.069     ; 5.958      ;
; 13.972 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_readdata_pre[10]                                                                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.069     ; 5.958      ;
; 13.972 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[10]                                                                                                                                                           ; sysclk50     ; sysclk50    ; 20.000       ; -0.069     ; 5.958      ;
; 13.972 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[10]                                                                          ; sysclk50     ; sysclk50    ; 20.000       ; -0.069     ; 5.958      ;
; 13.973 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[18]                                                                                                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.073     ; 5.953      ;
; 13.973 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                                                                                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.073     ; 5.953      ;
; 13.973 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]                                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.073     ; 5.953      ;
; 13.973 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[6]                                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.073     ; 5.953      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[15]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.053     ; 5.964      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[13]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.053     ; 5.964      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[9]                                                                                                                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.056     ; 5.961      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[23]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.056     ; 5.961      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[26]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.053     ; 5.964      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[24]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.053     ; 5.964      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[5]                                                                                                                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.053     ; 5.964      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[4]                                                                                                                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 5.970      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[30]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.053     ; 5.964      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[29]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.051     ; 5.966      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[28]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.051     ; 5.966      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[27]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.053     ; 5.964      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[12]                                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.056     ; 5.961      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[2]                                                                                                                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.053     ; 5.964      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|fifo_wr                                                                                                                                                                    ; sysclk50     ; sysclk50    ; 20.000       ; -0.051     ; 5.966      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1]                                                                                          ; sysclk50     ; sysclk50    ; 20.000       ; -0.049     ; 5.968      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|read_latency_shift_reg[0]                                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.049     ; 5.968      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[0]                                                                                          ; sysclk50     ; sysclk50    ; 20.000       ; -0.049     ; 5.968      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]                                                                                  ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 5.970      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]                                                                                  ; sysclk50     ; sysclk50    ; 20.000       ; -0.049     ; 5.968      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 5.970      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 5.970      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress                                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.049     ; 5.968      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                          ; sysclk50     ; sysclk50    ; 20.000       ; -0.050     ; 5.967      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                          ; sysclk50     ; sysclk50    ; 20.000       ; -0.050     ; 5.967      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|av_waitrequest                                                                                                                                                             ; sysclk50     ; sysclk50    ; 20.000       ; -0.050     ; 5.967      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; sysclk50     ; sysclk50    ; 20.000       ; -0.050     ; 5.967      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; sysclk50     ; sysclk50    ; 20.000       ; -0.050     ; 5.967      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|read_0                                                                                                                                                                     ; sysclk50     ; sysclk50    ; 20.000       ; -0.050     ; 5.967      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.050     ; 5.967      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|i_read                                                                                                                                                 ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 5.970      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte3_data[6]                                                                                                                                    ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 5.970      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte3_data[7]                                                                                                                                    ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 5.970      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                    ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 5.970      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                    ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 5.970      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator|read_accepted                                                                 ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 5.970      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_valid                                                                                                                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 5.970      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst1                                                                                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.048     ; 5.969      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[5]                                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.053     ; 5.964      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_src2_use_imm                                                                                                                                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.053     ; 5.964      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_logic                                                                                                                                           ; sysclk50     ; sysclk50    ; 20.000       ; -0.052     ; 5.965      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.052     ; 5.965      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[17]                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.040     ; 5.977      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][59]                                                                                           ; sysclk50     ; sysclk50    ; 20.000       ; -0.049     ; 5.968      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[30]                                                          ; sysclk50     ; sysclk50    ; 20.000       ; -0.053     ; 5.964      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst2                                                                                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.048     ; 5.969      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write1                                                                                                                     ; sysclk50     ; sysclk50    ; 20.000       ; -0.048     ; 5.969      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|t_dav                                                                                                                                                                      ; sysclk50     ; sysclk50    ; 20.000       ; -0.048     ; 5.969      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write2                                                                                                                     ; sysclk50     ; sysclk50    ; 20.000       ; -0.048     ; 5.969      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|t_ena~reg0                                                                                                                 ; sysclk50     ; sysclk50    ; 20.000       ; -0.048     ; 5.969      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|r_val                                                                                                                                                                      ; sysclk50     ; sysclk50    ; 20.000       ; -0.049     ; 5.968      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rvalid                                                                                                                     ; sysclk50     ; sysclk50    ; 20.000       ; -0.049     ; 5.968      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rvalid0                                                                                                                    ; sysclk50     ; sysclk50    ; 20.000       ; -0.049     ; 5.968      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|r_ena1                                                                                                                     ; sysclk50     ; sysclk50    ; 20.000       ; -0.049     ; 5.968      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; sysclk50     ; sysclk50    ; 20.000       ; -0.051     ; 5.966      ;
; 13.982 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; sysclk50     ; sysclk50    ; 20.000       ; -0.051     ; 5.966      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 1.956      ;
; 48.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 1.954      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.876      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.876      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.867      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.867      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.867      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.867      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.867      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.867      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.867      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.867      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.868      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.868      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.868      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.868      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.868      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.868      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.868      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.876      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.876      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.876      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.876      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.876      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.876      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.876      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.876      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.876      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.876      ;
; 95.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.876      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.867      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.867      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.867      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.867      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.867      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.867      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.863      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.863      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.863      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.863      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.863      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.863      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.863      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.863      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.866      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.866      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.866      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.866      ;
; 95.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.866      ;
; 95.036 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.865      ;
; 95.036 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.865      ;
; 95.036 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.865      ;
; 95.036 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.865      ;
; 95.036 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.865      ;
; 95.036 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.865      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.859      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.859      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.859      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.859      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.859      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.859      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.859      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.866      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.866      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.866      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.866      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.866      ;
; 95.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.855      ;
; 95.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.855      ;
; 95.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.855      ;
; 95.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.855      ;
; 95.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.855      ;
; 95.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.855      ;
; 95.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.855      ;
; 95.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.856      ;
; 95.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.856      ;
; 95.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.856      ;
; 95.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.856      ;
; 95.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.856      ;
; 95.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.856      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.847      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.842      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.829      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.860      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.860      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.860      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.829      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.829      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.842      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.842      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.847      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.847      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.847      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.847      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.847      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.847      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.847      ;
; 95.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.847      ;
; 95.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.831      ;
; 95.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.831      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.569      ;
; 1.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.569      ;
; 1.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.579      ;
; 1.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.579      ;
; 1.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.621      ;
; 1.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.621      ;
; 1.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.621      ;
; 1.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.621      ;
; 1.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.621      ;
; 1.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.621      ;
; 1.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.621      ;
; 1.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.621      ;
; 1.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.621      ;
; 1.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.621      ;
; 1.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.621      ;
; 1.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.621      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 1.773      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 1.773      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 1.773      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.871      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.871      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.871      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.871      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.871      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.871      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.871      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.871      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.871      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.871      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 1.874      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 1.874      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 1.874      ;
; 1.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.885      ;
; 1.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.885      ;
; 1.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.885      ;
; 1.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.885      ;
; 1.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.885      ;
; 1.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.885      ;
; 1.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.885      ;
; 1.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.885      ;
; 1.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.885      ;
; 1.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.905      ;
; 1.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.905      ;
; 1.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.905      ;
; 1.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.905      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.925      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.925      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.925      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.925      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.925      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.925      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.925      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.925      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.925      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.925      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.925      ;
; 1.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.925      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.980      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.980      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.980      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.980      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.980      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.980      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.980      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.980      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.980      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.980      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.046      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.046      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.046      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.046      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.046      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.046      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.046      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.046      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.078      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.109      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.109      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.109      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.109      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.109      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.109      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.109      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.109      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.109      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.109      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.109      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.109      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.109      ;
; 1.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.181      ;
; 1.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.186      ;
; 1.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.186      ;
; 2.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.242      ;
; 4.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.568      ;
; 4.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.568      ;
; 4.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.568      ;
; 4.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.568      ;
; 4.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.568      ;
; 4.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.568      ;
; 4.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.568      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'sysclk50'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.834 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.552      ; 5.557      ;
; 4.834 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.552      ; 5.557      ;
; 4.834 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.552      ; 5.557      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|rvalid                                                                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.132      ; 5.562      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[12]                                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.145      ; 5.575      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[11]                                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.145      ; 5.575      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.132      ; 5.562      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.132      ; 5.562      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.132      ; 5.562      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.132      ; 5.562      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.132      ; 5.562      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.132      ; 5.562      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|read_latency_shift_reg[0]                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.568      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                            ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.568      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                            ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.568      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte3_data[6]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.141      ; 5.571      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte3_data[7]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.141      ; 5.571      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.141      ; 5.571      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.141      ; 5.571      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_single_step_mode     ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.568      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[17]                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.147      ; 5.577      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[30]                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.150      ; 5.580      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[7]                                                                                                                                                            ; sysclk50     ; sysclk50    ; 0.000        ; 0.145      ; 5.575      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[15]                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.132      ; 5.562      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[15]                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.132      ; 5.562      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|read1                                                                                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.136      ; 5.566      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|read2                                                                                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.136      ; 5.566      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[9]                                                                                                                                                            ; sysclk50     ; sysclk50    ; 0.000        ; 0.145      ; 5.575      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[2]                                                                                                                                                            ; sysclk50     ; sysclk50    ; 0.000        ; 0.145      ; 5.575      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[0]           ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.568      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.568      ;
; 5.259 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_ienable[31]          ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.568      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[9]                                                                                                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.131      ; 5.562      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[23]                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.131      ; 5.562      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[5]                                                                                                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.135      ; 5.566      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[4]                                                                                                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.140      ; 5.571      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[12]                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.131      ; 5.562      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[2]                                                                                                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.135      ; 5.566      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|fifo_wr                                                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.136      ; 5.567      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1]                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.569      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|read_latency_shift_reg[0]                                                                       ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.569      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[0]                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.569      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]                                                                                  ; sysclk50     ; sysclk50    ; 0.000        ; 0.141      ; 5.572      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]                                                                                  ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.569      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.141      ; 5.572      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.141      ; 5.572      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.569      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.137      ; 5.568      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[7]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.133      ; 5.564      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[8]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.133      ; 5.564      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[3]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.133      ; 5.564      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[2]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.133      ; 5.564      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[1]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.133      ; 5.564      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[0]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.133      ; 5.564      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.137      ; 5.568      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|av_waitrequest                                                                                                                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.137      ; 5.568      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; sysclk50     ; sysclk50    ; 0.000        ; 0.130      ; 5.561      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; sysclk50     ; sysclk50    ; 0.000        ; 0.130      ; 5.561      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; sysclk50     ; sysclk50    ; 0.000        ; 0.130      ; 5.561      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; sysclk50     ; sysclk50    ; 0.000        ; 0.130      ; 5.561      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; sysclk50     ; sysclk50    ; 0.000        ; 0.130      ; 5.561      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; sysclk50     ; sysclk50    ; 0.000        ; 0.130      ; 5.561      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; sysclk50     ; sysclk50    ; 0.000        ; 0.137      ; 5.568      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.137      ; 5.568      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|read_0                                                                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.137      ; 5.568      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                       ; sysclk50     ; sysclk50    ; 0.000        ; 0.137      ; 5.568      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|i_read                                                                                                                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.140      ; 5.571      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte3_data[3]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.132      ; 5.563      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator|read_accepted                                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.140      ; 5.571      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_valid                                                                                                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.140      ; 5.571      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst1                                                                                                                       ; sysclk50     ; sysclk50    ; 0.000        ; 0.139      ; 5.570      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[5]                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.135      ; 5.566      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_src2_use_imm                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.135      ; 5.566      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_logic                                                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.135      ; 5.566      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.135      ; 5.566      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][59]                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.569      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rst2                                                                                                                       ; sysclk50     ; sysclk50    ; 0.000        ; 0.139      ; 5.570      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write1                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.139      ; 5.570      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|t_dav                                                                                                                                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.139      ; 5.570      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write2                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.139      ; 5.570      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|t_ena~reg0                                                                                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.139      ; 5.570      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|r_val                                                                                                                                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.569      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rvalid                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.569      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rvalid0                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.569      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|r_ena1                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.569      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; sysclk50     ; sysclk50    ; 0.000        ; 0.136      ; 5.567      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; sysclk50     ; sysclk50    ; 0.000        ; 0.136      ; 5.567      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; sysclk50     ; sysclk50    ; 0.000        ; 0.136      ; 5.567      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; sysclk50     ; sysclk50    ; 0.000        ; 0.136      ; 5.567      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; sysclk50     ; sysclk50    ; 0.000        ; 0.136      ; 5.567      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; sysclk50     ; sysclk50    ; 0.000        ; 0.136      ; 5.567      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; sysclk50     ; sysclk50    ; 0.000        ; 0.136      ; 5.567      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.136      ; 5.567      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.569      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.569      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.569      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.569      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.569      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.138      ; 5.569      ;
; 5.260 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.131      ; 5.562      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 26
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.769
Worst Case Available Settling Time: 38.271 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sysclk50            ; 5.725  ; 0.000         ;
; altera_reserved_tck ; 46.110 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sysclk50            ; 0.131 ; 0.000         ;
; altera_reserved_tck ; 0.180 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sysclk50            ; 16.333 ; 0.000         ;
; altera_reserved_tck ; 49.129 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.681 ; 0.000         ;
; sysclk50            ; 2.758 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sysclk50            ; 9.199  ; 0.000             ;
; altera_reserved_tck ; 49.454 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sysclk50'                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.725  ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OE  ; EX_IO[0]                                                                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -1.535     ; 2.720      ;
; 5.902  ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OUT ; EX_IO[0]                                                                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -1.535     ; 2.543      ;
; 6.449  ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SCL~en  ; EX_IO[1]                                                                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -1.564     ; 1.967      ;
; 9.594  ; EX_IO[0]                                                              ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff1                                ; sysclk50     ; sysclk50    ; 20.000       ; 1.449      ; 1.842      ;
; 12.300 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a179~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.120     ; 7.589      ;
; 12.333 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a239~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.123     ; 7.553      ;
; 12.520 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a203~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.140     ; 7.349      ;
; 12.523 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a20~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.126     ; 7.360      ;
; 12.523 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a253~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.136     ; 7.350      ;
; 12.533 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a209~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.130     ; 7.346      ;
; 12.587 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a170~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.128     ; 7.294      ;
; 12.595 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a119~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.169     ; 7.245      ;
; 12.597 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a118~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.124     ; 7.288      ;
; 12.603 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a223~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.133     ; 7.273      ;
; 12.612 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a202~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.137     ; 7.260      ;
; 12.618 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a35~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.155     ; 7.236      ;
; 12.638 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a89~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.148     ; 7.223      ;
; 12.639 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a150~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.114     ; 7.256      ;
; 12.649 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a118~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.124     ; 7.236      ;
; 12.649 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a176~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.118     ; 7.242      ;
; 12.651 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a223~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.133     ; 7.225      ;
; 12.651 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a154~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.142     ; 7.216      ;
; 12.652 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a202~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.137     ; 7.220      ;
; 12.657 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a170~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.128     ; 7.224      ;
; 12.716 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a112~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.134     ; 7.159      ;
; 12.720 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a178~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.145     ; 7.144      ;
; 12.733 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a227~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.144     ; 7.132      ;
; 12.768 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a154~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.142     ; 7.099      ;
; 12.786 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a35~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.155     ; 7.068      ;
; 12.799 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a89~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.148     ; 7.062      ;
; 12.886 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a185~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.150     ; 6.973      ;
; 12.891 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a242~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.171     ; 6.947      ;
; 12.922 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a153~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.159     ; 6.928      ;
; 12.932 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a85~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.164     ; 6.913      ;
; 12.952 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a119~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.169     ; 6.888      ;
; 12.964 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a45~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.120     ; 6.925      ;
; 12.968 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a7~porta_address_reg0   ; sysclk50     ; sysclk50    ; 20.000       ; -0.117     ; 6.924      ;
; 13.000 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a57~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.162     ; 6.847      ;
; 13.013 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a57~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.162     ; 6.834      ;
; 13.026 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a47~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.137     ; 6.846      ;
; 13.028 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a113~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.132     ; 6.849      ;
; 13.029 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a177~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.141     ; 6.839      ;
; 13.043 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a129~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.141     ; 6.825      ;
; 13.062 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a249~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.155     ; 6.792      ;
; 13.064 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a49~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.126     ; 6.819      ;
; 13.066 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a99~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.172     ; 6.771      ;
; 13.074 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a217~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.193     ; 6.742      ;
; 13.083 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a121~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.186     ; 6.740      ;
; 13.086 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a55~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; 0.121      ; 7.044      ;
; 13.089 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a9~porta_address_reg0   ; sysclk50     ; sysclk50    ; 20.000       ; -0.148     ; 6.772      ;
; 13.094 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a248~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.132     ; 6.783      ;
; 13.097 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a148~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; 0.117      ; 7.029      ;
; 13.102 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a254~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.173     ; 6.734      ;
; 13.109 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a146~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.180     ; 6.720      ;
; 13.110 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a130~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.187     ; 6.712      ;
; 13.115 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a84~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.157     ; 6.737      ;
; 13.122 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a104~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; 0.127      ; 7.014      ;
; 13.128 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a25~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.151     ; 6.730      ;
; 13.135 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a208~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; 0.124      ; 6.998      ;
; 13.136 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a113~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.132     ; 6.741      ;
; 13.139 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a47~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.137     ; 6.733      ;
; 13.140 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a86~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.114     ; 6.755      ;
; 13.140 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a96~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.123     ; 6.746      ;
; 13.143 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a52~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.127     ; 6.739      ;
; 13.166 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a249~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.155     ; 6.688      ;
; 13.185 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a9~porta_address_reg0   ; sysclk50     ; sysclk50    ; 20.000       ; -0.148     ; 6.676      ;
; 13.187 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a199~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.161     ; 6.661      ;
; 13.187 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a210~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.129     ; 6.693      ;
; 13.199 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a23~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.154     ; 6.656      ;
; 13.212 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a231~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.142     ; 6.655      ;
; 13.214 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a214~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.134     ; 6.661      ;
; 13.218 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a64~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.147     ; 6.644      ;
; 13.228 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a3~porta_address_reg0   ; sysclk50     ; sysclk50    ; 20.000       ; -0.118     ; 6.663      ;
; 13.234 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a99~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.172     ; 6.603      ;
; 13.235 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a217~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.193     ; 6.581      ;
; 13.242 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a121~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.186     ; 6.581      ;
; 13.243 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a222~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.137     ; 6.629      ;
; 13.247 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a11~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.135     ; 6.627      ;
; 13.249 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a110~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.186     ; 6.574      ;
; 13.250 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a229~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.133     ; 6.626      ;
; 13.268 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a62~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.166     ; 6.575      ;
; 13.273 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a196~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.139     ; 6.597      ;
; 13.276 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a237~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.145     ; 6.588      ;
; 13.282 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a255~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; 0.109      ; 6.836      ;
; 13.289 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a231~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.142     ; 6.578      ;
; 13.289 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a128~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.132     ; 6.588      ;
; 13.292 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a74~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.124     ; 6.593      ;
; 13.300 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a232~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.138     ; 6.571      ;
; 13.301 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a102~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; 0.113      ; 6.821      ;
; 13.303 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a200~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.123     ; 6.583      ;
; 13.303 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a80~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.123     ; 6.583      ;
; 13.304 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a199~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.161     ; 6.544      ;
; 13.307 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a222~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.137     ; 6.565      ;
; 13.309 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a64~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.147     ; 6.553      ;
; 13.312 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a23~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.154     ; 6.543      ;
; 13.316 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a177~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.141     ; 6.552      ;
; 13.317 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a79~porta_address_reg0  ; sysclk50     ; sysclk50    ; 20.000       ; -0.121     ; 6.571      ;
; 13.319 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a131~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.125     ; 6.565      ;
; 13.321 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a162~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.173     ; 6.515      ;
; 13.326 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]      ; my_MCU:inst|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ram_block1a238~porta_address_reg0 ; sysclk50     ; sysclk50    ; 20.000       ; -0.159     ; 6.524      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 4.122      ;
; 46.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 3.553      ;
; 46.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 3.355      ;
; 46.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.256      ;
; 47.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 3.202      ;
; 47.285 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.975      ;
; 47.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.824      ;
; 47.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.784      ;
; 47.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.766      ;
; 47.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.731      ;
; 47.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.714      ;
; 47.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.703      ;
; 47.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.626      ;
; 47.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.631      ;
; 47.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 2.531      ;
; 47.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.474      ;
; 47.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.353      ;
; 48.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.240      ;
; 48.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 2.089      ;
; 48.214 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.028      ;
; 48.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.992      ;
; 48.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.963      ;
; 48.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.922      ;
; 48.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.917      ;
; 48.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.827      ;
; 48.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.801      ;
; 48.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.688      ;
; 48.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.649      ;
; 48.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.560      ;
; 48.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.431      ;
; 48.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.368      ;
; 48.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.292      ;
; 48.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.251      ;
; 49.021 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|sr[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.235      ;
; 49.540 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 0.708      ;
; 49.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 0.712      ;
; 93.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a28~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 6.478      ;
; 93.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 6.478      ;
; 93.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a148~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 6.362      ;
; 93.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 6.337      ;
; 93.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a28~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 6.333      ;
; 93.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a148~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 6.278      ;
; 93.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a56~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 6.272      ;
; 93.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a139~portb_address_reg0                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.202     ; 5.879      ;
; 93.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a148~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 6.142      ;
; 93.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a56~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 6.128      ;
; 93.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a63~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 6.119      ;
; 94.001 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a49~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 6.085      ;
; 94.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a146~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.069      ; 6.067      ;
; 94.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a157~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 6.066      ;
; 94.073 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a37~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.048      ; 5.984      ;
; 94.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a57~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 6.021      ;
; 94.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a66~portb_address_reg0                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.162     ; 5.726      ;
; 94.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a28~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 5.943      ;
; 94.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 5.942      ;
; 94.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a71~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.059      ; 5.897      ;
; 94.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a2~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.053      ; 5.889      ;
; 94.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a103~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 5.907      ;
; 94.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a77~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.071      ; 5.883      ;
; 94.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a81~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.065      ; 5.855      ;
; 94.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a123~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.038      ; 5.778      ;
; 94.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a155~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.031      ; 5.763      ;
; 94.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[4]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a148~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 5.815      ;
; 94.290 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a157~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.085      ; 5.804      ;
; 94.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a146~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.081      ; 5.778      ;
; 94.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a121~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.024      ; 5.698      ;
; 94.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a116~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.059      ; 5.718      ;
; 94.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a63~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 5.744      ;
; 94.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a56~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 5.744      ;
; 94.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a1~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.045      ; 5.695      ;
; 94.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a48~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.088      ; 5.704      ;
; 94.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a109~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.048      ; 5.641      ;
; 94.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[10]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a145~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.076      ; 5.656      ;
; 94.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a76~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.046      ; 5.626      ;
; 94.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a129~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 5.617      ;
; 94.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a138~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 5.628      ;
; 94.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[4]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a56~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 5.617      ;
; 94.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a81~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 5.588      ;
; 94.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[4]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a28~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 5.606      ;
; 94.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a25~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.039      ; 5.545      ;
; 94.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a76~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.058      ; 5.563      ;
; 94.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a32~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.088      ; 5.587      ;
; 94.514 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a70~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.058      ; 5.553      ;
; 94.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a42~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.046      ; 5.538      ;
; 94.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[4]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 5.582      ;
; 94.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a103~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 5.538      ;
; 94.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a70~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.058      ; 5.507      ;
; 94.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a21~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 5.496      ;
; 94.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a154~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 5.514      ;
; 94.593 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[12]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a33~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 5.514      ;
; 94.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[10]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a78~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.065      ; 5.469      ;
; 94.610 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 5.499      ;
; 94.610 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a70~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.058      ; 5.457      ;
; 94.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a148~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 5.490      ;
; 94.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a104~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.037      ; 5.424      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[10]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a68~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.054      ; 5.434      ;
; 94.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a28~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 5.476      ;
; 94.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a34~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.041      ; 5.404      ;
; 94.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[9]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a104~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.049      ; 5.390      ;
; 94.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a90~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.017      ; 5.354      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sysclk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][17]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a101~porta_datain_reg0 ; sysclk50     ; sysclk50    ; 0.000        ; 0.228      ; 0.463      ;
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a39~porta_address_reg0 ; sysclk50     ; sysclk50    ; 0.000        ; 0.218      ; 0.457      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][52]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a52~porta_datain_reg0  ; sysclk50     ; sysclk50    ; 0.000        ; 0.225      ; 0.479      ;
; 0.152 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                               ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.227      ; 0.483      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][17]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a17~porta_datain_reg0  ; sysclk50     ; sysclk50    ; 0.000        ; 0.226      ; 0.484      ;
; 0.155 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                               ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.227      ; 0.486      ;
; 0.163 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                               ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.227      ; 0.494      ;
; 0.167 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                               ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.227      ; 0.498      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[2][75]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ram_block1a159~porta_datain_reg0 ; sysclk50     ; sysclk50    ; 0.000        ; 0.218      ; 0.493      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_ram_rd                                       ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_ram_rd                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready                      ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|write                                                                                                           ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|write                                                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|read                                                                                                            ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|read                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|i_read                                                                                                                                                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|i_read                                                                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[0]                                                                                                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][59]                                                                                                            ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][59]                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][77]                                                                                                            ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][77]                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_jtag:jtag|rvalid                                                                                                                                                                                      ; my_MCU:inst|my_MCU_jtag:jtag|rvalid                                                                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[1]                                                                                                       ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|monitor_error                               ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|monitor_error                                  ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_single_step_mode                      ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg|oci_single_step_mode                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                               ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.227      ; 0.511      ;
; 0.180 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                              ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                   ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                             ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|hbreak_pending                                                                                                                                                          ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|hbreak_pending                                                                                                                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                    ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                       ; sysclk50     ; sysclk50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                   ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                              ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_jtag:jtag|woverflow                                                                                                                                                                                   ; my_MCU:inst|my_MCU_jtag:jtag|woverflow                                                                                                                                                                                      ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                           ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|jtag_break                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|jtag_break                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|break_on_reset                              ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|break_on_reset                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|monitor_go                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|monitor_go                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|resetlatch                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug|resetlatch                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[18]                                       ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|MonDReg[18]                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_rd                                           ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|jtag_rd                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[0]                                                                                                                                                        ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_ienable_reg[0]                                                                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                                         ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                                            ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|end_begintransfer                                                                                     ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|end_begintransfer                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_master_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_master_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_master_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_master_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[0]                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[0]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[1]                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[1]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[3]                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_amnts[3]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[1][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[1][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[6][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[6][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem_used[0]                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|d_read                                                                                                                                                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|d_read                                                                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[0]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[0]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|STATE.sACK                                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|STATE.sACK                                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                              ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OE                                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OE                                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OUT                                                                                                                                                    ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OUT                                                                                                                                                       ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sWAITING                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sWAITING                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sIDLE                                                                                                                                        ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sIDLE                                                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sSETTING                                                                                                                                     ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sSETTING                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sSTOPP                                                                                                                                       ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|STATE.sSTOPP                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|EN                                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|EN                                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|wr_n_internal                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|wr_n_internal                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[3]                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[3]                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[1]                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[1]                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[0]                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[0]                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[2]                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|errors_cnt[2]                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][8]                                                                                                                                 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][8]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[11][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[11][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[12][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[12][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[15][8]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[15][8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[15][9]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[15][9]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|standard_mode                                                                                                                                      ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|standard_mode                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[10][10]                                                                                                                               ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[10][10]                                                                                                                                  ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[12][10]                                                                                                                               ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[12][10]                                                                                                                                  ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[11][10]                                                                                                                               ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[11][10]                                                                                                                                  ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[9][10]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[9][10]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[8][10]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[8][10]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[7][10]                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[7][10]                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_prior_tfr_cmd                                                                                                                                ; my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|stopp_prior_tfr_cmd                                                                                                                                   ; sysclk50     ; sysclk50    ; 0.000        ; 0.041      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                          ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                  ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.317      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                 ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.318      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.318      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'sysclk50'                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.333 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[0]                                                                                            ; sysclk50     ; sysclk50    ; 20.000       ; 0.137      ; 3.759      ;
; 16.333 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[1]                                                                                            ; sysclk50     ; sysclk50    ; 20.000       ; 0.137      ; 3.759      ;
; 16.333 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[2]                                                                                            ; sysclk50     ; sysclk50    ; 20.000       ; 0.137      ; 3.759      ;
; 16.333 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[3]                                                                                            ; sysclk50     ; sysclk50    ; 20.000       ; 0.137      ; 3.759      ;
; 16.333 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[4]                                                                                            ; sysclk50     ; sysclk50    ; 20.000       ; 0.137      ; 3.759      ;
; 16.333 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[5]                                                                                            ; sysclk50     ; sysclk50    ; 20.000       ; 0.137      ; 3.759      ;
; 16.333 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[6]                                                                                            ; sysclk50     ; sysclk50    ; 20.000       ; 0.137      ; 3.759      ;
; 16.333 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|rdata[7]                                                                                            ; sysclk50     ; sysclk50    ; 20.000       ; 0.137      ; 3.759      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[0]                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.020     ; 3.566      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[1]                                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.020     ; 3.566      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|wait_latency_counter[0]                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.020     ; 3.566      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|wait_latency_counter[1]                                               ; sysclk50     ; sysclk50    ; 20.000       ; -0.020     ; 3.566      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem_used[1]                                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.020     ; 3.566      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|woverflow                                                                                                                                           ; sysclk50     ; sysclk50    ; 20.000       ; -0.024     ; 3.562      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]                                                           ; sysclk50     ; sysclk50    ; 20.000       ; -0.020     ; 3.566      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                           ; sysclk50     ; sysclk50    ; 20.000       ; -0.020     ; 3.566      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.020     ; 3.566      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.020     ; 3.566      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.034     ; 3.552      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|F_pc[16]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.020     ; 3.566      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|F_pc[15]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.020     ; 3.566      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|F_pc[14]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.020     ; 3.566      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|F_pc[13]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.020     ; 3.566      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|F_pc[11]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.020     ; 3.566      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[7]                                    ; sysclk50     ; sysclk50    ; 20.000       ; -0.024     ; 3.562      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[7]                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.024     ; 3.562      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[14]                                   ; sysclk50     ; sysclk50    ; 20.000       ; -0.024     ; 3.562      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                      ; sysclk50     ; sysclk50    ; 20.000       ; -0.024     ; 3.562      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[13]                                   ; sysclk50     ; sysclk50    ; 20.000       ; -0.024     ; 3.562      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                      ; sysclk50     ; sysclk50    ; 20.000       ; -0.024     ; 3.562      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[4]                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.024     ; 3.562      ;
; 16.401 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[4]                                    ; sysclk50     ; sysclk50    ; 20.000       ; -0.024     ; 3.562      ;
; 16.402 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[18]                                                                                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 3.538      ;
; 16.402 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[19]                                                                                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 3.538      ;
; 16.402 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[5]                                                                                                                 ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 3.538      ;
; 16.402 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[6]                                                                                                                 ; sysclk50     ; sysclk50    ; 20.000       ; -0.047     ; 3.538      ;
; 16.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[13]                                                                                                                                  ; sysclk50     ; sysclk50    ; 20.000       ; -0.037     ; 3.547      ;
; 16.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[10]                                                                                                                                  ; sysclk50     ; sysclk50    ; 20.000       ; -0.037     ; 3.547      ;
; 16.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_readdata_pre[13]                                                  ; sysclk50     ; sysclk50    ; 20.000       ; -0.037     ; 3.547      ;
; 16.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[13]                                                                                                                                    ; sysclk50     ; sysclk50    ; 20.000       ; -0.037     ; 3.547      ;
; 16.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[13]                                                   ; sysclk50     ; sysclk50    ; 20.000       ; -0.037     ; 3.547      ;
; 16.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_readdata_pre[10]                                                  ; sysclk50     ; sysclk50    ; 20.000       ; -0.037     ; 3.547      ;
; 16.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[10]                                                                                                                                    ; sysclk50     ; sysclk50    ; 20.000       ; -0.037     ; 3.547      ;
; 16.403 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[10]                                                   ; sysclk50     ; sysclk50    ; 20.000       ; -0.037     ; 3.547      ;
; 16.407 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[7]                                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; -0.026     ; 3.554      ;
; 16.407 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[8]                                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; -0.026     ; 3.554      ;
; 16.407 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[3]                                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; -0.026     ; 3.554      ;
; 16.407 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[2]                                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; -0.026     ; 3.554      ;
; 16.407 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[1]                                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; -0.026     ; 3.554      ;
; 16.407 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[0]                                                                                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; -0.026     ; 3.554      ;
; 16.407 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_readdata_pre[8]                                                   ; sysclk50     ; sysclk50    ; 20.000       ; -0.026     ; 3.554      ;
; 16.407 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[8]                                                                                                                                     ; sysclk50     ; sysclk50    ; 20.000       ; -0.026     ; 3.554      ;
; 16.407 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[8]                                                    ; sysclk50     ; sysclk50    ; 20.000       ; -0.026     ; 3.554      ;
; 16.407 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_readdata_pre[2]                                                   ; sysclk50     ; sysclk50    ; 20.000       ; -0.026     ; 3.554      ;
; 16.407 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_readdata_pre[1]                                                   ; sysclk50     ; sysclk50    ; 20.000       ; -0.026     ; 3.554      ;
; 16.407 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[1]                                                                                                                                     ; sysclk50     ; sysclk50    ; 20.000       ; -0.026     ; 3.554      ;
; 16.407 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[1]                                                    ; sysclk50     ; sysclk50    ; 20.000       ; -0.026     ; 3.554      ;
; 16.407 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_readdata_pre[0]                                                   ; sysclk50     ; sysclk50    ; 20.000       ; -0.026     ; 3.554      ;
; 16.408 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[20]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.022     ; 3.557      ;
; 16.408 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[20]                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.022     ; 3.557      ;
; 16.408 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[20]                                   ; sysclk50     ; sysclk50    ; 20.000       ; -0.022     ; 3.557      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[15]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.023     ; 3.555      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[13]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.023     ; 3.555      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[18]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.022     ; 3.556      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[9]                                                                                                                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.025     ; 3.553      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[17]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.022     ; 3.556      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[23]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.025     ; 3.553      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[26]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.023     ; 3.555      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[24]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.023     ; 3.555      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[14]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.022     ; 3.556      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[5]                                                                                                                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.023     ; 3.555      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[4]                                                                                                                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.020     ; 3.558      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[30]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.023     ; 3.555      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[29]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.022     ; 3.556      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[28]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.022     ; 3.556      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[27]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.023     ; 3.555      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[12]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.025     ; 3.553      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[2]                                                                                                                         ; sysclk50     ; sysclk50    ; 20.000       ; -0.023     ; 3.555      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[11]                                                                                                                        ; sysclk50     ; sysclk50    ; 20.000       ; -0.024     ; 3.554      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|rvalid                                                                                                                                              ; sysclk50     ; sysclk50    ; 20.000       ; -0.024     ; 3.554      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|fifo_wr                                                                                                                                             ; sysclk50     ; sysclk50    ; 20.000       ; -0.022     ; 3.556      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1]                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; -0.021     ; 3.557      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|read_latency_shift_reg[0]                                                ; sysclk50     ; sysclk50    ; 20.000       ; -0.021     ; 3.557      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[0]                                                                   ; sysclk50     ; sysclk50    ; 20.000       ; -0.021     ; 3.557      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]                                                           ; sysclk50     ; sysclk50    ; 20.000       ; -0.021     ; 3.557      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress                                                       ; sysclk50     ; sysclk50    ; 20.000       ; -0.021     ; 3.557      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full           ; sysclk50     ; sysclk50    ; 20.000       ; -0.022     ; 3.556      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty      ; sysclk50     ; sysclk50    ; 20.000       ; -0.022     ; 3.556      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; sysclk50     ; sysclk50    ; 20.000       ; -0.024     ; 3.554      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; sysclk50     ; sysclk50    ; 20.000       ; -0.024     ; 3.554      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; sysclk50     ; sysclk50    ; 20.000       ; -0.024     ; 3.554      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; sysclk50     ; sysclk50    ; 20.000       ; -0.024     ; 3.554      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; sysclk50     ; sysclk50    ; 20.000       ; -0.024     ; 3.554      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; sysclk50     ; sysclk50    ; 20.000       ; -0.024     ; 3.554      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|read_latency_shift_reg[0]                                  ; sysclk50     ; sysclk50    ; 20.000       ; -0.021     ; 3.557      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                     ; sysclk50     ; sysclk50    ; 20.000       ; -0.021     ; 3.557      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                     ; sysclk50     ; sysclk50    ; 20.000       ; -0.021     ; 3.557      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|i_read                                                                                                                          ; sysclk50     ; sysclk50    ; 20.000       ; -0.020     ; 3.558      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte3_data[6]                                                                                                             ; sysclk50     ; sysclk50    ; 20.000       ; -0.018     ; 3.560      ;
; 16.409 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte3_data[7]                                                                                                             ; sysclk50     ; sysclk50    ; 20.000       ; -0.018     ; 3.560      ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.125      ;
; 49.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.123      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.920      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.920      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.920      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.920      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.920      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.920      ;
; 97.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.920      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.916      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.916      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.916      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.916      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.916      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.916      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.916      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.920      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.920      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.920      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.920      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.920      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.920      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.915      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.915      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.915      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.915      ;
; 97.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.915      ;
; 97.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.915      ;
; 97.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.915      ;
; 97.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.915      ;
; 97.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.915      ;
; 97.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.915      ;
; 97.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.915      ;
; 97.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.915      ;
; 97.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.915      ;
; 97.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.915      ;
; 97.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.915      ;
; 97.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.915      ;
; 97.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.915      ;
; 97.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.915      ;
; 97.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.915      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.913      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.913      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.913      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.913      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.913      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.913      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.911      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.911      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.911      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.911      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.911      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.911      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.911      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.911      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.908      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.908      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.908      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.908      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.908      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.908      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.908      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.902      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.902      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.902      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.902      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.902      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.902      ;
; 97.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.902      ;
; 97.023 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.912      ;
; 97.023 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.912      ;
; 97.023 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.912      ;
; 97.023 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.912      ;
; 97.023 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.912      ;
; 97.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.895      ;
; 97.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.895      ;
; 97.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.895      ;
; 97.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.895      ;
; 97.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.895      ;
; 97.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.895      ;
; 97.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.895      ;
; 97.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.895      ;
; 97.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.895      ;
; 97.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.904      ;
; 97.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.904      ;
; 97.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.904      ;
; 97.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.904      ;
; 97.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.904      ;
; 97.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.904      ;
; 97.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.888      ;
; 97.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.906      ;
; 97.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.906      ;
; 97.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.906      ;
; 97.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.888      ;
; 97.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.888      ;
; 97.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.875      ;
; 97.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.917      ;
; 97.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.917      ;
; 97.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.917      ;
; 97.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.917      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.826      ;
; 0.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.826      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.844      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.844      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.844      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.844      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.844      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.844      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.844      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.844      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.844      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.844      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.844      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.844      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.826      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.826      ;
; 0.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.925      ;
; 0.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.925      ;
; 0.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.925      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.980      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.980      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.980      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.980      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.980      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.980      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.980      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.980      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.980      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.980      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.982      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.982      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.982      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.978      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.978      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.978      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.978      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.978      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.978      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.978      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.978      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.978      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.006      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.006      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.006      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.006      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.006      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.006      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.006      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.006      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.006      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.006      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.006      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.006      ;
; 0.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.999      ;
; 0.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.999      ;
; 0.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.999      ;
; 0.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.999      ;
; 0.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.037      ;
; 0.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.037      ;
; 0.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.037      ;
; 0.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.037      ;
; 0.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.037      ;
; 0.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.037      ;
; 0.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.037      ;
; 0.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.037      ;
; 0.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.037      ;
; 0.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.037      ;
; 0.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.069      ;
; 0.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.069      ;
; 0.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.069      ;
; 0.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.069      ;
; 0.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.069      ;
; 0.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.069      ;
; 0.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.069      ;
; 0.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.069      ;
; 0.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.092      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.096      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.096      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.096      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.096      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.096      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.096      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.096      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.096      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.096      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.096      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.096      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.096      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.096      ;
; 0.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; my_MCU:inst|my_MCU_jtag:jtag|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.134      ;
; 0.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.133      ;
; 0.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.133      ;
; 1.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.758      ;
; 2.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.620      ;
; 2.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.620      ;
; 2.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.620      ;
; 2.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.620      ;
; 2.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.620      ;
; 2.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.620      ;
; 2.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.620      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'sysclk50'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.758 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[4]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.315      ; 3.157      ;
; 2.758 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[3]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.315      ; 3.157      ;
; 2.758 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.315      ; 3.157      ;
; 2.999 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_compare_op[1]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.092      ; 3.175      ;
; 2.999 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.092      ; 3.175      ;
; 2.999 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_retaddr                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.092      ; 3.175      ;
; 2.999 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_exception                                                                                                                                       ; sysclk50     ; sysclk50    ; 0.000        ; 0.092      ; 3.175      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[15]                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[13]                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[18]                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.091      ; 3.175      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[20]                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.092      ; 3.176      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[17]                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.091      ; 3.175      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[26]                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[24]                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[14]                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.091      ; 3.175      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[5]                                                                                                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[30]                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[29]                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.091      ; 3.175      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[28]                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.091      ; 3.175      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[27]                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[2]                                                                                                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[11]                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.089      ; 3.173      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[7]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.087      ; 3.171      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[8]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.087      ; 3.171      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[3]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.087      ; 3.171      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[2]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.087      ; 3.171      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[1]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.087      ; 3.171      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_out:pio_out|data_out[0]                                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.087      ; 3.171      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; sysclk50     ; sysclk50    ; 0.000        ; 0.085      ; 3.169      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; sysclk50     ; sysclk50    ; 0.000        ; 0.085      ; 3.169      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; sysclk50     ; sysclk50    ; 0.000        ; 0.085      ; 3.169      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; sysclk50     ; sysclk50    ; 0.000        ; 0.085      ; 3.169      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; sysclk50     ; sysclk50    ; 0.000        ; 0.085      ; 3.169      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; sysclk50     ; sysclk50    ; 0.000        ; 0.085      ; 3.169      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|read_latency_shift_reg[0]                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.093      ; 3.177      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                            ; sysclk50     ; sysclk50    ; 0.000        ; 0.093      ; 3.177      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                            ; sysclk50     ; sysclk50    ; 0.000        ; 0.093      ; 3.177      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|av_ld_byte3_data[3]                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.089      ; 3.173      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[5]                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_src2_use_imm                                                                                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_logic                                                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[20]                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.092      ; 3.176      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[17]                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.098      ; 3.182      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[18]                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.091      ; 3.175      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[30]                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.085      ; 3.169      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.085      ; 3.169      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.085      ; 3.169      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.085      ; 3.169      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.085      ; 3.169      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.085      ; 3.169      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[29]                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[29]                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[28]                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.091      ; 3.175      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[28]                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.091      ; 3.175      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[27]                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[27]                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[26]                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[26]                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[24]                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[24]                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[20]                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.092      ; 3.176      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_master_avalon_slave_0_translator|av_readdata_pre[18]                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.091      ; 3.175      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_readdata_pre[11]                                                                         ; sysclk50     ; sysclk50    ; 0.000        ; 0.089      ; 3.173      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[11]                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.089      ; 3.173      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[11]                                                                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.089      ; 3.173      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[11]                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.089      ; 3.173      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_readdata_pre[8]                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.087      ; 3.171      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[8]                                                                                                                                                            ; sysclk50     ; sysclk50    ; 0.000        ; 0.087      ; 3.171      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[8]                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.087      ; 3.171      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[5]                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[2]                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[2]                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_readdata_pre[2]                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.087      ; 3.171      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_readdata_pre[1]                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.087      ; 3.171      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_pio_in:pio_in|readdata[1]                                                                                                                                                            ; sysclk50     ; sysclk50    ; 0.000        ; 0.087      ; 3.171      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_in_s1_translator|av_readdata_pre[1]                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.087      ; 3.171      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_dst_regnum[4]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.089      ; 3.173      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_dst_regnum[3]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.089      ; 3.173      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_dst_regnum[2]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.089      ; 3.173      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_dst_regnum[1]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.089      ; 3.173      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_dst_regnum[0]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.089      ; 3.173      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_compare_op[0]                                                                                                                                        ; sysclk50     ; sysclk50    ; 0.000        ; 0.089      ; 3.173      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|E_invert_arith_src_msb                                                                                                                                 ; sysclk50     ; sysclk50    ; 0.000        ; 0.089      ; 3.173      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_cmp_result                                                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.089      ; 3.173      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_out_s1_translator|av_readdata_pre[0]                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.087      ; 3.171      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_wr_dst_reg                                                                                                                                           ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                             ; sysclk50     ; sysclk50    ; 0.000        ; 0.093      ; 3.177      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_br_uncond                                                                                                                                       ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_br                                                                                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.174      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|R_ctrl_br_cmp                                                                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.089      ; 3.173      ;
; 3.000 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|E_alu_sub                                                                                                                                              ; sysclk50     ; sysclk50    ; 0.000        ; 0.089      ; 3.173      ;
; 3.001 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[9]                                                                                                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.088      ; 3.173      ;
; 3.001 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[23]                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.088      ; 3.173      ;
; 3.001 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[4]                                                                                                                                                ; sysclk50     ; sysclk50    ; 0.000        ; 0.094      ; 3.179      ;
; 3.001 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|D_iw[12]                                                                                                                                               ; sysclk50     ; sysclk50    ; 0.000        ; 0.088      ; 3.173      ;
; 3.001 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|rvalid                                                                                                                                                                     ; sysclk50     ; sysclk50    ; 0.000        ; 0.090      ; 3.175      ;
; 3.001 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_jtag:jtag|fifo_wr                                                                                                                                                                    ; sysclk50     ; sysclk50    ; 0.000        ; 0.092      ; 3.177      ;
; 3.001 ; my_MCU:inst|altera_reset_controller:rst_controller|r_sync_rst ; my_MCU:inst|my_MCU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1]                                                                                          ; sysclk50     ; sysclk50    ; 0.000        ; 0.093      ; 3.178      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 26
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.769
Worst Case Available Settling Time: 39.060 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 2.028  ; 0.131 ; 13.195   ; 0.681   ; 9.199               ;
;  altera_reserved_tck ; 42.242 ; 0.180 ; 47.889   ; 0.681   ; 49.454              ;
;  sysclk50            ; 2.028  ; 0.131 ; 13.195   ; 2.758   ; 9.199               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sysclk50            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; EX_IO[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 11519      ; 0          ; 75       ; 2        ;
; sysclk50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; sysclk50            ; false path ; false path ; 0        ; 0        ;
; sysclk50            ; sysclk50            ; 125906     ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 11519      ; 0          ; 75       ; 2        ;
; sysclk50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; sysclk50            ; false path ; false path ; 0        ; 0        ;
; sysclk50            ; sysclk50            ; 125906     ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 516        ; 0        ; 2        ; 0        ;
; altera_reserved_tck ; sysclk50            ; false path ; 0        ; 0        ; 0        ;
; sysclk50            ; sysclk50            ; 584        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 516        ; 0        ; 2        ; 0        ;
; altera_reserved_tck ; sysclk50            ; false path ; 0        ; 0        ; 0        ;
; sysclk50            ; sysclk50            ; 584        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                          ;
+------------------------------------------------------------------+---------------------+------+---------------+
; Target                                                           ; Clock               ; Type ; Status        ;
+------------------------------------------------------------------+---------------------+------+---------------+
; CLOCK_50                                                         ; sysclk50            ; Base ; Constrained   ;
; altera_reserved_tck                                              ; altera_reserved_tck ; Base ; Constrained   ;
; my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2] ;                     ; Base ; Unconstrained ;
+------------------------------------------------------------------+---------------------+------+---------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri May  9 13:49:20 2025
Info: Command: quartus_sta I2C_MCU -c I2c_MCU_REV_1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'oblig3.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332054): Assignment set_input_delay is accepted but has some problems at oblig3.sdc(24): Set_input_delay/set_output_delay has replaced one or more delays on port "EX_IO[0]". Please use -add_delay option if you meant to add additional constraints. File: C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/oblig3.sdc Line: 24
    Info (332050): set_input_delay -max 10ns -clock sysclk50 [get_ports EX_IO*] File: C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/oblig3.sdc Line: 24
Warning (332054): Assignment set_input_delay is accepted but has some problems at oblig3.sdc(24): Set_input_delay/set_output_delay has replaced one or more delays on port "EX_IO[1]". Please use -add_delay option if you meant to add additional constraints. File: C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/oblig3.sdc Line: 24
Warning (332054): Assignment set_output_delay is accepted but has some problems at oblig3.sdc(25): Set_input_delay/set_output_delay has replaced one or more delays on port "EX_IO[0]". Please use -add_delay option if you meant to add additional constraints. File: C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/oblig3.sdc Line: 25
    Info (332050): set_output_delay -max 10ns -clock sysclk50 [get_ports EX_IO*] File: C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/oblig3.sdc Line: 25
Warning (332054): Assignment set_output_delay is accepted but has some problems at oblig3.sdc(25): Set_input_delay/set_output_delay has replaced one or more delays on port "EX_IO[1]". Please use -add_delay option if you meant to add additional constraints. File: C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/oblig3.sdc Line: 25
Info (332104): Reading SDC File: 'my_MCU/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'my_MCU/synthesis/submodules/my_MCU_nios_cpu.sdc'
Warning (332060): Node: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|readdata[17] is being clocked by my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]
Warning (332070): Port "EX_IO[0]" relative to the rising edge of clock "sysclk50" does not specify a min-fall input delay
Warning (332070): Port "EX_IO[0]" relative to the rising edge of clock "sysclk50" does not specify a min-rise input delay
Warning (332070): Port "EX_IO[1]" relative to the rising edge of clock "sysclk50" does not specify a min-fall input delay
Warning (332070): Port "EX_IO[1]" relative to the rising edge of clock "sysclk50" does not specify a min-rise input delay
Warning (332070): Port "EX_IO[0]" relative to the rising edge of clock "sysclk50" does not specify a min-fall output delay
Warning (332070): Port "EX_IO[0]" relative to the rising edge of clock "sysclk50" does not specify a min-rise output delay
Warning (332070): Port "EX_IO[1]" relative to the rising edge of clock "sysclk50" does not specify a min-fall output delay
Warning (332070): Port "EX_IO[1]" relative to the rising edge of clock "sysclk50" does not specify a min-rise output delay
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.028               0.000 sysclk50 
    Info (332119):    42.242               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 sysclk50 
    Info (332119):     0.401               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.195               0.000 sysclk50 
    Info (332119):    47.889               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.415
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.415               0.000 altera_reserved_tck 
    Info (332119):     5.433               0.000 sysclk50 
Info (332146): Worst-case minimum pulse width slack is 9.546
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.546               0.000 sysclk50 
    Info (332119):    49.568               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 26
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.769
    Info (332114): Worst Case Available Settling Time: 38.077 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|readdata[17] is being clocked by my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.761               0.000 sysclk50 
    Info (332119):    42.994               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.349
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.349               0.000 sysclk50 
    Info (332119):     0.353               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.772
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.772               0.000 sysclk50 
    Info (332119):    48.179               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.298               0.000 altera_reserved_tck 
    Info (332119):     4.834               0.000 sysclk50 
Info (332146): Worst-case minimum pulse width slack is 9.526
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.526               0.000 sysclk50 
    Info (332119):    49.498               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 26
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.769
    Info (332114): Worst Case Available Settling Time: 38.271 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch my_MCU:inst|I2C_MASTER_ALL:i2c_master|I2C_MASTER_REG:c_i2c_master_reg|readdata[17] is being clocked by my_MCU:inst|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|W_alu_result[2]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.725
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.725               0.000 sysclk50 
    Info (332119):    46.110               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.131               0.000 sysclk50 
    Info (332119):     0.180               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.333               0.000 sysclk50 
    Info (332119):    49.129               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.681               0.000 altera_reserved_tck 
    Info (332119):     2.758               0.000 sysclk50 
Info (332146): Worst-case minimum pulse width slack is 9.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.199               0.000 sysclk50 
    Info (332119):    49.454               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 26
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.769
    Info (332114): Worst Case Available Settling Time: 39.060 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 5133 megabytes
    Info: Processing ended: Fri May  9 13:49:24 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:06


