// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "03/13/2020 10:41:13"

// 
// Device: Altera 10CL016YU256C8G Package UFBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sdram_naked (
	clk_50,
	rst_n,
	sdr_clk_o,
	sdr_cs_n_o,
	sdr_cke_o,
	sdr_ras_n_o,
	sdr_cas_n_o,
	sdr_we_n_o,
	sdr_dqm_o,
	sdr_ba_o,
	sdr_addr_o,
	sdr_dq_io,
	uart_rxd_i,
	uart_txd_o);
input 	clk_50;
input 	rst_n;
output 	sdr_clk_o;
output 	sdr_cs_n_o;
output 	sdr_cke_o;
output 	sdr_ras_n_o;
output 	sdr_cas_n_o;
output 	sdr_we_n_o;
output 	[1:0] sdr_dqm_o;
output 	[1:0] sdr_ba_o;
output 	[11:0] sdr_addr_o;
inout 	[15:0] sdr_dq_io;
input 	uart_rxd_i;
output 	uart_txd_o;

// Design Ports Information
// sdr_clk_o	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_cs_n_o	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_cke_o	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_ras_n_o	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_cas_n_o	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_we_n_o	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dqm_o[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dqm_o[1]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_ba_o[0]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_ba_o[1]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_addr_o[0]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_addr_o[1]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_addr_o[2]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_addr_o[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_addr_o[4]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_addr_o[5]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_addr_o[6]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_addr_o[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_addr_o[8]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_addr_o[9]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_addr_o[10]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_addr_o[11]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_rxd_i	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_txd_o	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dq_io[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dq_io[1]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dq_io[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dq_io[3]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dq_io[4]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dq_io[5]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dq_io[6]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dq_io[7]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dq_io[8]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dq_io[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dq_io[10]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dq_io[11]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dq_io[12]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dq_io[13]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dq_io[14]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdr_dq_io[15]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \wb32_avalon16|avalon_sdram_readdata_valid_r~q ;
wire \wb32_avalon16|avalon_sdram_waitrequest_r~q ;
wire \uart_rxd_i~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \wb32_avalon16|avalon_sdram_readdata_valid_r~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_waitrequest_r~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_readdata_r[0]~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_readdata_r[1]~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_readdata_r[2]~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_readdata_r[3]~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_readdata_r[4]~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_readdata_r[5]~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_readdata_r[6]~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_readdata_r[7]~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_readdata_r[8]~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_readdata_r[9]~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_readdata_r[10]~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_readdata_r[11]~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_readdata_r[12]~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_readdata_r[13]~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_readdata_r[14]~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_readdata_r[15]~feeder_combout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \rst_n~input_o ;
wire \clk_50~input_o ;
wire \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_fbout ;
wire \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ;
wire \ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ;
wire \reset_n~0_combout ;
wire \sdram0|new_sdram_controller_0|i_count[0]~1_combout ;
wire \sdram0|new_sdram_controller_0|Add0~0_combout ;
wire \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \reset_n~0clkctrl_outclk ;
wire \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \sdram0|new_sdram_controller_0|Add0~1 ;
wire \sdram0|new_sdram_controller_0|Add0~2_combout ;
wire \sdram0|new_sdram_controller_0|refresh_counter~7_combout ;
wire \sdram0|new_sdram_controller_0|Add0~3 ;
wire \sdram0|new_sdram_controller_0|Add0~4_combout ;
wire \sdram0|new_sdram_controller_0|Add0~5 ;
wire \sdram0|new_sdram_controller_0|Add0~6_combout ;
wire \sdram0|new_sdram_controller_0|refresh_counter[3]~12_combout ;
wire \sdram0|new_sdram_controller_0|Add0~7 ;
wire \sdram0|new_sdram_controller_0|Add0~8_combout ;
wire \sdram0|new_sdram_controller_0|refresh_counter~6_combout ;
wire \sdram0|new_sdram_controller_0|Add0~9 ;
wire \sdram0|new_sdram_controller_0|Add0~10_combout ;
wire \sdram0|new_sdram_controller_0|refresh_counter~5_combout ;
wire \sdram0|new_sdram_controller_0|Add0~11 ;
wire \sdram0|new_sdram_controller_0|Add0~12_combout ;
wire \sdram0|new_sdram_controller_0|refresh_counter~4_combout ;
wire \sdram0|new_sdram_controller_0|Add0~13 ;
wire \sdram0|new_sdram_controller_0|Add0~14_combout ;
wire \sdram0|new_sdram_controller_0|refresh_counter~3_combout ;
wire \sdram0|new_sdram_controller_0|Add0~15 ;
wire \sdram0|new_sdram_controller_0|Add0~16_combout ;
wire \sdram0|new_sdram_controller_0|refresh_counter[8]~10_combout ;
wire \sdram0|new_sdram_controller_0|Equal0~1_combout ;
wire \sdram0|new_sdram_controller_0|Add0~17 ;
wire \sdram0|new_sdram_controller_0|Add0~18_combout ;
wire \sdram0|new_sdram_controller_0|refresh_counter[9]~9_combout ;
wire \sdram0|new_sdram_controller_0|Add0~19 ;
wire \sdram0|new_sdram_controller_0|Add0~20_combout ;
wire \sdram0|new_sdram_controller_0|refresh_counter~2_combout ;
wire \sdram0|new_sdram_controller_0|Add0~21 ;
wire \sdram0|new_sdram_controller_0|Add0~22_combout ;
wire \sdram0|new_sdram_controller_0|refresh_counter~1_combout ;
wire \sdram0|new_sdram_controller_0|Add0~23 ;
wire \sdram0|new_sdram_controller_0|Add0~24_combout ;
wire \sdram0|new_sdram_controller_0|refresh_counter~0_combout ;
wire \sdram0|new_sdram_controller_0|Equal0~0_combout ;
wire \sdram0|new_sdram_controller_0|Equal0~2_combout ;
wire \sdram0|new_sdram_controller_0|Equal0~3_combout ;
wire \sdram0|new_sdram_controller_0|Selector8~0_combout ;
wire \sdram0|new_sdram_controller_0|i_state.001~q ;
wire \sdram0|new_sdram_controller_0|Selector16~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector6~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector5~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector4~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector4~1_combout ;
wire \sdram0|new_sdram_controller_0|Selector18~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector16~1_combout ;
wire \sdram0|new_sdram_controller_0|i_next.010~q ;
wire \sdram0|new_sdram_controller_0|Selector18~1_combout ;
wire \sdram0|new_sdram_controller_0|Selector18~2_combout ;
wire \sdram0|new_sdram_controller_0|i_next.111~q ;
wire \sdram0|new_sdram_controller_0|Selector12~0_combout ;
wire \sdram0|new_sdram_controller_0|i_state.111~q ;
wire \sdram0|new_sdram_controller_0|Selector13~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector13~1_combout ;
wire \sdram0|new_sdram_controller_0|Selector9~0_combout ;
wire \sdram0|new_sdram_controller_0|i_state.010~q ;
wire \sdram0|new_sdram_controller_0|i_count[0]~4_combout ;
wire \sdram0|new_sdram_controller_0|i_count[0]~0_combout ;
wire \sdram0|new_sdram_controller_0|i_count[0]~5_combout ;
wire \sdram0|new_sdram_controller_0|i_count[1]~2_combout ;
wire \sdram0|new_sdram_controller_0|i_count[1]~3_combout ;
wire \sdram0|new_sdram_controller_0|Selector10~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector10~1_combout ;
wire \sdram0|new_sdram_controller_0|i_state.011~q ;
wire \sdram0|new_sdram_controller_0|i_next.000~0_combout ;
wire \sdram0|new_sdram_controller_0|i_next.000~q ;
wire \sdram0|new_sdram_controller_0|Selector7~0_combout ;
wire \sdram0|new_sdram_controller_0|i_state.000~q ;
wire \sdram0|new_sdram_controller_0|WideOr6~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector17~0_combout ;
wire \sdram0|new_sdram_controller_0|i_next.101~q ;
wire \sdram0|new_sdram_controller_0|i_state.101~0_combout ;
wire \sdram0|new_sdram_controller_0|i_state.101~q ;
wire \sdram0|new_sdram_controller_0|init_done~0_combout ;
wire \sdram0|new_sdram_controller_0|init_done~q ;
wire \sdram0|new_sdram_controller_0|Selector2~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector21~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector25~0_combout ;
wire \sdram0|new_sdram_controller_0|active_rnw~1_combout ;
wire \sdram0|new_sdram_controller_0|active_rnw~0_combout ;
wire \sdram0|new_sdram_controller_0|active_rnw~2_combout ;
wire \sdram0|new_sdram_controller_0|active_rnw~3_combout ;
wire \sdram0|new_sdram_controller_0|active_rnw~q ;
wire \sdram0|new_sdram_controller_0|pending~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector32~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector41~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector41~1_combout ;
wire \sdram0|new_sdram_controller_0|f_pop~q ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~0_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address~0_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address~q ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout ;
wire \sdram0|new_sdram_controller_0|rnw_match~0_combout ;
wire \sdram0|new_sdram_controller_0|f_select~combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]~0_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ;
wire \sdram0|new_sdram_controller_0|active_cs_n~0_combout ;
wire \sdram0|new_sdram_controller_0|active_cs_n~1_combout ;
wire \sdram0|new_sdram_controller_0|active_cs_n~q ;
wire \sdram0|new_sdram_controller_0|pending~combout ;
wire \sdram0|new_sdram_controller_0|Selector32~1_combout ;
wire \sdram0|new_sdram_controller_0|m_state.100000000~q ;
wire \sdram0|new_sdram_controller_0|Selector27~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector26~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector36~5_combout ;
wire \sdram0|new_sdram_controller_0|Selector38~3_combout ;
wire \sdram0|new_sdram_controller_0|Selector39~1_combout ;
wire \sdram0|new_sdram_controller_0|LessThan1~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector39~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector39~2_combout ;
wire \sdram0|new_sdram_controller_0|m_next~18_combout ;
wire \sdram0|new_sdram_controller_0|Selector39~3_combout ;
wire \sdram0|new_sdram_controller_0|m_next~17_combout ;
wire \sdram0|new_sdram_controller_0|Selector38~2_combout ;
wire \sdram0|new_sdram_controller_0|Selector39~4_combout ;
wire \sdram0|new_sdram_controller_0|Selector37~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector37~1_combout ;
wire \sdram0|new_sdram_controller_0|Selector37~2_combout ;
wire \sdram0|new_sdram_controller_0|Selector29~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector29~1_combout ;
wire \sdram0|new_sdram_controller_0|m_state.000100000~q ;
wire \sdram0|new_sdram_controller_0|Selector30~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector30~1_combout ;
wire \sdram0|new_sdram_controller_0|m_state.001000000~q ;
wire \sdram0|new_sdram_controller_0|WideOr8~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector26~1_combout ;
wire \sdram0|new_sdram_controller_0|Selector26~2_combout ;
wire \sdram0|new_sdram_controller_0|m_state.000000100~q ;
wire \sdram0|new_sdram_controller_0|Selector36~2_combout ;
wire \sdram0|new_sdram_controller_0|Selector36~3_combout ;
wire \sdram0|new_sdram_controller_0|Selector36~4_combout ;
wire \sdram0|new_sdram_controller_0|m_next.010000000~q ;
wire \sdram0|new_sdram_controller_0|Selector31~1_combout ;
wire \sdram0|new_sdram_controller_0|m_state.010000000~q ;
wire \sdram0|new_sdram_controller_0|Selector35~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector35~1_combout ;
wire \sdram0|new_sdram_controller_0|Selector34~1_combout ;
wire \sdram0|new_sdram_controller_0|Selector26~3_combout ;
wire \sdram0|new_sdram_controller_0|Selector34~2_combout ;
wire \sdram0|new_sdram_controller_0|m_next.000010000~q ;
wire \sdram0|new_sdram_controller_0|Selector27~1_combout ;
wire \sdram0|new_sdram_controller_0|Selector28~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector27~5_combout ;
wire \sdram0|new_sdram_controller_0|Selector27~4_combout ;
wire \sdram0|new_sdram_controller_0|Selector27~3_combout ;
wire \sdram0|new_sdram_controller_0|Selector27~6_combout ;
wire \sdram0|new_sdram_controller_0|m_state.000010000~q ;
wire \sdram0|new_sdram_controller_0|WideOr9~1_combout ;
wire \sdram0|new_sdram_controller_0|WideOr9~0_combout ;
wire \sdram0|new_sdram_controller_0|always5~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector21~1_combout ;
wire \sdram0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1_q ;
wire \sdram0|new_sdram_controller_0|Selector1~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector20~0_combout ;
wire \sdram0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1_q ;
wire \sdram0|new_sdram_controller_0|Selector3~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector3~1_combout ;
wire \sdram0|new_sdram_controller_0|Selector22~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector22~1_combout ;
wire \sdram0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1_q ;
wire \sdram0|new_sdram_controller_0|Equal4~0_combout ;
wire \sdram0|new_sdram_controller_0|rd_valid[1]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|rd_valid[2]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|za_valid~feeder_combout ;
wire \sdram0|new_sdram_controller_0|za_valid~q ;
wire \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \sdram_naked_master0|state~25_combout ;
wire \sdram_naked_master0|state.state_write~q ;
wire \wishbone_uart_lite0|Add1~0_combout ;
wire \wishbone_uart_lite0|Selector17~0_combout ;
wire \wishbone_uart_lite0|Add1~1_combout ;
wire \wishbone_uart_lite0|Selector26~0_combout ;
wire \wishbone_uart_lite0|Add1~2 ;
wire \wishbone_uart_lite0|Add1~3_combout ;
wire \wishbone_uart_lite0|Selector25~0_combout ;
wire \wishbone_uart_lite0|Add1~4 ;
wire \wishbone_uart_lite0|Add1~5_combout ;
wire \wishbone_uart_lite0|Selector24~0_combout ;
wire \wishbone_uart_lite0|Add1~6 ;
wire \wishbone_uart_lite0|Add1~7_combout ;
wire \wishbone_uart_lite0|Selector23~0_combout ;
wire \wishbone_uart_lite0|Add1~8 ;
wire \wishbone_uart_lite0|Add1~9_combout ;
wire \wishbone_uart_lite0|Selector22~0_combout ;
wire \wishbone_uart_lite0|Add1~10 ;
wire \wishbone_uart_lite0|Add1~11_combout ;
wire \wishbone_uart_lite0|Selector21~0_combout ;
wire \wishbone_uart_lite0|Add1~12 ;
wire \wishbone_uart_lite0|Add1~13_combout ;
wire \wishbone_uart_lite0|Selector20~0_combout ;
wire \wishbone_uart_lite0|Add1~14 ;
wire \wishbone_uart_lite0|Add1~15_combout ;
wire \wishbone_uart_lite0|Selector19~0_combout ;
wire \wishbone_uart_lite0|Add1~16 ;
wire \wishbone_uart_lite0|Add1~17_combout ;
wire \wishbone_uart_lite0|Selector18~0_combout ;
wire \wishbone_uart_lite0|Add1~18 ;
wire \wishbone_uart_lite0|Add1~19_combout ;
wire \wishbone_uart_lite0|Selector17~1_combout ;
wire \wishbone_uart_lite0|LessThan0~0_combout ;
wire \wishbone_uart_lite0|LessThan0~1_combout ;
wire \wishbone_uart_lite0|LessThan0~2_combout ;
wire \wishbone_uart_lite0|send_pattern~0_combout ;
wire \wishbone_uart_lite0|Selector16~0_combout ;
wire \sdram_naked_master0|Selector24~0_combout ;
wire \sdram_naked_master0|Selector24~1_combout ;
wire \sdram_naked_master0|wishbone_cyc_o~q ;
wire \wb_conmax_top0|m0|s1_stb_o~0_combout ;
wire \wb_conmax_top0|m0|s1_cyc_o~q ;
wire \wb_conmax_top0|s1|m0_cyc_r~feeder_combout ;
wire \wb_conmax_top0|s1|m0_cyc_r~q ;
wire \wishbone_uart_lite0|req~1_combout ;
wire \wishbone_uart_lite0|send_bitcnt[1]~1_combout ;
wire \wishbone_uart_lite0|send_bitcnt[1]~0_combout ;
wire \wishbone_uart_lite0|send_bitcnt[1]~2_combout ;
wire \wishbone_uart_lite0|Selector14~0_combout ;
wire \wishbone_uart_lite0|Selector14~1_combout ;
wire \wishbone_uart_lite0|Equal0~0_combout ;
wire \wishbone_uart_lite0|state~8_combout ;
wire \wishbone_uart_lite0|state~7_combout ;
wire \wishbone_uart_lite0|state.StateIdle~q ;
wire \wishbone_uart_lite0|state~9_combout ;
wire \wishbone_uart_lite0|state.StateReq~q ;
wire \wishbone_uart_lite0|send_bitcnt[3]~3_combout ;
wire \wishbone_uart_lite0|send_bitcnt[3]~4_combout ;
wire \wishbone_uart_lite0|state~10_combout ;
wire \wishbone_uart_lite0|state.StateOk~q ;
wire \wb32_avalon16|skip_to_idle~q ;
wire \wb32_avalon16|state~40_combout ;
wire \wb32_avalon16|state~27_combout ;
wire \wb32_avalon16|Selector5~0_combout ;
wire \wb32_avalon16|state~39_combout ;
wire \wb32_avalon16|state.state_idle~q ;
wire \wb32_avalon16|Add0~7_combout ;
wire \wb32_avalon16|Add0~1_combout ;
wire \wb32_avalon16|wishbone_stb_r~0_combout ;
wire \wb32_avalon16|wishbone_stb_r~q ;
wire \wb32_avalon16|wishbone_stb_r~1_combout ;
wire \wb_conmax_top0|m0|s0_cyc_o~q ;
wire \wb_conmax_top0|s0|m0_cyc_r~q ;
wire \wb32_avalon16|wishbone_cyc_r~0_combout ;
wire \wb32_avalon16|wishbone_cyc_r~q ;
wire \wb32_avalon16|Add0~0_combout ;
wire \wb32_avalon16|Add0~15_combout ;
wire \wb32_avalon16|Add0~2 ;
wire \wb32_avalon16|Add0~3_combout ;
wire \wb32_avalon16|Add0~16_combout ;
wire \wb32_avalon16|Add0~4 ;
wire \wb32_avalon16|Add0~5_combout ;
wire \wb32_avalon16|Add0~8_combout ;
wire \wb32_avalon16|Add0~6 ;
wire \wb32_avalon16|Add0~9_combout ;
wire \wb32_avalon16|Add0~11_combout ;
wire \wb32_avalon16|Add0~10 ;
wire \wb32_avalon16|Add0~12_combout ;
wire \wb32_avalon16|Add0~14_combout ;
wire \wb32_avalon16|state~25_combout ;
wire \wb32_avalon16|state~26_combout ;
wire \wb32_avalon16|state~28_combout ;
wire \wb32_avalon16|state~29_combout ;
wire \wb32_avalon16|state.state_write_byte_lo~q ;
wire \wb32_avalon16|wishbone_sel_r~0_combout ;
wire \wb32_avalon16|state~31_combout ;
wire \wb32_avalon16|state~32_combout ;
wire \wb32_avalon16|state.state_write_wait_lo~q ;
wire \wb32_avalon16|Selector8~0_combout ;
wire \wb32_avalon16|state~30_combout ;
wire \wb32_avalon16|state.state_write_byte_hi~q ;
wire \wb32_avalon16|state~33_combout ;
wire \wb32_avalon16|state~34_combout ;
wire \wb32_avalon16|state.state_write_wait_hi~q ;
wire \wb32_avalon16|state~41_combout ;
wire \wb32_avalon16|state~42_combout ;
wire \wb32_avalon16|state.state_done~q ;
wire \wb32_avalon16|wishbone_ack_o~0_combout ;
wire \wb32_avalon16|wishbone_ack_o~q ;
wire \wb_conmax_top0|m0|Mux32~0_combout ;
wire \sdram_naked_master0|state~22_combout ;
wire \sdram_naked_master0|state.state_write_wait~q ;
wire \sdram_naked_master0|state~24_combout ;
wire \sdram_naked_master0|state.state_read~q ;
wire \sdram_naked_master0|state~23_combout ;
wire \sdram_naked_master0|state.state_read_wait~q ;
wire \sdram_naked_master0|cnt[0]~0_combout ;
wire \sdram_naked_master0|cnt[0]~1_combout ;
wire \sdram_naked_master0|Add0~0_combout ;
wire \sdram_naked_master0|Add0~1_combout ;
wire \sdram_naked_master0|state~18_combout ;
wire \sdram_naked_master0|state~19_combout ;
wire \sdram_naked_master0|state.state_print~feeder_combout ;
wire \sdram_naked_master0|state.state_print~q ;
wire \sdram_naked_master0|state~20_combout ;
wire \sdram_naked_master0|state.state_print_wait~q ;
wire \sdram_naked_master0|Selector0~0_combout ;
wire \sdram_naked_master0|state~21_combout ;
wire \sdram_naked_master0|state.state_idle~q ;
wire \sdram_naked_master0|Selector25~1_combout ;
wire \sdram_naked_master0|Selector25~0_combout ;
wire \sdram_naked_master0|Selector25~2_combout ;
wire \sdram_naked_master0|wishbone_we_o~q ;
wire \wb32_avalon16|wishbone_we_r~0_combout ;
wire \wb32_avalon16|wishbone_we_r~q ;
wire \wb32_avalon16|state~37_combout ;
wire \wb32_avalon16|state.state_read_wait_lo~q ;
wire \wb32_avalon16|state~35_combout ;
wire \wb32_avalon16|state.state_read_byte_lo~q ;
wire \wb32_avalon16|state~38_combout ;
wire \wb32_avalon16|state.state_read_wait_hi~q ;
wire \wb32_avalon16|state~36_combout ;
wire \wb32_avalon16|state.state_read_byte_hi~q ;
wire \wb32_avalon16|Selector56~0_combout ;
wire \wb32_avalon16|Selector56~1_combout ;
wire \wb32_avalon16|Selector56~2_combout ;
wire \wb32_avalon16|avalon_sdram_read_n_o~feeder_combout ;
wire \wb32_avalon16|avalon_sdram_read_n_o~q ;
wire \sdram0|new_sdram_controller_0|comb~0_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]~1_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ;
wire \wb32_avalon16|Selector55~1_combout ;
wire \wb32_avalon16|Selector55~0_combout ;
wire \wb32_avalon16|Selector55~2_combout ;
wire \wb32_avalon16|avalon_sdram_write_n_o~q ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2_combout ;
wire \sdram0|new_sdram_controller_0|Selector34~0_combout ;
wire \sdram0|new_sdram_controller_0|m_next.000001000~q ;
wire \sdram0|new_sdram_controller_0|Selector27~2_combout ;
wire \sdram0|new_sdram_controller_0|m_state.000001000~q ;
wire \sdram0|new_sdram_controller_0|Selector38~7_combout ;
wire \sdram0|new_sdram_controller_0|Selector38~5_combout ;
wire \sdram0|new_sdram_controller_0|Selector38~4_combout ;
wire \sdram0|new_sdram_controller_0|Selector38~9_combout ;
wire \sdram0|new_sdram_controller_0|Selector38~6_combout ;
wire \sdram0|new_sdram_controller_0|Selector38~8_combout ;
wire \sdram0|new_sdram_controller_0|Selector31~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector24~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector94~4_combout ;
wire \sdram0|new_sdram_controller_0|Selector33~1_combout ;
wire \sdram0|new_sdram_controller_0|Selector33~2_combout ;
wire \sdram0|new_sdram_controller_0|Selector33~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector33~3_combout ;
wire \sdram0|new_sdram_controller_0|m_next.000000001~q ;
wire \sdram0|new_sdram_controller_0|Selector24~1_combout ;
wire \sdram0|new_sdram_controller_0|m_state.000000001~q ;
wire \sdram0|new_sdram_controller_0|Selector23~0_combout ;
wire \sdram0|new_sdram_controller_0|ack_refresh_request~q ;
wire \sdram0|new_sdram_controller_0|refresh_request~0_combout ;
wire \sdram0|new_sdram_controller_0|refresh_request~q ;
wire \sdram0|new_sdram_controller_0|Selector25~1_combout ;
wire \sdram0|new_sdram_controller_0|m_state.000000010~q ;
wire \sdram_naked_master0|Selector13~0_combout ;
wire \wb32_avalon16|wishbone_data_r~0_combout ;
wire \sdr_dq_io[0]~input_o ;
wire \wb32_avalon16|rdata[0]~feeder_combout ;
wire \wb32_avalon16|rdata[0]~0_combout ;
wire \wb_conmax_top0|m0|Mux31~0_combout ;
wire \sdr_dq_io[8]~input_o ;
wire \wb32_avalon16|rdata[8]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux23~0_combout ;
wire \wb32_avalon16|rdata[16]~feeder_combout ;
wire \wb32_avalon16|rdata[16]~1_combout ;
wire \wb_conmax_top0|m0|Mux15~0_combout ;
wire \wb32_avalon16|rdata[24]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux7~0_combout ;
wire \sdram_naked_master0|Selector22~0_combout ;
wire \sdram_naked_master0|wishbone_data_o[0]~0_combout ;
wire \wb32_avalon16|wishbone_data_r~1_combout ;
wire \wb32_avalon16|avalon_sdram_writedata_o~2_combout ;
wire \wb32_avalon16|Selector32~3_combout ;
wire \wb32_avalon16|avalon_sdram_writedata_o[4]~12_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[0]~3_combout ;
wire \sdram0|new_sdram_controller_0|m_data[0]~_Duplicate_1_q ;
wire \sdram0|new_sdram_controller_0|Selector112~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector112~1_combout ;
wire \sdram0|new_sdram_controller_0|oe~q ;
wire \sdr_dq_io[1]~input_o ;
wire \wb32_avalon16|rdata[1]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux30~0_combout ;
wire \sdr_dq_io[9]~input_o ;
wire \wb32_avalon16|rdata[9]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux22~0_combout ;
wire \wb32_avalon16|rdata[17]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux14~0_combout ;
wire \wb32_avalon16|rdata[25]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux6~0_combout ;
wire \sdram_naked_master0|Selector21~0_combout ;
wire \wb32_avalon16|wishbone_data_r~2_combout ;
wire \wb32_avalon16|avalon_sdram_writedata_o~3_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[1]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[1]~4_combout ;
wire \sdram0|new_sdram_controller_0|m_data[1]~_Duplicate_1_q ;
wire \sdram0|new_sdram_controller_0|active_data[1]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|Selector111~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector111~1_combout ;
wire \sdram0|new_sdram_controller_0|oe~_Duplicate_1_q ;
wire \sdram_naked_master0|Selector20~0_combout ;
wire \sdr_dq_io[2]~input_o ;
wire \wb32_avalon16|rdata[2]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux29~0_combout ;
wire \sdr_dq_io[10]~input_o ;
wire \wb32_avalon16|rdata[10]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux21~0_combout ;
wire \wb32_avalon16|rdata[18]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux13~0_combout ;
wire \wb32_avalon16|rdata[26]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux5~0_combout ;
wire \wb32_avalon16|wishbone_data_r~3_combout ;
wire \wb32_avalon16|avalon_sdram_writedata_o~4_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[2]~5_combout ;
wire \sdram0|new_sdram_controller_0|m_data[2]~_Duplicate_1_q ;
wire \sdram0|new_sdram_controller_0|Selector110~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector110~1_combout ;
wire \sdram0|new_sdram_controller_0|oe~_Duplicate_2_q ;
wire \sdram_naked_master0|Selector19~0_combout ;
wire \sdr_dq_io[3]~input_o ;
wire \wb32_avalon16|rdata[3]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux28~0_combout ;
wire \sdr_dq_io[11]~input_o ;
wire \wb32_avalon16|rdata[11]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux20~0_combout ;
wire \wb32_avalon16|rdata[19]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux12~0_combout ;
wire \wb32_avalon16|rdata[27]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux4~0_combout ;
wire \wb32_avalon16|wishbone_data_r~4_combout ;
wire \wb32_avalon16|avalon_sdram_writedata_o~5_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[3]~6_combout ;
wire \sdram0|new_sdram_controller_0|m_data[3]~_Duplicate_1_q ;
wire \sdram0|new_sdram_controller_0|Selector109~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector109~1_combout ;
wire \sdram0|new_sdram_controller_0|oe~_Duplicate_3_q ;
wire \sdr_dq_io[4]~input_o ;
wire \wb32_avalon16|rdata[4]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux27~0_combout ;
wire \sdr_dq_io[12]~input_o ;
wire \wb32_avalon16|rdata[12]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux19~0_combout ;
wire \wb32_avalon16|rdata[20]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux11~0_combout ;
wire \wb32_avalon16|rdata[28]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux3~0_combout ;
wire \sdram_naked_master0|Selector18~0_combout ;
wire \wb32_avalon16|wishbone_data_r~5_combout ;
wire \wb32_avalon16|avalon_sdram_writedata_o~6_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[4]~7_combout ;
wire \sdram0|new_sdram_controller_0|m_data[4]~_Duplicate_1_q ;
wire \sdram0|new_sdram_controller_0|active_data[4]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|Selector108~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector108~1_combout ;
wire \sdram0|new_sdram_controller_0|oe~_Duplicate_4_q ;
wire \sdr_dq_io[5]~input_o ;
wire \wb32_avalon16|rdata[5]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux26~0_combout ;
wire \sdr_dq_io[13]~input_o ;
wire \wb32_avalon16|rdata[13]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux18~0_combout ;
wire \wb32_avalon16|rdata[21]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux10~0_combout ;
wire \wb32_avalon16|rdata[29]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux2~0_combout ;
wire \sdram_naked_master0|Selector17~0_combout ;
wire \wb32_avalon16|wishbone_data_r~6_combout ;
wire \wb32_avalon16|avalon_sdram_writedata_o~7_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[5]~8_combout ;
wire \sdram0|new_sdram_controller_0|m_data[5]~_Duplicate_1_q ;
wire \sdram0|new_sdram_controller_0|Selector107~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector107~1_combout ;
wire \sdram0|new_sdram_controller_0|oe~_Duplicate_5_q ;
wire \sdram0|new_sdram_controller_0|m_data[6]~_Duplicate_1_q ;
wire \sdram_naked_master0|Selector16~0_combout ;
wire \sdr_dq_io[6]~input_o ;
wire \wb32_avalon16|rdata[6]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux25~0_combout ;
wire \sdr_dq_io[14]~input_o ;
wire \wb32_avalon16|rdata[14]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux17~0_combout ;
wire \wb32_avalon16|rdata[22]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux9~0_combout ;
wire \wb32_avalon16|rdata[30]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux1~0_combout ;
wire \wb32_avalon16|wishbone_data_r~7_combout ;
wire \wb32_avalon16|avalon_sdram_writedata_o~8_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[6]~9_combout ;
wire \sdram0|new_sdram_controller_0|active_data[6]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|Selector106~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector106~1_combout ;
wire \sdram0|new_sdram_controller_0|oe~_Duplicate_6_q ;
wire \sdram_naked_master0|Selector15~0_combout ;
wire \sdr_dq_io[7]~input_o ;
wire \wb32_avalon16|rdata[7]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux24~0_combout ;
wire \sdr_dq_io[15]~input_o ;
wire \wb32_avalon16|rdata[15]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux16~0_combout ;
wire \wb32_avalon16|rdata[23]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux8~0_combout ;
wire \wb32_avalon16|rdata[31]~feeder_combout ;
wire \wb_conmax_top0|m0|Mux0~0_combout ;
wire \wb32_avalon16|wishbone_data_r~8_combout ;
wire \wb32_avalon16|avalon_sdram_writedata_o~9_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[7]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[7]~10_combout ;
wire \sdram0|new_sdram_controller_0|m_data[7]~_Duplicate_1_q ;
wire \sdram0|new_sdram_controller_0|Selector105~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector105~1_combout ;
wire \sdram0|new_sdram_controller_0|oe~_Duplicate_7_q ;
wire \sdram0|new_sdram_controller_0|oe~_Duplicate_11_q ;
wire \wb32_avalon16|avalon_sdram_writedata_o~10_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[9]~11_combout ;
wire \sdram0|new_sdram_controller_0|m_data[9]~_Duplicate_1_q ;
wire \sdram0|new_sdram_controller_0|Selector103~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector103~1_combout ;
wire \sdram0|new_sdram_controller_0|oe~_Duplicate_8_q ;
wire \wb32_avalon16|avalon_sdram_writedata_o~11_combout ;
wire \wb32_avalon16|Selector18~0_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[12]~12_combout ;
wire \sdram0|new_sdram_controller_0|m_data[12]~_Duplicate_1_q ;
wire \sdram0|new_sdram_controller_0|Selector100~0_combout ;
wire \sdram0|new_sdram_controller_0|WideOr17~0_combout ;
wire \sdram0|new_sdram_controller_0|m_data[3]~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector100~1_combout ;
wire \sdram0|new_sdram_controller_0|oe~_Duplicate_9_q ;
wire \sdram0|new_sdram_controller_0|m_data[13]~_Duplicate_1_q ;
wire \sdram0|new_sdram_controller_0|Selector99~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector99~1_combout ;
wire \sdram0|new_sdram_controller_0|oe~_Duplicate_10_q ;
wire \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ;
wire \sdram0|new_sdram_controller_0|Selector19~1_combout ;
wire \sdram0|new_sdram_controller_0|Selector19~2_combout ;
wire \sdram0|new_sdram_controller_0|Selector0~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector19~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector19~3_combout ;
wire \wb32_avalon16|Selector32~0_combout ;
wire \wb32_avalon16|Selector32~1_combout ;
wire \wb32_avalon16|Selector32~2_combout ;
wire \wb32_avalon16|Selector32~4_combout ;
wire \sdram0|new_sdram_controller_0|comb~1_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[16]~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector114~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector86~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector94~6_combout ;
wire \wb32_avalon16|Selector54~0_combout ;
wire \wb32_avalon16|Selector54~1_combout ;
wire \wb32_avalon16|Selector54~2_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18]~feeder_combout ;
wire \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[18]~1_combout ;
wire \sdram0|new_sdram_controller_0|Selector94~2_combout ;
wire \sdram0|new_sdram_controller_0|m_addr[0]~_Duplicate_1_q ;
wire \sdram0|new_sdram_controller_0|Selector94~3_combout ;
wire \sdram0|new_sdram_controller_0|Selector94~5_combout ;
wire \sdram0|new_sdram_controller_0|Selector93~0_combout ;
wire \sdram0|new_sdram_controller_0|Selector86~1_combout ;
wire \wishbone_uart_lite0|req~0_combout ;
wire \wishbone_uart_lite0|Selector12~0_combout ;
wire \wishbone_uart_lite0|Selector11~0_combout ;
wire \wishbone_uart_lite0|send_pattern[1]~feeder_combout ;
wire \wishbone_uart_lite0|Selector10~0_combout ;
wire \wishbone_uart_lite0|send_pattern[2]~feeder_combout ;
wire \wishbone_uart_lite0|Selector9~0_combout ;
wire \wishbone_uart_lite0|send_pattern[3]~feeder_combout ;
wire \wishbone_uart_lite0|Selector8~0_combout ;
wire \wishbone_uart_lite0|send_pattern[4]~feeder_combout ;
wire \wishbone_uart_lite0|Selector7~0_combout ;
wire \wishbone_uart_lite0|send_pattern[5]~feeder_combout ;
wire \wishbone_uart_lite0|Selector6~0_combout ;
wire \wishbone_uart_lite0|send_pattern[6]~feeder_combout ;
wire \wishbone_uart_lite0|Selector5~0_combout ;
wire \wishbone_uart_lite0|send_pattern[7]~feeder_combout ;
wire \wishbone_uart_lite0|Selector4~0_combout ;
wire \wishbone_uart_lite0|send_pattern[8]~feeder_combout ;
wire \wishbone_uart_lite0|Selector12~1_combout ;
wire \wishbone_uart_lite0|Selector12~2_combout ;
wire [2:0] \sdram0|new_sdram_controller_0|m_count ;
wire [31:0] \sdram_naked_master0|wishbone_data_o ;
wire [4:0] \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk ;
wire [1:0] \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries ;
wire [4:0] \wb32_avalon16|cnt ;
wire [11:0] \sdram0|new_sdram_controller_0|m_addr ;
wire [2:0] \sdram_naked_master0|cnt ;
wire [2:0] \sdram0|new_sdram_controller_0|rd_valid ;
wire [1:0] \wb32_avalon16|avalon_sdram_byteenable_n_o ;
wire [9:0] \wishbone_uart_lite0|send_pattern ;
wire [3:0] \wb32_avalon16|wishbone_sel_r ;
wire [3:0] \sdram0|new_sdram_controller_0|m_cmd ;
wire [31:0] \sdram_naked_master0|rdata ;
wire [15:0] \sdram0|new_sdram_controller_0|za_data ;
wire [15:0] \wb32_avalon16|avalon_sdram_writedata_o ;
wire [12:0] \sdram0|new_sdram_controller_0|refresh_counter ;
wire [15:0] \wb32_avalon16|avalon_sdram_readdata_r ;
wire [21:0] \wb32_avalon16|avalon_sdram_address_o ;
wire [1:0] \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [1:0] \sdram0|new_sdram_controller_0|m_dqm ;
wire [3:0] \sdram0|new_sdram_controller_0|i_cmd ;
wire [31:0] \wb32_avalon16|rdata ;
wire [40:0] \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 ;
wire [31:0] \wb32_avalon16|wishbone_data_r ;
wire [40:0] \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 ;
wire [1:0] \sdram0|new_sdram_controller_0|active_dqm ;
wire [21:0] \sdram0|new_sdram_controller_0|active_addr ;
wire [11:0] \sdram0|new_sdram_controller_0|i_addr ;
wire [9:0] \wishbone_uart_lite0|send_divcnt ;
wire [3:0] \wishbone_uart_lite0|send_bitcnt ;
wire [2:0] \sdram0|new_sdram_controller_0|i_count ;
wire [15:0] \sdram0|new_sdram_controller_0|active_data ;
wire [2:0] \sdram0|new_sdram_controller_0|i_refs ;
wire [15:0] \sdram0|new_sdram_controller_0|m_data ;

wire [4:0] \ip_pll_sdram0|altpll_component|auto_generated|pll1_CLK_bus ;

assign \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk [0] = \ip_pll_sdram0|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk [1] = \ip_pll_sdram0|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk [2] = \ip_pll_sdram0|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk [3] = \ip_pll_sdram0|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk [4] = \ip_pll_sdram0|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: LCCOMB_X24_Y25_N4
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_readdata_valid_r~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_readdata_valid_r~feeder_combout  = \sdram0|new_sdram_controller_0|za_valid~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_valid~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_readdata_valid_r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_valid_r~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_readdata_valid_r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N14
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_waitrequest_r~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_waitrequest_r~feeder_combout  = \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_waitrequest_r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_waitrequest_r~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_waitrequest_r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N4
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_readdata_r[0]~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_readdata_r[0]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|za_data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_readdata_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[0]~feeder .lut_mask = 16'hF0F0;
defparam \wb32_avalon16|avalon_sdram_readdata_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N10
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_readdata_r[1]~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_readdata_r[1]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [1]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_readdata_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[1]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_readdata_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N12
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_readdata_r[2]~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_readdata_r[2]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [2]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_readdata_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[2]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_readdata_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N18
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_readdata_r[3]~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_readdata_r[3]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [3]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_readdata_r[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[3]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_readdata_r[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N20
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_readdata_r[4]~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_readdata_r[4]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [4]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_readdata_r[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[4]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_readdata_r[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N22
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_readdata_r[5]~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_readdata_r[5]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [5]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_readdata_r[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[5]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_readdata_r[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N26
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_readdata_r[6]~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_readdata_r[6]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [6]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_readdata_r[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[6]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_readdata_r[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N28
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_readdata_r[7]~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_readdata_r[7]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [7]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_readdata_r[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[7]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_readdata_r[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N0
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_readdata_r[8]~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_readdata_r[8]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [8]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_readdata_r[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[8]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_readdata_r[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_readdata_r[9]~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_readdata_r[9]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [9]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_readdata_r[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[9]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_readdata_r[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N0
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_readdata_r[10]~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_readdata_r[10]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [10]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_readdata_r[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[10]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_readdata_r[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N0
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_readdata_r[11]~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_readdata_r[11]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [11]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_readdata_r[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[11]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_readdata_r[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_readdata_r[12]~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_readdata_r[12]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [12]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_readdata_r[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[12]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_readdata_r[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N0
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_readdata_r[13]~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_readdata_r[13]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [13]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_readdata_r[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[13]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_readdata_r[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_readdata_r[14]~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_readdata_r[14]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [14]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_readdata_r[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[14]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_readdata_r[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N0
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_readdata_r[15]~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_readdata_r[15]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [15]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_readdata_r[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[15]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_readdata_r[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N30
cyclone10lp_io_obuf \sdr_clk_o~output (
	.i(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_clk_o),
	.obar());
// synopsys translate_off
defparam \sdr_clk_o~output .bus_hold = "false";
defparam \sdr_clk_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N16
cyclone10lp_io_obuf \sdr_cs_n_o~output (
	.i(\sdram0|new_sdram_controller_0|m_cmd [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_cs_n_o),
	.obar());
// synopsys translate_off
defparam \sdr_cs_n_o~output .bus_hold = "false";
defparam \sdr_cs_n_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cyclone10lp_io_obuf \sdr_cke_o~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_cke_o),
	.obar());
// synopsys translate_off
defparam \sdr_cke_o~output .bus_hold = "false";
defparam \sdr_cke_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N30
cyclone10lp_io_obuf \sdr_ras_n_o~output (
	.i(\sdram0|new_sdram_controller_0|m_cmd [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_ras_n_o),
	.obar());
// synopsys translate_off
defparam \sdr_ras_n_o~output .bus_hold = "false";
defparam \sdr_ras_n_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cyclone10lp_io_obuf \sdr_cas_n_o~output (
	.i(\sdram0|new_sdram_controller_0|m_cmd [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_cas_n_o),
	.obar());
// synopsys translate_off
defparam \sdr_cas_n_o~output .bus_hold = "false";
defparam \sdr_cas_n_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N2
cyclone10lp_io_obuf \sdr_we_n_o~output (
	.i(\sdram0|new_sdram_controller_0|m_cmd [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_we_n_o),
	.obar());
// synopsys translate_off
defparam \sdr_we_n_o~output .bus_hold = "false";
defparam \sdr_we_n_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N2
cyclone10lp_io_obuf \sdr_dqm_o[0]~output (
	.i(\sdram0|new_sdram_controller_0|m_dqm [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dqm_o[0]),
	.obar());
// synopsys translate_off
defparam \sdr_dqm_o[0]~output .bus_hold = "false";
defparam \sdr_dqm_o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cyclone10lp_io_obuf \sdr_dqm_o[1]~output (
	.i(\sdram0|new_sdram_controller_0|m_dqm [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dqm_o[1]),
	.obar());
// synopsys translate_off
defparam \sdr_dqm_o[1]~output .bus_hold = "false";
defparam \sdr_dqm_o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N23
cyclone10lp_io_obuf \sdr_ba_o[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_ba_o[0]),
	.obar());
// synopsys translate_off
defparam \sdr_ba_o[0]~output .bus_hold = "false";
defparam \sdr_ba_o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N9
cyclone10lp_io_obuf \sdr_ba_o[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_ba_o[1]),
	.obar());
// synopsys translate_off
defparam \sdr_ba_o[1]~output .bus_hold = "false";
defparam \sdr_ba_o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cyclone10lp_io_obuf \sdr_addr_o[0]~output (
	.i(\sdram0|new_sdram_controller_0|m_addr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_addr_o[0]),
	.obar());
// synopsys translate_off
defparam \sdr_addr_o[0]~output .bus_hold = "false";
defparam \sdr_addr_o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N30
cyclone10lp_io_obuf \sdr_addr_o[1]~output (
	.i(\sdram0|new_sdram_controller_0|m_addr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_addr_o[1]),
	.obar());
// synopsys translate_off
defparam \sdr_addr_o[1]~output .bus_hold = "false";
defparam \sdr_addr_o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N23
cyclone10lp_io_obuf \sdr_addr_o[2]~output (
	.i(\sdram0|new_sdram_controller_0|m_addr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_addr_o[2]),
	.obar());
// synopsys translate_off
defparam \sdr_addr_o[2]~output .bus_hold = "false";
defparam \sdr_addr_o[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N9
cyclone10lp_io_obuf \sdr_addr_o[3]~output (
	.i(\sdram0|new_sdram_controller_0|m_addr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_addr_o[3]),
	.obar());
// synopsys translate_off
defparam \sdr_addr_o[3]~output .bus_hold = "false";
defparam \sdr_addr_o[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cyclone10lp_io_obuf \sdr_addr_o[4]~output (
	.i(\sdram0|new_sdram_controller_0|m_addr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_addr_o[4]),
	.obar());
// synopsys translate_off
defparam \sdr_addr_o[4]~output .bus_hold = "false";
defparam \sdr_addr_o[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cyclone10lp_io_obuf \sdr_addr_o[5]~output (
	.i(\sdram0|new_sdram_controller_0|m_addr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_addr_o[5]),
	.obar());
// synopsys translate_off
defparam \sdr_addr_o[5]~output .bus_hold = "false";
defparam \sdr_addr_o[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cyclone10lp_io_obuf \sdr_addr_o[6]~output (
	.i(\sdram0|new_sdram_controller_0|m_addr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_addr_o[6]),
	.obar());
// synopsys translate_off
defparam \sdr_addr_o[6]~output .bus_hold = "false";
defparam \sdr_addr_o[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cyclone10lp_io_obuf \sdr_addr_o[7]~output (
	.i(\sdram0|new_sdram_controller_0|m_addr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_addr_o[7]),
	.obar());
// synopsys translate_off
defparam \sdr_addr_o[7]~output .bus_hold = "false";
defparam \sdr_addr_o[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N2
cyclone10lp_io_obuf \sdr_addr_o[8]~output (
	.i(\sdram0|new_sdram_controller_0|m_addr [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_addr_o[8]),
	.obar());
// synopsys translate_off
defparam \sdr_addr_o[8]~output .bus_hold = "false";
defparam \sdr_addr_o[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cyclone10lp_io_obuf \sdr_addr_o[9]~output (
	.i(\sdram0|new_sdram_controller_0|m_addr [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_addr_o[9]),
	.obar());
// synopsys translate_off
defparam \sdr_addr_o[9]~output .bus_hold = "false";
defparam \sdr_addr_o[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N30
cyclone10lp_io_obuf \sdr_addr_o[10]~output (
	.i(\sdram0|new_sdram_controller_0|m_addr [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_addr_o[10]),
	.obar());
// synopsys translate_off
defparam \sdr_addr_o[10]~output .bus_hold = "false";
defparam \sdr_addr_o[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N16
cyclone10lp_io_obuf \sdr_addr_o[11]~output (
	.i(\sdram0|new_sdram_controller_0|m_addr [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_addr_o[11]),
	.obar());
// synopsys translate_off
defparam \sdr_addr_o[11]~output .bus_hold = "false";
defparam \sdr_addr_o[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cyclone10lp_io_obuf \uart_txd_o~output (
	.i(\wishbone_uart_lite0|send_pattern [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uart_txd_o),
	.obar());
// synopsys translate_off
defparam \uart_txd_o~output .bus_hold = "false";
defparam \uart_txd_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N2
cyclone10lp_io_obuf \sdr_dq_io[0]~output (
	.i(\sdram0|new_sdram_controller_0|m_data [0]),
	.oe(!\sdram0|new_sdram_controller_0|oe~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dq_io[0]),
	.obar());
// synopsys translate_off
defparam \sdr_dq_io[0]~output .bus_hold = "false";
defparam \sdr_dq_io[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cyclone10lp_io_obuf \sdr_dq_io[1]~output (
	.i(\sdram0|new_sdram_controller_0|m_data [1]),
	.oe(!\sdram0|new_sdram_controller_0|oe~_Duplicate_1_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dq_io[1]),
	.obar());
// synopsys translate_off
defparam \sdr_dq_io[1]~output .bus_hold = "false";
defparam \sdr_dq_io[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N9
cyclone10lp_io_obuf \sdr_dq_io[2]~output (
	.i(\sdram0|new_sdram_controller_0|m_data [2]),
	.oe(!\sdram0|new_sdram_controller_0|oe~_Duplicate_2_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dq_io[2]),
	.obar());
// synopsys translate_off
defparam \sdr_dq_io[2]~output .bus_hold = "false";
defparam \sdr_dq_io[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N16
cyclone10lp_io_obuf \sdr_dq_io[3]~output (
	.i(\sdram0|new_sdram_controller_0|m_data [3]),
	.oe(!\sdram0|new_sdram_controller_0|oe~_Duplicate_3_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dq_io[3]),
	.obar());
// synopsys translate_off
defparam \sdr_dq_io[3]~output .bus_hold = "false";
defparam \sdr_dq_io[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cyclone10lp_io_obuf \sdr_dq_io[4]~output (
	.i(\sdram0|new_sdram_controller_0|m_data [4]),
	.oe(!\sdram0|new_sdram_controller_0|oe~_Duplicate_4_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dq_io[4]),
	.obar());
// synopsys translate_off
defparam \sdr_dq_io[4]~output .bus_hold = "false";
defparam \sdr_dq_io[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N2
cyclone10lp_io_obuf \sdr_dq_io[5]~output (
	.i(\sdram0|new_sdram_controller_0|m_data [5]),
	.oe(!\sdram0|new_sdram_controller_0|oe~_Duplicate_5_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dq_io[5]),
	.obar());
// synopsys translate_off
defparam \sdr_dq_io[5]~output .bus_hold = "false";
defparam \sdr_dq_io[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N2
cyclone10lp_io_obuf \sdr_dq_io[6]~output (
	.i(\sdram0|new_sdram_controller_0|m_data [6]),
	.oe(!\sdram0|new_sdram_controller_0|oe~_Duplicate_6_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dq_io[6]),
	.obar());
// synopsys translate_off
defparam \sdr_dq_io[6]~output .bus_hold = "false";
defparam \sdr_dq_io[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N9
cyclone10lp_io_obuf \sdr_dq_io[7]~output (
	.i(\sdram0|new_sdram_controller_0|m_data [7]),
	.oe(!\sdram0|new_sdram_controller_0|oe~_Duplicate_7_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dq_io[7]),
	.obar());
// synopsys translate_off
defparam \sdr_dq_io[7]~output .bus_hold = "false";
defparam \sdr_dq_io[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cyclone10lp_io_obuf \sdr_dq_io[8]~output (
	.i(!\sdram0|new_sdram_controller_0|oe~_Duplicate_11_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dq_io[8]),
	.obar());
// synopsys translate_off
defparam \sdr_dq_io[8]~output .bus_hold = "false";
defparam \sdr_dq_io[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cyclone10lp_io_obuf \sdr_dq_io[9]~output (
	.i(\sdram0|new_sdram_controller_0|m_data [9]),
	.oe(!\sdram0|new_sdram_controller_0|oe~_Duplicate_8_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dq_io[9]),
	.obar());
// synopsys translate_off
defparam \sdr_dq_io[9]~output .bus_hold = "false";
defparam \sdr_dq_io[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N9
cyclone10lp_io_obuf \sdr_dq_io[10]~output (
	.i(!\sdram0|new_sdram_controller_0|oe~_Duplicate_11_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dq_io[10]),
	.obar());
// synopsys translate_off
defparam \sdr_dq_io[10]~output .bus_hold = "false";
defparam \sdr_dq_io[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cyclone10lp_io_obuf \sdr_dq_io[11]~output (
	.i(!\sdram0|new_sdram_controller_0|oe~_Duplicate_11_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dq_io[11]),
	.obar());
// synopsys translate_off
defparam \sdr_dq_io[11]~output .bus_hold = "false";
defparam \sdr_dq_io[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N2
cyclone10lp_io_obuf \sdr_dq_io[12]~output (
	.i(\sdram0|new_sdram_controller_0|m_data [12]),
	.oe(!\sdram0|new_sdram_controller_0|oe~_Duplicate_9_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dq_io[12]),
	.obar());
// synopsys translate_off
defparam \sdr_dq_io[12]~output .bus_hold = "false";
defparam \sdr_dq_io[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cyclone10lp_io_obuf \sdr_dq_io[13]~output (
	.i(\sdram0|new_sdram_controller_0|m_data [13]),
	.oe(!\sdram0|new_sdram_controller_0|oe~_Duplicate_10_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dq_io[13]),
	.obar());
// synopsys translate_off
defparam \sdr_dq_io[13]~output .bus_hold = "false";
defparam \sdr_dq_io[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cyclone10lp_io_obuf \sdr_dq_io[14]~output (
	.i(!\sdram0|new_sdram_controller_0|oe~_Duplicate_11_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dq_io[14]),
	.obar());
// synopsys translate_off
defparam \sdr_dq_io[14]~output .bus_hold = "false";
defparam \sdr_dq_io[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cyclone10lp_io_obuf \sdr_dq_io[15]~output (
	.i(!\sdram0|new_sdram_controller_0|oe~_Duplicate_11_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdr_dq_io[15]),
	.obar());
// synopsys translate_off
defparam \sdr_dq_io[15]~output .bus_hold = "false";
defparam \sdr_dq_io[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N1
cyclone10lp_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N15
cyclone10lp_io_ibuf \clk_50~input (
	.i(clk_50),
	.ibar(gnd),
	.o(\clk_50~input_o ));
// synopsys translate_off
defparam \clk_50~input .bus_hold = "false";
defparam \clk_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_2
cyclone10lp_pll \ip_pll_sdram0|altpll_component|auto_generated|pll1 (
	.areset(!\rst_n~input_o ),
	.pfdena(vcc),
	.fbin(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c0_high = 15;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c0_low = 15;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c0_ph = 6;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c1_high = 2;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c1_low = 2;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c1_ph = 6;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c2_high = 2;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c2_low = 2;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk2_counter = "c1";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk2_divide_by = 1;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk2_multiply_by = 3;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk3_counter = "c2";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk3_divide_by = 1;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk3_multiply_by = 3;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk3_phase_shift = "-1250";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .m = 12;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .m_ph = 6;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .n = 1;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G9
cyclone10lp_clkctrl \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cyclone10lp_lcell_comb \ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N9
dffeas \ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N30
cyclone10lp_lcell_comb \reset_n~0 (
// Equation(s):
// \reset_n~0_combout  = ((!\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ) # (!\rst_n~input_o )) # (!\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\reset_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \reset_n~0 .lut_mask = 16'h5FFF;
defparam \reset_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|i_count[0]~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|i_count[0]~1_combout  = (\sdram0|new_sdram_controller_0|i_state.000~q  & !\sdram0|new_sdram_controller_0|i_state.101~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|i_state.000~q ),
	.datad(\sdram0|new_sdram_controller_0|i_state.101~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|i_count[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_count[0]~1 .lut_mask = 16'h00F0;
defparam \sdram0|new_sdram_controller_0|i_count[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N4
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Add0~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Add0~0_combout  = \sdram0|new_sdram_controller_0|refresh_counter [0] $ (VCC)
// \sdram0|new_sdram_controller_0|Add0~1  = CARRY(\sdram0|new_sdram_controller_0|refresh_counter [0])

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|refresh_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Add0~0_combout ),
	.cout(\sdram0|new_sdram_controller_0|Add0~1 ));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Add0~0 .lut_mask = 16'h33CC;
defparam \sdram0|new_sdram_controller_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N4
cyclone10lp_lcell_comb \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cyclone10lp_clkctrl \reset_n~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset_n~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_n~0clkctrl_outclk ));
// synopsys translate_off
defparam \reset_n~0clkctrl .clock_type = "global clock";
defparam \reset_n~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X24_Y27_N5
dffeas \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N15
dffeas \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(!\reset_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N31
dffeas \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(!\reset_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y26_N5
dffeas \sdram0|new_sdram_controller_0|refresh_counter[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|refresh_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter[0] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|refresh_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N6
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Add0~2 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Add0~2_combout  = (\sdram0|new_sdram_controller_0|refresh_counter [1] & (\sdram0|new_sdram_controller_0|Add0~1  & VCC)) # (!\sdram0|new_sdram_controller_0|refresh_counter [1] & (!\sdram0|new_sdram_controller_0|Add0~1 ))
// \sdram0|new_sdram_controller_0|Add0~3  = CARRY((!\sdram0|new_sdram_controller_0|refresh_counter [1] & !\sdram0|new_sdram_controller_0|Add0~1 ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|refresh_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram0|new_sdram_controller_0|Add0~1 ),
	.combout(\sdram0|new_sdram_controller_0|Add0~2_combout ),
	.cout(\sdram0|new_sdram_controller_0|Add0~3 ));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Add0~2 .lut_mask = 16'hC303;
defparam \sdram0|new_sdram_controller_0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N2
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|refresh_counter~7 (
// Equation(s):
// \sdram0|new_sdram_controller_0|refresh_counter~7_combout  = (\sdram0|new_sdram_controller_0|Add0~2_combout  & !\sdram0|new_sdram_controller_0|Equal0~3_combout )

	.dataa(\sdram0|new_sdram_controller_0|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|refresh_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter~7 .lut_mask = 16'h00AA;
defparam \sdram0|new_sdram_controller_0|refresh_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N3
dffeas \sdram0|new_sdram_controller_0|refresh_counter[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|refresh_counter~7_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|refresh_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter[1] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|refresh_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N8
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Add0~4 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Add0~4_combout  = (\sdram0|new_sdram_controller_0|refresh_counter [2] & ((GND) # (!\sdram0|new_sdram_controller_0|Add0~3 ))) # (!\sdram0|new_sdram_controller_0|refresh_counter [2] & (\sdram0|new_sdram_controller_0|Add0~3  $ 
// (GND)))
// \sdram0|new_sdram_controller_0|Add0~5  = CARRY((\sdram0|new_sdram_controller_0|refresh_counter [2]) # (!\sdram0|new_sdram_controller_0|Add0~3 ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|refresh_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram0|new_sdram_controller_0|Add0~3 ),
	.combout(\sdram0|new_sdram_controller_0|Add0~4_combout ),
	.cout(\sdram0|new_sdram_controller_0|Add0~5 ));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Add0~4 .lut_mask = 16'h3CCF;
defparam \sdram0|new_sdram_controller_0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y26_N9
dffeas \sdram0|new_sdram_controller_0|refresh_counter[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|refresh_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter[2] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|refresh_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N10
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Add0~6 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Add0~6_combout  = (\sdram0|new_sdram_controller_0|refresh_counter [3] & (!\sdram0|new_sdram_controller_0|Add0~5 )) # (!\sdram0|new_sdram_controller_0|refresh_counter [3] & (\sdram0|new_sdram_controller_0|Add0~5  & VCC))
// \sdram0|new_sdram_controller_0|Add0~7  = CARRY((\sdram0|new_sdram_controller_0|refresh_counter [3] & !\sdram0|new_sdram_controller_0|Add0~5 ))

	.dataa(\sdram0|new_sdram_controller_0|refresh_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram0|new_sdram_controller_0|Add0~5 ),
	.combout(\sdram0|new_sdram_controller_0|Add0~6_combout ),
	.cout(\sdram0|new_sdram_controller_0|Add0~7 ));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Add0~6 .lut_mask = 16'h5A0A;
defparam \sdram0|new_sdram_controller_0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N30
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|refresh_counter[3]~12 (
// Equation(s):
// \sdram0|new_sdram_controller_0|refresh_counter[3]~12_combout  = !\sdram0|new_sdram_controller_0|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|Add0~6_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|refresh_counter[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter[3]~12 .lut_mask = 16'h00FF;
defparam \sdram0|new_sdram_controller_0|refresh_counter[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N31
dffeas \sdram0|new_sdram_controller_0|refresh_counter[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|refresh_counter[3]~12_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|refresh_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter[3] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|refresh_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N12
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Add0~8 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Add0~8_combout  = (\sdram0|new_sdram_controller_0|refresh_counter [4] & ((GND) # (!\sdram0|new_sdram_controller_0|Add0~7 ))) # (!\sdram0|new_sdram_controller_0|refresh_counter [4] & (\sdram0|new_sdram_controller_0|Add0~7  $ 
// (GND)))
// \sdram0|new_sdram_controller_0|Add0~9  = CARRY((\sdram0|new_sdram_controller_0|refresh_counter [4]) # (!\sdram0|new_sdram_controller_0|Add0~7 ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|refresh_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram0|new_sdram_controller_0|Add0~7 ),
	.combout(\sdram0|new_sdram_controller_0|Add0~8_combout ),
	.cout(\sdram0|new_sdram_controller_0|Add0~9 ));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Add0~8 .lut_mask = 16'h3CCF;
defparam \sdram0|new_sdram_controller_0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N12
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|refresh_counter~6 (
// Equation(s):
// \sdram0|new_sdram_controller_0|refresh_counter~6_combout  = (\sdram0|new_sdram_controller_0|Add0~8_combout  & !\sdram0|new_sdram_controller_0|Equal0~3_combout )

	.dataa(\sdram0|new_sdram_controller_0|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|refresh_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter~6 .lut_mask = 16'h00AA;
defparam \sdram0|new_sdram_controller_0|refresh_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N13
dffeas \sdram0|new_sdram_controller_0|refresh_counter[4] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|refresh_counter~6_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|refresh_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter[4] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|refresh_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N14
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Add0~10 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Add0~10_combout  = (\sdram0|new_sdram_controller_0|refresh_counter [5] & (\sdram0|new_sdram_controller_0|Add0~9  & VCC)) # (!\sdram0|new_sdram_controller_0|refresh_counter [5] & (!\sdram0|new_sdram_controller_0|Add0~9 ))
// \sdram0|new_sdram_controller_0|Add0~11  = CARRY((!\sdram0|new_sdram_controller_0|refresh_counter [5] & !\sdram0|new_sdram_controller_0|Add0~9 ))

	.dataa(\sdram0|new_sdram_controller_0|refresh_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram0|new_sdram_controller_0|Add0~9 ),
	.combout(\sdram0|new_sdram_controller_0|Add0~10_combout ),
	.cout(\sdram0|new_sdram_controller_0|Add0~11 ));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Add0~10 .lut_mask = 16'hA505;
defparam \sdram0|new_sdram_controller_0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N20
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|refresh_counter~5 (
// Equation(s):
// \sdram0|new_sdram_controller_0|refresh_counter~5_combout  = (\sdram0|new_sdram_controller_0|Add0~10_combout  & !\sdram0|new_sdram_controller_0|Equal0~3_combout )

	.dataa(\sdram0|new_sdram_controller_0|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|refresh_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter~5 .lut_mask = 16'h00AA;
defparam \sdram0|new_sdram_controller_0|refresh_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N21
dffeas \sdram0|new_sdram_controller_0|refresh_counter[5] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|refresh_counter~5_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|refresh_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter[5] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|refresh_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N16
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Add0~12 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Add0~12_combout  = (\sdram0|new_sdram_controller_0|refresh_counter [6] & ((GND) # (!\sdram0|new_sdram_controller_0|Add0~11 ))) # (!\sdram0|new_sdram_controller_0|refresh_counter [6] & (\sdram0|new_sdram_controller_0|Add0~11  
// $ (GND)))
// \sdram0|new_sdram_controller_0|Add0~13  = CARRY((\sdram0|new_sdram_controller_0|refresh_counter [6]) # (!\sdram0|new_sdram_controller_0|Add0~11 ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|refresh_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram0|new_sdram_controller_0|Add0~11 ),
	.combout(\sdram0|new_sdram_controller_0|Add0~12_combout ),
	.cout(\sdram0|new_sdram_controller_0|Add0~13 ));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Add0~12 .lut_mask = 16'h3CCF;
defparam \sdram0|new_sdram_controller_0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N22
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|refresh_counter~4 (
// Equation(s):
// \sdram0|new_sdram_controller_0|refresh_counter~4_combout  = (\sdram0|new_sdram_controller_0|Add0~12_combout  & !\sdram0|new_sdram_controller_0|Equal0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|Add0~12_combout ),
	.datad(\sdram0|new_sdram_controller_0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|refresh_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter~4 .lut_mask = 16'h00F0;
defparam \sdram0|new_sdram_controller_0|refresh_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N23
dffeas \sdram0|new_sdram_controller_0|refresh_counter[6] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|refresh_counter~4_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|refresh_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter[6] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|refresh_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N18
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Add0~14 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Add0~14_combout  = (\sdram0|new_sdram_controller_0|refresh_counter [7] & (!\sdram0|new_sdram_controller_0|Add0~13 )) # (!\sdram0|new_sdram_controller_0|refresh_counter [7] & (\sdram0|new_sdram_controller_0|Add0~13  & VCC))
// \sdram0|new_sdram_controller_0|Add0~15  = CARRY((\sdram0|new_sdram_controller_0|refresh_counter [7] & !\sdram0|new_sdram_controller_0|Add0~13 ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|refresh_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram0|new_sdram_controller_0|Add0~13 ),
	.combout(\sdram0|new_sdram_controller_0|Add0~14_combout ),
	.cout(\sdram0|new_sdram_controller_0|Add0~15 ));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Add0~14 .lut_mask = 16'h3C0C;
defparam \sdram0|new_sdram_controller_0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N16
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|refresh_counter~3 (
// Equation(s):
// \sdram0|new_sdram_controller_0|refresh_counter~3_combout  = (\sdram0|new_sdram_controller_0|Equal0~3_combout ) # (!\sdram0|new_sdram_controller_0|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|Add0~14_combout ),
	.datad(\sdram0|new_sdram_controller_0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|refresh_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter~3 .lut_mask = 16'hFF0F;
defparam \sdram0|new_sdram_controller_0|refresh_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N17
dffeas \sdram0|new_sdram_controller_0|refresh_counter[7] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|refresh_counter~3_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|refresh_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter[7] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|refresh_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N20
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Add0~16 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Add0~16_combout  = (\sdram0|new_sdram_controller_0|refresh_counter [8] & (\sdram0|new_sdram_controller_0|Add0~15  $ (GND))) # (!\sdram0|new_sdram_controller_0|refresh_counter [8] & ((GND) # 
// (!\sdram0|new_sdram_controller_0|Add0~15 )))
// \sdram0|new_sdram_controller_0|Add0~17  = CARRY((!\sdram0|new_sdram_controller_0|Add0~15 ) # (!\sdram0|new_sdram_controller_0|refresh_counter [8]))

	.dataa(\sdram0|new_sdram_controller_0|refresh_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram0|new_sdram_controller_0|Add0~15 ),
	.combout(\sdram0|new_sdram_controller_0|Add0~16_combout ),
	.cout(\sdram0|new_sdram_controller_0|Add0~17 ));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Add0~16 .lut_mask = 16'hA55F;
defparam \sdram0|new_sdram_controller_0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N30
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|refresh_counter[8]~10 (
// Equation(s):
// \sdram0|new_sdram_controller_0|refresh_counter[8]~10_combout  = !\sdram0|new_sdram_controller_0|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|Add0~16_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|refresh_counter[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter[8]~10 .lut_mask = 16'h00FF;
defparam \sdram0|new_sdram_controller_0|refresh_counter[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N31
dffeas \sdram0|new_sdram_controller_0|refresh_counter[8] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|refresh_counter[8]~10_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|refresh_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter[8] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|refresh_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N6
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Equal0~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Equal0~1_combout  = (!\sdram0|new_sdram_controller_0|refresh_counter [6] & (\sdram0|new_sdram_controller_0|refresh_counter [7] & (\sdram0|new_sdram_controller_0|refresh_counter [8] & 
// !\sdram0|new_sdram_controller_0|refresh_counter [5])))

	.dataa(\sdram0|new_sdram_controller_0|refresh_counter [6]),
	.datab(\sdram0|new_sdram_controller_0|refresh_counter [7]),
	.datac(\sdram0|new_sdram_controller_0|refresh_counter [8]),
	.datad(\sdram0|new_sdram_controller_0|refresh_counter [5]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Equal0~1 .lut_mask = 16'h0040;
defparam \sdram0|new_sdram_controller_0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N22
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Add0~18 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Add0~18_combout  = (\sdram0|new_sdram_controller_0|refresh_counter [9] & (!\sdram0|new_sdram_controller_0|Add0~17 )) # (!\sdram0|new_sdram_controller_0|refresh_counter [9] & (\sdram0|new_sdram_controller_0|Add0~17  & VCC))
// \sdram0|new_sdram_controller_0|Add0~19  = CARRY((\sdram0|new_sdram_controller_0|refresh_counter [9] & !\sdram0|new_sdram_controller_0|Add0~17 ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|refresh_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram0|new_sdram_controller_0|Add0~17 ),
	.combout(\sdram0|new_sdram_controller_0|Add0~18_combout ),
	.cout(\sdram0|new_sdram_controller_0|Add0~19 ));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Add0~18 .lut_mask = 16'h3C0C;
defparam \sdram0|new_sdram_controller_0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N0
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|refresh_counter[9]~9 (
// Equation(s):
// \sdram0|new_sdram_controller_0|refresh_counter[9]~9_combout  = !\sdram0|new_sdram_controller_0|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|refresh_counter[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter[9]~9 .lut_mask = 16'h0F0F;
defparam \sdram0|new_sdram_controller_0|refresh_counter[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N1
dffeas \sdram0|new_sdram_controller_0|refresh_counter[9] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|refresh_counter[9]~9_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|refresh_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter[9] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|refresh_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N24
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Add0~20 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Add0~20_combout  = (\sdram0|new_sdram_controller_0|refresh_counter [10] & ((GND) # (!\sdram0|new_sdram_controller_0|Add0~19 ))) # (!\sdram0|new_sdram_controller_0|refresh_counter [10] & 
// (\sdram0|new_sdram_controller_0|Add0~19  $ (GND)))
// \sdram0|new_sdram_controller_0|Add0~21  = CARRY((\sdram0|new_sdram_controller_0|refresh_counter [10]) # (!\sdram0|new_sdram_controller_0|Add0~19 ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|refresh_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram0|new_sdram_controller_0|Add0~19 ),
	.combout(\sdram0|new_sdram_controller_0|Add0~20_combout ),
	.cout(\sdram0|new_sdram_controller_0|Add0~21 ));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Add0~20 .lut_mask = 16'h3CCF;
defparam \sdram0|new_sdram_controller_0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N4
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|refresh_counter~2 (
// Equation(s):
// \sdram0|new_sdram_controller_0|refresh_counter~2_combout  = (!\sdram0|new_sdram_controller_0|Equal0~3_combout  & \sdram0|new_sdram_controller_0|Add0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|Equal0~3_combout ),
	.datad(\sdram0|new_sdram_controller_0|Add0~20_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|refresh_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter~2 .lut_mask = 16'h0F00;
defparam \sdram0|new_sdram_controller_0|refresh_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N5
dffeas \sdram0|new_sdram_controller_0|refresh_counter[10] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|refresh_counter~2_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|refresh_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter[10] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|refresh_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N26
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Add0~22 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Add0~22_combout  = (\sdram0|new_sdram_controller_0|refresh_counter [11] & (\sdram0|new_sdram_controller_0|Add0~21  & VCC)) # (!\sdram0|new_sdram_controller_0|refresh_counter [11] & (!\sdram0|new_sdram_controller_0|Add0~21 ))
// \sdram0|new_sdram_controller_0|Add0~23  = CARRY((!\sdram0|new_sdram_controller_0|refresh_counter [11] & !\sdram0|new_sdram_controller_0|Add0~21 ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|refresh_counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram0|new_sdram_controller_0|Add0~21 ),
	.combout(\sdram0|new_sdram_controller_0|Add0~22_combout ),
	.cout(\sdram0|new_sdram_controller_0|Add0~23 ));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Add0~22 .lut_mask = 16'hC303;
defparam \sdram0|new_sdram_controller_0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N2
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|refresh_counter~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|refresh_counter~1_combout  = (!\sdram0|new_sdram_controller_0|Equal0~3_combout  & \sdram0|new_sdram_controller_0|Add0~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|Equal0~3_combout ),
	.datad(\sdram0|new_sdram_controller_0|Add0~22_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|refresh_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter~1 .lut_mask = 16'h0F00;
defparam \sdram0|new_sdram_controller_0|refresh_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N3
dffeas \sdram0|new_sdram_controller_0|refresh_counter[11] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|refresh_counter~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|refresh_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter[11] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|refresh_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N28
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Add0~24 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Add0~24_combout  = \sdram0|new_sdram_controller_0|Add0~23  $ (!\sdram0|new_sdram_controller_0|refresh_counter [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|refresh_counter [12]),
	.cin(\sdram0|new_sdram_controller_0|Add0~23 ),
	.combout(\sdram0|new_sdram_controller_0|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Add0~24 .lut_mask = 16'hF00F;
defparam \sdram0|new_sdram_controller_0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N12
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|refresh_counter~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|refresh_counter~0_combout  = (\sdram0|new_sdram_controller_0|Equal0~3_combout ) # (!\sdram0|new_sdram_controller_0|Add0~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|Equal0~3_combout ),
	.datad(\sdram0|new_sdram_controller_0|Add0~24_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|refresh_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter~0 .lut_mask = 16'hF0FF;
defparam \sdram0|new_sdram_controller_0|refresh_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N13
dffeas \sdram0|new_sdram_controller_0|refresh_counter[12] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|refresh_counter~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|refresh_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_counter[12] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|refresh_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N26
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Equal0~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Equal0~0_combout  = (\sdram0|new_sdram_controller_0|refresh_counter [12] & (!\sdram0|new_sdram_controller_0|refresh_counter [10] & (\sdram0|new_sdram_controller_0|refresh_counter [9] & 
// !\sdram0|new_sdram_controller_0|refresh_counter [11])))

	.dataa(\sdram0|new_sdram_controller_0|refresh_counter [12]),
	.datab(\sdram0|new_sdram_controller_0|refresh_counter [10]),
	.datac(\sdram0|new_sdram_controller_0|refresh_counter [9]),
	.datad(\sdram0|new_sdram_controller_0|refresh_counter [11]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Equal0~0 .lut_mask = 16'h0020;
defparam \sdram0|new_sdram_controller_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N28
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Equal0~2 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Equal0~2_combout  = (!\sdram0|new_sdram_controller_0|refresh_counter [4] & (!\sdram0|new_sdram_controller_0|refresh_counter [1] & (!\sdram0|new_sdram_controller_0|refresh_counter [2] & 
// \sdram0|new_sdram_controller_0|refresh_counter [3])))

	.dataa(\sdram0|new_sdram_controller_0|refresh_counter [4]),
	.datab(\sdram0|new_sdram_controller_0|refresh_counter [1]),
	.datac(\sdram0|new_sdram_controller_0|refresh_counter [2]),
	.datad(\sdram0|new_sdram_controller_0|refresh_counter [3]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Equal0~2 .lut_mask = 16'h0100;
defparam \sdram0|new_sdram_controller_0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N18
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Equal0~3 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Equal0~3_combout  = (\sdram0|new_sdram_controller_0|Equal0~1_combout  & (\sdram0|new_sdram_controller_0|Equal0~0_combout  & (!\sdram0|new_sdram_controller_0|refresh_counter [0] & 
// \sdram0|new_sdram_controller_0|Equal0~2_combout )))

	.dataa(\sdram0|new_sdram_controller_0|Equal0~1_combout ),
	.datab(\sdram0|new_sdram_controller_0|Equal0~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|refresh_counter [0]),
	.datad(\sdram0|new_sdram_controller_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Equal0~3 .lut_mask = 16'h0800;
defparam \sdram0|new_sdram_controller_0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N24
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector8~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector8~0_combout  = (!\sdram0|new_sdram_controller_0|i_state.000~q  & \sdram0|new_sdram_controller_0|Equal0~3_combout )

	.dataa(\sdram0|new_sdram_controller_0|i_state.000~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector8~0 .lut_mask = 16'h5500;
defparam \sdram0|new_sdram_controller_0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N25
dffeas \sdram0|new_sdram_controller_0|i_state.001 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_state.001 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N14
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector16~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector16~0_combout  = (\sdram0|new_sdram_controller_0|i_next.010~q  & ((\sdram0|new_sdram_controller_0|i_state.101~q ) # ((\sdram0|new_sdram_controller_0|i_state.011~q ) # (!\sdram0|new_sdram_controller_0|i_state.000~q 
// ))))

	.dataa(\sdram0|new_sdram_controller_0|i_next.010~q ),
	.datab(\sdram0|new_sdram_controller_0|i_state.101~q ),
	.datac(\sdram0|new_sdram_controller_0|i_state.000~q ),
	.datad(\sdram0|new_sdram_controller_0|i_state.011~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector16~0 .lut_mask = 16'hAA8A;
defparam \sdram0|new_sdram_controller_0|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N18
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector6~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector6~0_combout  = (\sdram0|new_sdram_controller_0|i_refs [0] & (\sdram0|new_sdram_controller_0|i_state.000~q  & !\sdram0|new_sdram_controller_0|i_state.010~q )) # (!\sdram0|new_sdram_controller_0|i_refs [0] & 
// ((\sdram0|new_sdram_controller_0|i_state.010~q )))

	.dataa(\sdram0|new_sdram_controller_0|i_state.000~q ),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|i_refs [0]),
	.datad(\sdram0|new_sdram_controller_0|i_state.010~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector6~0 .lut_mask = 16'h0FA0;
defparam \sdram0|new_sdram_controller_0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N19
dffeas \sdram0|new_sdram_controller_0|i_refs[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_refs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_refs[0] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_refs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N30
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector5~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector5~0_combout  = (\sdram0|new_sdram_controller_0|i_state.010~q  & ((\sdram0|new_sdram_controller_0|i_refs [0] $ (\sdram0|new_sdram_controller_0|i_refs [1])))) # (!\sdram0|new_sdram_controller_0|i_state.010~q  & 
// (\sdram0|new_sdram_controller_0|i_state.000~q  & ((\sdram0|new_sdram_controller_0|i_refs [1]))))

	.dataa(\sdram0|new_sdram_controller_0|i_state.000~q ),
	.datab(\sdram0|new_sdram_controller_0|i_refs [0]),
	.datac(\sdram0|new_sdram_controller_0|i_refs [1]),
	.datad(\sdram0|new_sdram_controller_0|i_state.010~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector5~0 .lut_mask = 16'h3CA0;
defparam \sdram0|new_sdram_controller_0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N31
dffeas \sdram0|new_sdram_controller_0|i_refs[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_refs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_refs[1] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_refs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N2
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector4~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector4~0_combout  = (\sdram0|new_sdram_controller_0|i_state.010~q  & (\sdram0|new_sdram_controller_0|i_refs [2] $ (((\sdram0|new_sdram_controller_0|i_refs [0] & \sdram0|new_sdram_controller_0|i_refs [1])))))

	.dataa(\sdram0|new_sdram_controller_0|i_refs [2]),
	.datab(\sdram0|new_sdram_controller_0|i_refs [0]),
	.datac(\sdram0|new_sdram_controller_0|i_refs [1]),
	.datad(\sdram0|new_sdram_controller_0|i_state.010~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector4~0 .lut_mask = 16'h6A00;
defparam \sdram0|new_sdram_controller_0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N0
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector4~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector4~1_combout  = (\sdram0|new_sdram_controller_0|Selector4~0_combout ) # ((\sdram0|new_sdram_controller_0|i_state.000~q  & (\sdram0|new_sdram_controller_0|i_refs [2] & !\sdram0|new_sdram_controller_0|i_state.010~q )))

	.dataa(\sdram0|new_sdram_controller_0|i_state.000~q ),
	.datab(\sdram0|new_sdram_controller_0|Selector4~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|i_refs [2]),
	.datad(\sdram0|new_sdram_controller_0|i_state.010~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector4~1 .lut_mask = 16'hCCEC;
defparam \sdram0|new_sdram_controller_0|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N1
dffeas \sdram0|new_sdram_controller_0|i_refs[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_refs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_refs[2] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_refs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N28
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector18~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector18~0_combout  = (!\sdram0|new_sdram_controller_0|i_refs [2] & (!\sdram0|new_sdram_controller_0|i_refs [1] & \sdram0|new_sdram_controller_0|i_refs [0]))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|i_refs [2]),
	.datac(\sdram0|new_sdram_controller_0|i_refs [1]),
	.datad(\sdram0|new_sdram_controller_0|i_refs [0]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector18~0 .lut_mask = 16'h0300;
defparam \sdram0|new_sdram_controller_0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N6
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector16~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector16~1_combout  = (\sdram0|new_sdram_controller_0|i_state.001~q ) # ((\sdram0|new_sdram_controller_0|Selector16~0_combout ) # ((\sdram0|new_sdram_controller_0|i_state.010~q  & 
// !\sdram0|new_sdram_controller_0|Selector18~0_combout )))

	.dataa(\sdram0|new_sdram_controller_0|i_state.010~q ),
	.datab(\sdram0|new_sdram_controller_0|i_state.001~q ),
	.datac(\sdram0|new_sdram_controller_0|Selector16~0_combout ),
	.datad(\sdram0|new_sdram_controller_0|Selector18~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector16~1 .lut_mask = 16'hFCFE;
defparam \sdram0|new_sdram_controller_0|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N7
dffeas \sdram0|new_sdram_controller_0|i_next.010 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_next.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_next.010 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_next.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N16
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector18~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector18~1_combout  = (\sdram0|new_sdram_controller_0|i_next.111~q  & ((\sdram0|new_sdram_controller_0|i_state.011~q ) # ((\sdram0|new_sdram_controller_0|i_state.101~q ) # (!\sdram0|new_sdram_controller_0|i_state.000~q 
// ))))

	.dataa(\sdram0|new_sdram_controller_0|i_state.011~q ),
	.datab(\sdram0|new_sdram_controller_0|i_next.111~q ),
	.datac(\sdram0|new_sdram_controller_0|i_state.000~q ),
	.datad(\sdram0|new_sdram_controller_0|i_state.101~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector18~1 .lut_mask = 16'hCC8C;
defparam \sdram0|new_sdram_controller_0|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector18~2 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector18~2_combout  = (\sdram0|new_sdram_controller_0|Selector18~1_combout ) # ((\sdram0|new_sdram_controller_0|Selector18~0_combout  & \sdram0|new_sdram_controller_0|i_state.010~q ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|Selector18~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|i_state.010~q ),
	.datad(\sdram0|new_sdram_controller_0|Selector18~1_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector18~2 .lut_mask = 16'hFFC0;
defparam \sdram0|new_sdram_controller_0|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N21
dffeas \sdram0|new_sdram_controller_0|i_next.111 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_next.111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_next.111 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_next.111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N4
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector12~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector12~0_combout  = (\sdram0|new_sdram_controller_0|i_state.011~q  & (!\sdram0|new_sdram_controller_0|i_count [1] & (!\sdram0|new_sdram_controller_0|i_count [2] & \sdram0|new_sdram_controller_0|i_next.111~q )))

	.dataa(\sdram0|new_sdram_controller_0|i_state.011~q ),
	.datab(\sdram0|new_sdram_controller_0|i_count [1]),
	.datac(\sdram0|new_sdram_controller_0|i_count [2]),
	.datad(\sdram0|new_sdram_controller_0|i_next.111~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector12~0 .lut_mask = 16'h0200;
defparam \sdram0|new_sdram_controller_0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N5
dffeas \sdram0|new_sdram_controller_0|i_state.111 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_state.111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_state.111 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_state.111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector13~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector13~0_combout  = (\sdram0|new_sdram_controller_0|i_state.011~q  & ((\sdram0|new_sdram_controller_0|i_count [0]) # (\sdram0|new_sdram_controller_0|i_count [1])))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|i_count [0]),
	.datac(\sdram0|new_sdram_controller_0|i_state.011~q ),
	.datad(\sdram0|new_sdram_controller_0|i_count [1]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector13~0 .lut_mask = 16'hF0C0;
defparam \sdram0|new_sdram_controller_0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N30
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector13~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector13~1_combout  = (\sdram0|new_sdram_controller_0|i_state.111~q ) # ((\sdram0|new_sdram_controller_0|i_count [2] & ((\sdram0|new_sdram_controller_0|Selector13~0_combout ) # 
// (!\sdram0|new_sdram_controller_0|i_count[0]~1_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|i_count[0]~1_combout ),
	.datab(\sdram0|new_sdram_controller_0|i_state.111~q ),
	.datac(\sdram0|new_sdram_controller_0|i_count [2]),
	.datad(\sdram0|new_sdram_controller_0|Selector13~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector13~1 .lut_mask = 16'hFCDC;
defparam \sdram0|new_sdram_controller_0|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N31
dffeas \sdram0|new_sdram_controller_0|i_count[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_count[2] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N26
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector9~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector9~0_combout  = (\sdram0|new_sdram_controller_0|i_next.010~q  & (!\sdram0|new_sdram_controller_0|i_count [1] & (!\sdram0|new_sdram_controller_0|i_count [2] & \sdram0|new_sdram_controller_0|i_state.011~q )))

	.dataa(\sdram0|new_sdram_controller_0|i_next.010~q ),
	.datab(\sdram0|new_sdram_controller_0|i_count [1]),
	.datac(\sdram0|new_sdram_controller_0|i_count [2]),
	.datad(\sdram0|new_sdram_controller_0|i_state.011~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector9~0 .lut_mask = 16'h0200;
defparam \sdram0|new_sdram_controller_0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N27
dffeas \sdram0|new_sdram_controller_0|i_state.010 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_state.010 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N18
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|i_count[0]~4 (
// Equation(s):
// \sdram0|new_sdram_controller_0|i_count[0]~4_combout  = (\sdram0|new_sdram_controller_0|i_state.011~q  & (!\sdram0|new_sdram_controller_0|i_count [0])) # (!\sdram0|new_sdram_controller_0|i_state.011~q  & ((\sdram0|new_sdram_controller_0|i_state.010~q )))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|i_count [0]),
	.datac(\sdram0|new_sdram_controller_0|i_state.010~q ),
	.datad(\sdram0|new_sdram_controller_0|i_state.011~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|i_count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_count[0]~4 .lut_mask = 16'h33F0;
defparam \sdram0|new_sdram_controller_0|i_count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|i_count[0]~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|i_count[0]~0_combout  = (!\sdram0|new_sdram_controller_0|i_count [1] & (!\sdram0|new_sdram_controller_0|i_count [2] & \sdram0|new_sdram_controller_0|i_state.011~q ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|i_count [1]),
	.datac(\sdram0|new_sdram_controller_0|i_count [2]),
	.datad(\sdram0|new_sdram_controller_0|i_state.011~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|i_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_count[0]~0 .lut_mask = 16'h0300;
defparam \sdram0|new_sdram_controller_0|i_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N2
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|i_count[0]~5 (
// Equation(s):
// \sdram0|new_sdram_controller_0|i_count[0]~5_combout  = (\sdram0|new_sdram_controller_0|i_count[0]~1_combout  & ((\sdram0|new_sdram_controller_0|i_count[0]~0_combout  & ((\sdram0|new_sdram_controller_0|i_count [0]))) # 
// (!\sdram0|new_sdram_controller_0|i_count[0]~0_combout  & (\sdram0|new_sdram_controller_0|i_count[0]~4_combout )))) # (!\sdram0|new_sdram_controller_0|i_count[0]~1_combout  & (((\sdram0|new_sdram_controller_0|i_count [0]))))

	.dataa(\sdram0|new_sdram_controller_0|i_count[0]~1_combout ),
	.datab(\sdram0|new_sdram_controller_0|i_count[0]~4_combout ),
	.datac(\sdram0|new_sdram_controller_0|i_count [0]),
	.datad(\sdram0|new_sdram_controller_0|i_count[0]~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|i_count[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_count[0]~5 .lut_mask = 16'hF0D8;
defparam \sdram0|new_sdram_controller_0|i_count[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N3
dffeas \sdram0|new_sdram_controller_0|i_count[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|i_count[0]~5_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_count[0] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N8
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|i_count[1]~2 (
// Equation(s):
// \sdram0|new_sdram_controller_0|i_count[1]~2_combout  = (\sdram0|new_sdram_controller_0|i_state.011~q  & (\sdram0|new_sdram_controller_0|i_count [0] $ (((!\sdram0|new_sdram_controller_0|i_count [1]))))) # (!\sdram0|new_sdram_controller_0|i_state.011~q  & 
// (((\sdram0|new_sdram_controller_0|i_state.010~q ))))

	.dataa(\sdram0|new_sdram_controller_0|i_state.011~q ),
	.datab(\sdram0|new_sdram_controller_0|i_count [0]),
	.datac(\sdram0|new_sdram_controller_0|i_state.010~q ),
	.datad(\sdram0|new_sdram_controller_0|i_count [1]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|i_count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_count[1]~2 .lut_mask = 16'hD872;
defparam \sdram0|new_sdram_controller_0|i_count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|i_count[1]~3 (
// Equation(s):
// \sdram0|new_sdram_controller_0|i_count[1]~3_combout  = (\sdram0|new_sdram_controller_0|i_count[0]~1_combout  & ((\sdram0|new_sdram_controller_0|i_count[0]~0_combout  & ((\sdram0|new_sdram_controller_0|i_count [1]))) # 
// (!\sdram0|new_sdram_controller_0|i_count[0]~0_combout  & (\sdram0|new_sdram_controller_0|i_count[1]~2_combout )))) # (!\sdram0|new_sdram_controller_0|i_count[0]~1_combout  & (((\sdram0|new_sdram_controller_0|i_count [1]))))

	.dataa(\sdram0|new_sdram_controller_0|i_count[0]~1_combout ),
	.datab(\sdram0|new_sdram_controller_0|i_count[1]~2_combout ),
	.datac(\sdram0|new_sdram_controller_0|i_count [1]),
	.datad(\sdram0|new_sdram_controller_0|i_count[0]~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|i_count[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_count[1]~3 .lut_mask = 16'hF0D8;
defparam \sdram0|new_sdram_controller_0|i_count[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N1
dffeas \sdram0|new_sdram_controller_0|i_count[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|i_count[1]~3_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_count[1] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector10~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector10~0_combout  = (\sdram0|new_sdram_controller_0|i_state.001~q ) # ((\sdram0|new_sdram_controller_0|i_state.011~q  & ((\sdram0|new_sdram_controller_0|i_count [1]) # (\sdram0|new_sdram_controller_0|i_count [2]))))

	.dataa(\sdram0|new_sdram_controller_0|i_state.011~q ),
	.datab(\sdram0|new_sdram_controller_0|i_count [1]),
	.datac(\sdram0|new_sdram_controller_0|i_count [2]),
	.datad(\sdram0|new_sdram_controller_0|i_state.001~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector10~0 .lut_mask = 16'hFFA8;
defparam \sdram0|new_sdram_controller_0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N24
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector10~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector10~1_combout  = (\sdram0|new_sdram_controller_0|Selector10~0_combout ) # ((\sdram0|new_sdram_controller_0|i_state.111~q ) # (\sdram0|new_sdram_controller_0|i_state.010~q ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|Selector10~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|i_state.111~q ),
	.datad(\sdram0|new_sdram_controller_0|i_state.010~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector10~1 .lut_mask = 16'hFFFC;
defparam \sdram0|new_sdram_controller_0|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N25
dffeas \sdram0|new_sdram_controller_0|i_state.011 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_state.011 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_state.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N12
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|i_next.000~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|i_next.000~0_combout  = (\sdram0|new_sdram_controller_0|i_next.000~q ) # ((\sdram0|new_sdram_controller_0|i_state.000~q  & (!\sdram0|new_sdram_controller_0|i_state.101~q  & !\sdram0|new_sdram_controller_0|i_state.011~q )))

	.dataa(\sdram0|new_sdram_controller_0|i_state.000~q ),
	.datab(\sdram0|new_sdram_controller_0|i_state.101~q ),
	.datac(\sdram0|new_sdram_controller_0|i_next.000~q ),
	.datad(\sdram0|new_sdram_controller_0|i_state.011~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|i_next.000~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_next.000~0 .lut_mask = 16'hF0F2;
defparam \sdram0|new_sdram_controller_0|i_next.000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N13
dffeas \sdram0|new_sdram_controller_0|i_next.000 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|i_next.000~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_next.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_next.000 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_next.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N6
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector7~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector7~0_combout  = (\sdram0|new_sdram_controller_0|i_next.000~q  & (((\sdram0|new_sdram_controller_0|i_state.000~q ) # (\sdram0|new_sdram_controller_0|Equal0~3_combout )))) # (!\sdram0|new_sdram_controller_0|i_next.000~q 
//  & (!\sdram0|new_sdram_controller_0|i_count[0]~0_combout  & ((\sdram0|new_sdram_controller_0|i_state.000~q ) # (\sdram0|new_sdram_controller_0|Equal0~3_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|i_next.000~q ),
	.datab(\sdram0|new_sdram_controller_0|i_count[0]~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|i_state.000~q ),
	.datad(\sdram0|new_sdram_controller_0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector7~0 .lut_mask = 16'hBBB0;
defparam \sdram0|new_sdram_controller_0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N7
dffeas \sdram0|new_sdram_controller_0|i_state.000 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_state.000 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N26
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|WideOr6~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|WideOr6~0_combout  = (\sdram0|new_sdram_controller_0|i_state.000~q  & !\sdram0|new_sdram_controller_0|i_state.011~q )

	.dataa(\sdram0|new_sdram_controller_0|i_state.000~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|i_state.011~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|WideOr6~0 .lut_mask = 16'h00AA;
defparam \sdram0|new_sdram_controller_0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N22
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector17~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector17~0_combout  = (\sdram0|new_sdram_controller_0|i_state.111~q ) # ((\sdram0|new_sdram_controller_0|i_next.101~q  & ((\sdram0|new_sdram_controller_0|i_state.101~q ) # (!\sdram0|new_sdram_controller_0|WideOr6~0_combout 
// ))))

	.dataa(\sdram0|new_sdram_controller_0|WideOr6~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|i_state.101~q ),
	.datac(\sdram0|new_sdram_controller_0|i_next.101~q ),
	.datad(\sdram0|new_sdram_controller_0|i_state.111~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector17~0 .lut_mask = 16'hFFD0;
defparam \sdram0|new_sdram_controller_0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N23
dffeas \sdram0|new_sdram_controller_0|i_next.101 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_next.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_next.101 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_next.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N20
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|i_state.101~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|i_state.101~0_combout  = (\sdram0|new_sdram_controller_0|i_state.101~q ) # ((\sdram0|new_sdram_controller_0|i_next.101~q  & \sdram0|new_sdram_controller_0|i_count[0]~0_combout ))

	.dataa(\sdram0|new_sdram_controller_0|i_next.101~q ),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|i_state.101~q ),
	.datad(\sdram0|new_sdram_controller_0|i_count[0]~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|i_state.101~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_state.101~0 .lut_mask = 16'hFAF0;
defparam \sdram0|new_sdram_controller_0|i_state.101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N21
dffeas \sdram0|new_sdram_controller_0|i_state.101 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|i_state.101~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_state.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_state.101 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_state.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N16
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|init_done~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|init_done~0_combout  = (\sdram0|new_sdram_controller_0|init_done~q ) # (\sdram0|new_sdram_controller_0|i_state.101~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|init_done~q ),
	.datad(\sdram0|new_sdram_controller_0|i_state.101~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|init_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|init_done~0 .lut_mask = 16'hFFF0;
defparam \sdram0|new_sdram_controller_0|init_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N17
dffeas \sdram0|new_sdram_controller_0|init_done (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|init_done~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|init_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|init_done .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|init_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N16
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector2~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector2~0_combout  = (\sdram0|new_sdram_controller_0|WideOr6~0_combout  & (!\sdram0|new_sdram_controller_0|i_state.001~q  & ((\sdram0|new_sdram_controller_0|i_cmd [1]) # (!\sdram0|new_sdram_controller_0|i_state.101~q ))))

	.dataa(\sdram0|new_sdram_controller_0|WideOr6~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|i_state.001~q ),
	.datac(\sdram0|new_sdram_controller_0|i_cmd [1]),
	.datad(\sdram0|new_sdram_controller_0|i_state.101~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector2~0 .lut_mask = 16'h2022;
defparam \sdram0|new_sdram_controller_0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N17
dffeas \sdram0|new_sdram_controller_0|i_cmd[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_cmd[1] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N14
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector21~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector21~0_combout  = (!\sdram0|new_sdram_controller_0|m_state.000000001~q  & ((\sdram0|new_sdram_controller_0|init_done~q ) # (!\sdram0|new_sdram_controller_0|i_cmd [1])))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.datac(\sdram0|new_sdram_controller_0|init_done~q ),
	.datad(\sdram0|new_sdram_controller_0|i_cmd [1]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector21~0 .lut_mask = 16'h3033;
defparam \sdram0|new_sdram_controller_0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N28
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector25~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector25~0_combout  = (\sdram0|new_sdram_controller_0|init_done~q  & !\sdram0|new_sdram_controller_0|m_state.000000001~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|init_done~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector25~0 .lut_mask = 16'h00F0;
defparam \sdram0|new_sdram_controller_0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N0
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|active_rnw~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|active_rnw~1_combout  = (!\sdram0|new_sdram_controller_0|m_state.000001000~q  & (!\sdram0|new_sdram_controller_0|m_state.100000000~q  & (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & 
// \sdram0|new_sdram_controller_0|m_state.000000001~q )))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000001000~q ),
	.datab(\sdram0|new_sdram_controller_0|m_state.100000000~q ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|active_rnw~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_rnw~1 .lut_mask = 16'h0100;
defparam \sdram0|new_sdram_controller_0|active_rnw~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N6
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|active_rnw~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|active_rnw~0_combout  = (!\sdram0|new_sdram_controller_0|m_state.000000001~q  & (!\sdram0|new_sdram_controller_0|m_state.100000000~q  & 
// ((!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ) # (!\sdram0|new_sdram_controller_0|init_done~q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.datab(\sdram0|new_sdram_controller_0|init_done~q ),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datad(\sdram0|new_sdram_controller_0|m_state.100000000~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|active_rnw~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_rnw~0 .lut_mask = 16'h0015;
defparam \sdram0|new_sdram_controller_0|active_rnw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N18
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|active_rnw~2 (
// Equation(s):
// \sdram0|new_sdram_controller_0|active_rnw~2_combout  = ((\sdram0|new_sdram_controller_0|active_rnw~1_combout ) # ((\sdram0|new_sdram_controller_0|refresh_request~q ) # (\sdram0|new_sdram_controller_0|active_rnw~0_combout ))) # 
// (!\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(\sdram0|new_sdram_controller_0|active_rnw~1_combout ),
	.datac(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datad(\sdram0|new_sdram_controller_0|active_rnw~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|active_rnw~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_rnw~2 .lut_mask = 16'hFFFD;
defparam \sdram0|new_sdram_controller_0|active_rnw~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N20
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|active_rnw~3 (
// Equation(s):
// \sdram0|new_sdram_controller_0|active_rnw~3_combout  = (!\sdram0|new_sdram_controller_0|active_rnw~2_combout  & (((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout  & 
// \sdram0|new_sdram_controller_0|Selector25~0_combout )) # (!\sdram0|new_sdram_controller_0|pending~combout )))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|active_rnw~2_combout ),
	.datac(\sdram0|new_sdram_controller_0|pending~combout ),
	.datad(\sdram0|new_sdram_controller_0|Selector25~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|active_rnw~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_rnw~3 .lut_mask = 16'h2303;
defparam \sdram0|new_sdram_controller_0|active_rnw~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N3
dffeas \sdram0|new_sdram_controller_0|active_rnw (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram0|new_sdram_controller_0|active_rnw~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|active_rnw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_rnw .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|active_rnw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N2
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|pending~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|pending~0_combout  = (\sdram0|new_sdram_controller_0|active_cs_n~q ) # (\sdram0|new_sdram_controller_0|active_rnw~q  $ (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2_combout 
// ))

	.dataa(\sdram0|new_sdram_controller_0|active_cs_n~q ),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|active_rnw~q ),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|pending~0 .lut_mask = 16'hAFFA;
defparam \sdram0|new_sdram_controller_0|pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N20
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector32~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector32~0_combout  = (!\sdram0|new_sdram_controller_0|refresh_request~q  & \sdram0|new_sdram_controller_0|m_state.100000000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.100000000~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector32~0 .lut_mask = 16'h0F00;
defparam \sdram0|new_sdram_controller_0|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N30
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector41~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector41~0_combout  = (\sdram0|new_sdram_controller_0|Selector25~1_combout ) # ((!\sdram0|new_sdram_controller_0|pending~0_combout  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout  & \sdram0|new_sdram_controller_0|Selector32~0_combout )))

	.dataa(\sdram0|new_sdram_controller_0|pending~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|Selector25~1_combout ),
	.datad(\sdram0|new_sdram_controller_0|Selector32~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector41~0 .lut_mask = 16'hF4F0;
defparam \sdram0|new_sdram_controller_0|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N0
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector41~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector41~1_combout  = (\sdram0|new_sdram_controller_0|Selector41~0_combout ) # ((!\sdram0|new_sdram_controller_0|pending~combout  & (!\sdram0|new_sdram_controller_0|refresh_request~q  & 
// !\sdram0|new_sdram_controller_0|WideOr9~1_combout )))

	.dataa(\sdram0|new_sdram_controller_0|Selector41~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|pending~combout ),
	.datac(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datad(\sdram0|new_sdram_controller_0|WideOr9~1_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector41~1 .lut_mask = 16'hAAAB;
defparam \sdram0|new_sdram_controller_0|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N1
dffeas \sdram0|new_sdram_controller_0|f_pop (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector41~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|f_pop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|f_pop .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|f_pop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N4
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~0_combout  = \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  $ 
// (((!\sdram0|new_sdram_controller_0|pending~combout  & \sdram0|new_sdram_controller_0|f_pop~q )))

	.dataa(\sdram0|new_sdram_controller_0|pending~combout ),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datad(\sdram0|new_sdram_controller_0|f_pop~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~0 .lut_mask = 16'hA5F0;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N5
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N12
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address~0_combout  = \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address~q  $ 
// (((!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout  & ((!\wb32_avalon16|avalon_sdram_write_n_o~q ) # (!\wb32_avalon16|avalon_sdram_read_n_o~q )))))

	.dataa(\wb32_avalon16|avalon_sdram_read_n_o~q ),
	.datab(\wb32_avalon16|avalon_sdram_write_n_o~q ),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address~q ),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address~0 .lut_mask = 16'hF087;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N13
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N22
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout  = (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address~q  & 
// (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout  & ((!\wb32_avalon16|avalon_sdram_read_n_o~q ) # (!\wb32_avalon16|avalon_sdram_write_n_o~q ))))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address~q ),
	.datab(\wb32_avalon16|avalon_sdram_write_n_o~q ),
	.datac(\wb32_avalon16|avalon_sdram_read_n_o~q ),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0 .lut_mask = 16'h0015;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N25
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb32_avalon16|avalon_sdram_write_n_o~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N12
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|rnw_match~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|rnw_match~0_combout  = \sdram0|new_sdram_controller_0|active_rnw~q  $ (((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [40])) # (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [40])))))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datab(\sdram0|new_sdram_controller_0|active_rnw~q ),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [40]),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [40]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|rnw_match~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|rnw_match~0 .lut_mask = 16'h396C;
defparam \sdram0|new_sdram_controller_0|rnw_match~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N18
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|f_select (
// Equation(s):
// \sdram0|new_sdram_controller_0|f_select~combout  = (!\sdram0|new_sdram_controller_0|rnw_match~0_combout  & (\sdram0|new_sdram_controller_0|f_pop~q  & (!\sdram0|new_sdram_controller_0|active_cs_n~q  & 
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout )))

	.dataa(\sdram0|new_sdram_controller_0|rnw_match~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|f_pop~q ),
	.datac(\sdram0|new_sdram_controller_0|active_cs_n~q ),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|f_select~combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|f_select .lut_mask = 16'h0400;
defparam \sdram0|new_sdram_controller_0|f_select .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N2
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]~0_combout  = \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1] $ (((\sdram0|new_sdram_controller_0|comb~0_combout  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0] & !\sdram0|new_sdram_controller_0|f_select~combout )) # (!\sdram0|new_sdram_controller_0|comb~0_combout  & 
// (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0] & \sdram0|new_sdram_controller_0|f_select~combout ))))

	.dataa(\sdram0|new_sdram_controller_0|comb~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0]),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1]),
	.datad(\sdram0|new_sdram_controller_0|f_select~combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]~0 .lut_mask = 16'hE178;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N3
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0]) # 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1])

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0]),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0 .lut_mask = 16'hFFCC;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N24
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|active_cs_n~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|active_cs_n~0_combout  = (\sdram0|new_sdram_controller_0|active_cs_n~q  & (((!\sdram0|new_sdram_controller_0|Selector25~0_combout ) # 
// (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout )) # (!\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(\sdram0|new_sdram_controller_0|active_cs_n~q ),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datad(\sdram0|new_sdram_controller_0|Selector25~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|active_cs_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_cs_n~0 .lut_mask = 16'h4CCC;
defparam \sdram0|new_sdram_controller_0|active_cs_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N2
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|active_cs_n~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|active_cs_n~1_combout  = (\sdram0|new_sdram_controller_0|active_cs_n~0_combout ) # ((\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & (\sdram0|new_sdram_controller_0|Selector25~0_combout  
// & \sdram0|new_sdram_controller_0|refresh_request~q )))

	.dataa(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(\sdram0|new_sdram_controller_0|Selector25~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datad(\sdram0|new_sdram_controller_0|active_cs_n~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|active_cs_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_cs_n~1 .lut_mask = 16'hFF80;
defparam \sdram0|new_sdram_controller_0|active_cs_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N3
dffeas \sdram0|new_sdram_controller_0|active_cs_n (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|active_cs_n~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|active_cs_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_cs_n .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|active_cs_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N22
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|pending (
// Equation(s):
// \sdram0|new_sdram_controller_0|pending~combout  = (\sdram0|new_sdram_controller_0|active_cs_n~q ) # ((\sdram0|new_sdram_controller_0|rnw_match~0_combout ) # ((!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0] 
// & !\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1])))

	.dataa(\sdram0|new_sdram_controller_0|active_cs_n~q ),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0]),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1]),
	.datad(\sdram0|new_sdram_controller_0|rnw_match~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|pending~combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|pending .lut_mask = 16'hFFAB;
defparam \sdram0|new_sdram_controller_0|pending .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N24
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector32~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector32~1_combout  = (\sdram0|new_sdram_controller_0|WideOr9~1_combout  & (((!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout  & 
// \sdram0|new_sdram_controller_0|Selector32~0_combout )))) # (!\sdram0|new_sdram_controller_0|WideOr9~1_combout  & ((\sdram0|new_sdram_controller_0|pending~combout ) # ((\sdram0|new_sdram_controller_0|Selector32~0_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|WideOr9~1_combout ),
	.datab(\sdram0|new_sdram_controller_0|pending~combout ),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datad(\sdram0|new_sdram_controller_0|Selector32~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector32~1 .lut_mask = 16'h5F44;
defparam \sdram0|new_sdram_controller_0|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N25
dffeas \sdram0|new_sdram_controller_0|m_state.100000000 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector32~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_state.100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_state.100000000 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_state.100000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N2
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector27~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector27~0_combout  = (\sdram0|new_sdram_controller_0|Selector31~0_combout  & (((!\sdram0|new_sdram_controller_0|refresh_request~q  & 
// !\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout )) # (!\sdram0|new_sdram_controller_0|m_state.100000000~q )))

	.dataa(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datab(\sdram0|new_sdram_controller_0|m_state.100000000~q ),
	.datac(\sdram0|new_sdram_controller_0|Selector31~0_combout ),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector27~0 .lut_mask = 16'h3070;
defparam \sdram0|new_sdram_controller_0|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N22
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector26~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector26~0_combout  = (!\sdram0|new_sdram_controller_0|pending~combout  & (!\sdram0|new_sdram_controller_0|WideOr9~1_combout  & ((\sdram0|new_sdram_controller_0|refresh_request~q ) # 
// (\sdram0|new_sdram_controller_0|m_state.000000100~q ))))

	.dataa(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datab(\sdram0|new_sdram_controller_0|pending~combout ),
	.datac(\sdram0|new_sdram_controller_0|WideOr9~1_combout ),
	.datad(\sdram0|new_sdram_controller_0|m_state.000000100~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector26~0 .lut_mask = 16'h0302;
defparam \sdram0|new_sdram_controller_0|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N2
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector36~5 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector36~5_combout  = (\sdram0|new_sdram_controller_0|m_state.000001000~q  & ((\sdram0|new_sdram_controller_0|pending~combout ) # ((!\sdram0|new_sdram_controller_0|refresh_request~q )))) # 
// (!\sdram0|new_sdram_controller_0|m_state.000001000~q  & (\sdram0|new_sdram_controller_0|m_state.000010000~q  & ((\sdram0|new_sdram_controller_0|pending~combout ) # (!\sdram0|new_sdram_controller_0|refresh_request~q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000001000~q ),
	.datab(\sdram0|new_sdram_controller_0|pending~combout ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector36~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector36~5 .lut_mask = 16'hC8FA;
defparam \sdram0|new_sdram_controller_0|Selector36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N24
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector38~3 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector38~3_combout  = (!\sdram0|new_sdram_controller_0|m_state.000000001~q  & ((!\sdram0|new_sdram_controller_0|refresh_request~q ) # (!\sdram0|new_sdram_controller_0|init_done~q )))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|init_done~q ),
	.datad(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector38~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector38~3 .lut_mask = 16'h0555;
defparam \sdram0|new_sdram_controller_0|Selector38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N16
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector39~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector39~1_combout  = (\sdram0|new_sdram_controller_0|m_state.000000001~q ) # ((\sdram0|new_sdram_controller_0|m_count [0] & ((!\sdram0|new_sdram_controller_0|init_done~q ) # 
// (!\sdram0|new_sdram_controller_0|refresh_request~q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.datab(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datac(\sdram0|new_sdram_controller_0|init_done~q ),
	.datad(\sdram0|new_sdram_controller_0|m_count [0]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector39~1 .lut_mask = 16'hBFAA;
defparam \sdram0|new_sdram_controller_0|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N6
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|LessThan1~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|LessThan1~0_combout  = (\sdram0|new_sdram_controller_0|m_count [2]) # (\sdram0|new_sdram_controller_0|m_count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|m_count [2]),
	.datad(\sdram0|new_sdram_controller_0|m_count [1]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|LessThan1~0 .lut_mask = 16'hFFF0;
defparam \sdram0|new_sdram_controller_0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N2
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector39~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector39~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000100000~q  & (\sdram0|new_sdram_controller_0|LessThan1~0_combout  & ((!\sdram0|new_sdram_controller_0|m_count [0])))) # 
// (!\sdram0|new_sdram_controller_0|m_state.000100000~q  & ((\sdram0|new_sdram_controller_0|LessThan1~0_combout  $ (\sdram0|new_sdram_controller_0|m_count [0])) # (!\sdram0|new_sdram_controller_0|m_state.000000100~q )))

	.dataa(\sdram0|new_sdram_controller_0|LessThan1~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|m_state.000000100~q ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000100000~q ),
	.datad(\sdram0|new_sdram_controller_0|m_count [0]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector39~0 .lut_mask = 16'h07AB;
defparam \sdram0|new_sdram_controller_0|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N30
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector39~2 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector39~2_combout  = (\sdram0|new_sdram_controller_0|Selector39~1_combout  & (\sdram0|new_sdram_controller_0|Selector39~0_combout  & ((\sdram0|new_sdram_controller_0|m_count [0]) # 
// (!\sdram0|new_sdram_controller_0|m_state.001000000~q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_count [0]),
	.datab(\sdram0|new_sdram_controller_0|Selector39~1_combout ),
	.datac(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.datad(\sdram0|new_sdram_controller_0|Selector39~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector39~2 .lut_mask = 16'h8C00;
defparam \sdram0|new_sdram_controller_0|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N18
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|m_next~18 (
// Equation(s):
// \sdram0|new_sdram_controller_0|m_next~18_combout  = (!\sdram0|new_sdram_controller_0|rnw_match~0_combout  & (!\sdram0|new_sdram_controller_0|active_cs_n~q  & (\sdram0|new_sdram_controller_0|refresh_request~q  & 
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout )))

	.dataa(\sdram0|new_sdram_controller_0|rnw_match~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|active_cs_n~q ),
	.datac(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|m_next~18_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_next~18 .lut_mask = 16'h1000;
defparam \sdram0|new_sdram_controller_0|m_next~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N8
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector39~3 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector39~3_combout  = (\sdram0|new_sdram_controller_0|m_next~18_combout  & (((!\sdram0|new_sdram_controller_0|m_state.000001000~q )))) # (!\sdram0|new_sdram_controller_0|m_next~18_combout  & 
// ((\sdram0|new_sdram_controller_0|m_count [0]) # ((!\sdram0|new_sdram_controller_0|m_state.000001000~q  & !\sdram0|new_sdram_controller_0|m_state.000010000~q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_count [0]),
	.datab(\sdram0|new_sdram_controller_0|m_state.000001000~q ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|m_next~18_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector39~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector39~3 .lut_mask = 16'h33AB;
defparam \sdram0|new_sdram_controller_0|Selector39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N10
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|m_next~17 (
// Equation(s):
// \sdram0|new_sdram_controller_0|m_next~17_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout  & ((\sdram0|new_sdram_controller_0|active_cs_n~q ) # 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2_combout  $ (\sdram0|new_sdram_controller_0|active_rnw~q ))))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2_combout ),
	.datac(\sdram0|new_sdram_controller_0|active_cs_n~q ),
	.datad(\sdram0|new_sdram_controller_0|active_rnw~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|m_next~17_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_next~17 .lut_mask = 16'hA2A8;
defparam \sdram0|new_sdram_controller_0|m_next~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N20
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector38~2 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector38~2_combout  = (\sdram0|new_sdram_controller_0|m_state.100000000~q  & (!\sdram0|new_sdram_controller_0|m_next~17_combout  & !\sdram0|new_sdram_controller_0|refresh_request~q ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|m_state.100000000~q ),
	.datac(\sdram0|new_sdram_controller_0|m_next~17_combout ),
	.datad(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector38~2 .lut_mask = 16'h000C;
defparam \sdram0|new_sdram_controller_0|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N26
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector39~4 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector39~4_combout  = (\sdram0|new_sdram_controller_0|Selector39~2_combout  & (\sdram0|new_sdram_controller_0|Selector39~3_combout  & ((\sdram0|new_sdram_controller_0|m_count [0]) # 
// (!\sdram0|new_sdram_controller_0|Selector38~2_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|Selector39~2_combout ),
	.datab(\sdram0|new_sdram_controller_0|Selector39~3_combout ),
	.datac(\sdram0|new_sdram_controller_0|m_count [0]),
	.datad(\sdram0|new_sdram_controller_0|Selector38~2_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector39~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector39~4 .lut_mask = 16'h8088;
defparam \sdram0|new_sdram_controller_0|Selector39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N27
dffeas \sdram0|new_sdram_controller_0|m_count[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector39~4_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_count[0] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N16
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector37~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector37~0_combout  = (\sdram0|new_sdram_controller_0|m_count [0] & (((\sdram0|new_sdram_controller_0|m_state.000100000~q ) # (\sdram0|new_sdram_controller_0|m_state.000000100~q )))) # 
// (!\sdram0|new_sdram_controller_0|m_count [0] & (\sdram0|new_sdram_controller_0|m_count [1] & ((\sdram0|new_sdram_controller_0|m_state.000100000~q ) # (\sdram0|new_sdram_controller_0|m_state.000000100~q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_count [0]),
	.datab(\sdram0|new_sdram_controller_0|m_count [1]),
	.datac(\sdram0|new_sdram_controller_0|m_state.000100000~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.000000100~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector37~0 .lut_mask = 16'hEEE0;
defparam \sdram0|new_sdram_controller_0|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N18
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector37~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector37~1_combout  = (\sdram0|new_sdram_controller_0|m_count [2] & ((\sdram0|new_sdram_controller_0|m_state.001000000~q ) # ((\sdram0|new_sdram_controller_0|Selector38~3_combout ) # 
// (\sdram0|new_sdram_controller_0|Selector37~0_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.datab(\sdram0|new_sdram_controller_0|Selector38~3_combout ),
	.datac(\sdram0|new_sdram_controller_0|m_count [2]),
	.datad(\sdram0|new_sdram_controller_0|Selector37~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector37~1 .lut_mask = 16'hF0E0;
defparam \sdram0|new_sdram_controller_0|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N22
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector37~2 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector37~2_combout  = (\sdram0|new_sdram_controller_0|Selector37~1_combout ) # ((\sdram0|new_sdram_controller_0|m_count [2] & ((\sdram0|new_sdram_controller_0|Selector36~5_combout ) # 
// (\sdram0|new_sdram_controller_0|Selector38~2_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|Selector36~5_combout ),
	.datab(\sdram0|new_sdram_controller_0|Selector37~1_combout ),
	.datac(\sdram0|new_sdram_controller_0|m_count [2]),
	.datad(\sdram0|new_sdram_controller_0|Selector38~2_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector37~2 .lut_mask = 16'hFCEC;
defparam \sdram0|new_sdram_controller_0|Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N23
dffeas \sdram0|new_sdram_controller_0|m_count[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector37~2_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_count[2] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N20
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector29~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector29~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000100000~q  & ((\sdram0|new_sdram_controller_0|m_count [2]) # (\sdram0|new_sdram_controller_0|m_count [1])))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|m_state.000100000~q ),
	.datac(\sdram0|new_sdram_controller_0|m_count [2]),
	.datad(\sdram0|new_sdram_controller_0|m_count [1]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector29~0 .lut_mask = 16'hCCC0;
defparam \sdram0|new_sdram_controller_0|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N10
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector29~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector29~1_combout  = (\sdram0|new_sdram_controller_0|Selector29~0_combout ) # ((\sdram0|new_sdram_controller_0|pending~0_combout  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout  & \sdram0|new_sdram_controller_0|Selector32~0_combout )))

	.dataa(\sdram0|new_sdram_controller_0|pending~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|Selector29~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datad(\sdram0|new_sdram_controller_0|Selector32~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector29~1 .lut_mask = 16'hECCC;
defparam \sdram0|new_sdram_controller_0|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N11
dffeas \sdram0|new_sdram_controller_0|m_state.000100000 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_state.000100000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_state.000100000 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_state.000100000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N18
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector30~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector30~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000100000~q  & (!\sdram0|new_sdram_controller_0|m_count [2] & !\sdram0|new_sdram_controller_0|m_count [1]))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|m_state.000100000~q ),
	.datac(\sdram0|new_sdram_controller_0|m_count [2]),
	.datad(\sdram0|new_sdram_controller_0|m_count [1]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector30~0 .lut_mask = 16'h000C;
defparam \sdram0|new_sdram_controller_0|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N0
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector30~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector30~1_combout  = (\sdram0|new_sdram_controller_0|Selector30~0_combout ) # ((\sdram0|new_sdram_controller_0|refresh_request~q  & (!\sdram0|new_sdram_controller_0|m_state.000000001~q  & 
// \sdram0|new_sdram_controller_0|init_done~q )))

	.dataa(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datab(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.datac(\sdram0|new_sdram_controller_0|init_done~q ),
	.datad(\sdram0|new_sdram_controller_0|Selector30~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector30~1 .lut_mask = 16'hFF20;
defparam \sdram0|new_sdram_controller_0|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N1
dffeas \sdram0|new_sdram_controller_0|m_state.001000000 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector30~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_state.001000000 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_state.001000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N14
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|WideOr8~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|WideOr8~0_combout  = (!\sdram0|new_sdram_controller_0|m_state.001000000~q  & (!\sdram0|new_sdram_controller_0|m_state.000000010~q  & !\sdram0|new_sdram_controller_0|m_state.010000000~q ))

	.dataa(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.datab(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|m_state.010000000~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|WideOr8~0 .lut_mask = 16'h0011;
defparam \sdram0|new_sdram_controller_0|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N28
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector26~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector26~1_combout  = ((\sdram0|new_sdram_controller_0|refresh_request~q  & \sdram0|new_sdram_controller_0|m_state.100000000~q )) # (!\sdram0|new_sdram_controller_0|WideOr8~0_combout )

	.dataa(\sdram0|new_sdram_controller_0|WideOr8~0_combout ),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.100000000~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector26~1 .lut_mask = 16'hF555;
defparam \sdram0|new_sdram_controller_0|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N8
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector26~2 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector26~2_combout  = (\sdram0|new_sdram_controller_0|Selector26~0_combout ) # ((\sdram0|new_sdram_controller_0|Selector26~1_combout ) # ((\sdram0|new_sdram_controller_0|m_state.000000100~q  & 
// \sdram0|new_sdram_controller_0|LessThan1~0_combout )))

	.dataa(\sdram0|new_sdram_controller_0|Selector26~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|Selector26~1_combout ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000000100~q ),
	.datad(\sdram0|new_sdram_controller_0|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector26~2 .lut_mask = 16'hFEEE;
defparam \sdram0|new_sdram_controller_0|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N9
dffeas \sdram0|new_sdram_controller_0|m_state.000000100 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector26~2_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_state.000000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_state.000000100 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_state.000000100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N8
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector36~2 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector36~2_combout  = (\sdram0|new_sdram_controller_0|m_next.010000000~q  & ((\sdram0|new_sdram_controller_0|m_state.000000100~q ) # ((\sdram0|new_sdram_controller_0|m_state.000100000~q ) # 
// (\sdram0|new_sdram_controller_0|m_state.001000000~q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000100~q ),
	.datab(\sdram0|new_sdram_controller_0|m_next.010000000~q ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000100000~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector36~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector36~2 .lut_mask = 16'hCCC8;
defparam \sdram0|new_sdram_controller_0|Selector36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N22
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector36~3 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector36~3_combout  = (\sdram0|new_sdram_controller_0|Selector36~2_combout ) # ((\sdram0|new_sdram_controller_0|Selector25~0_combout  & ((\sdram0|new_sdram_controller_0|refresh_request~q ) # 
// (\sdram0|new_sdram_controller_0|m_next.010000000~q ))))

	.dataa(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datab(\sdram0|new_sdram_controller_0|Selector25~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|Selector36~2_combout ),
	.datad(\sdram0|new_sdram_controller_0|m_next.010000000~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector36~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector36~3 .lut_mask = 16'hFCF8;
defparam \sdram0|new_sdram_controller_0|Selector36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N28
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector36~4 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector36~4_combout  = (\sdram0|new_sdram_controller_0|Selector36~3_combout ) # ((\sdram0|new_sdram_controller_0|m_next.010000000~q  & ((\sdram0|new_sdram_controller_0|Selector38~2_combout ) # 
// (\sdram0|new_sdram_controller_0|Selector36~5_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|Selector36~3_combout ),
	.datab(\sdram0|new_sdram_controller_0|Selector38~2_combout ),
	.datac(\sdram0|new_sdram_controller_0|m_next.010000000~q ),
	.datad(\sdram0|new_sdram_controller_0|Selector36~5_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector36~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector36~4 .lut_mask = 16'hFAEA;
defparam \sdram0|new_sdram_controller_0|Selector36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N29
dffeas \sdram0|new_sdram_controller_0|m_next.010000000 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector36~4_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_next.010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_next.010000000 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_next.010000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N10
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector31~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector31~1_combout  = (\sdram0|new_sdram_controller_0|m_state.000000100~q  & (\sdram0|new_sdram_controller_0|m_next.010000000~q  & (!\sdram0|new_sdram_controller_0|m_count [2] & !\sdram0|new_sdram_controller_0|m_count 
// [1])))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000100~q ),
	.datab(\sdram0|new_sdram_controller_0|m_next.010000000~q ),
	.datac(\sdram0|new_sdram_controller_0|m_count [2]),
	.datad(\sdram0|new_sdram_controller_0|m_count [1]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector31~1 .lut_mask = 16'h0008;
defparam \sdram0|new_sdram_controller_0|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N11
dffeas \sdram0|new_sdram_controller_0|m_state.010000000 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_state.010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_state.010000000 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_state.010000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N26
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector35~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector35~0_combout  = (!\sdram0|new_sdram_controller_0|m_state.010000000~q  & (((!\sdram0|new_sdram_controller_0|refresh_request~q  & !\sdram0|new_sdram_controller_0|m_next~17_combout )) # 
// (!\sdram0|new_sdram_controller_0|m_state.100000000~q )))

	.dataa(\sdram0|new_sdram_controller_0|m_state.100000000~q ),
	.datab(\sdram0|new_sdram_controller_0|m_state.010000000~q ),
	.datac(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datad(\sdram0|new_sdram_controller_0|m_next~17_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector35~0 .lut_mask = 16'h1113;
defparam \sdram0|new_sdram_controller_0|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N20
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector35~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector35~1_combout  = (\sdram0|new_sdram_controller_0|m_state.000000010~q  & (\sdram0|new_sdram_controller_0|Selector35~0_combout  & !\sdram0|new_sdram_controller_0|active_rnw~q ))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|Selector35~0_combout ),
	.datad(\sdram0|new_sdram_controller_0|active_rnw~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector35~1 .lut_mask = 16'h00A0;
defparam \sdram0|new_sdram_controller_0|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N18
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector34~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector34~1_combout  = (\sdram0|new_sdram_controller_0|m_state.000000010~q ) # ((!\sdram0|new_sdram_controller_0|m_state.000000001~q  & ((\sdram0|new_sdram_controller_0|refresh_request~q ) # 
// (!\sdram0|new_sdram_controller_0|init_done~q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.datab(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.datac(\sdram0|new_sdram_controller_0|init_done~q ),
	.datad(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector34~1 .lut_mask = 16'hDDCD;
defparam \sdram0|new_sdram_controller_0|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N10
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector26~3 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector26~3_combout  = (!\sdram0|new_sdram_controller_0|rnw_match~0_combout  & (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout  & 
// (!\sdram0|new_sdram_controller_0|WideOr9~1_combout  & !\sdram0|new_sdram_controller_0|active_cs_n~q )))

	.dataa(\sdram0|new_sdram_controller_0|rnw_match~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|WideOr9~1_combout ),
	.datad(\sdram0|new_sdram_controller_0|active_cs_n~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector26~3 .lut_mask = 16'h0004;
defparam \sdram0|new_sdram_controller_0|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N28
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector34~2 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector34~2_combout  = (\sdram0|new_sdram_controller_0|Selector34~1_combout ) # (((\sdram0|new_sdram_controller_0|refresh_request~q  & \sdram0|new_sdram_controller_0|Selector26~3_combout )) # 
// (!\sdram0|new_sdram_controller_0|Selector35~0_combout ))

	.dataa(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datab(\sdram0|new_sdram_controller_0|Selector34~1_combout ),
	.datac(\sdram0|new_sdram_controller_0|Selector35~0_combout ),
	.datad(\sdram0|new_sdram_controller_0|Selector26~3_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector34~2 .lut_mask = 16'hEFCF;
defparam \sdram0|new_sdram_controller_0|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N21
dffeas \sdram0|new_sdram_controller_0|m_next.000010000 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|Selector34~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_next.000010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_next.000010000 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_next.000010000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N6
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector27~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector27~1_combout  = (\sdram0|new_sdram_controller_0|m_state.100000000~q  & (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout  & 
// (!\sdram0|new_sdram_controller_0|refresh_request~q  & !\sdram0|new_sdram_controller_0|pending~0_combout )))

	.dataa(\sdram0|new_sdram_controller_0|m_state.100000000~q ),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datad(\sdram0|new_sdram_controller_0|pending~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector27~1 .lut_mask = 16'h0008;
defparam \sdram0|new_sdram_controller_0|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N2
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector28~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector28~0_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2_combout  & (\sdram0|new_sdram_controller_0|Selector27~0_combout  & 
// (\sdram0|new_sdram_controller_0|m_next.000010000~q ))) # (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2_combout  & ((\sdram0|new_sdram_controller_0|Selector27~1_combout ) # 
// ((\sdram0|new_sdram_controller_0|Selector27~0_combout  & \sdram0|new_sdram_controller_0|m_next.000010000~q ))))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2_combout ),
	.datab(\sdram0|new_sdram_controller_0|Selector27~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|m_next.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|Selector27~1_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector28~0 .lut_mask = 16'hD5C0;
defparam \sdram0|new_sdram_controller_0|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N4
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector27~5 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector27~5_combout  = (\sdram0|new_sdram_controller_0|Selector31~0_combout ) # ((\sdram0|new_sdram_controller_0|m_state.100000000~q  & ((\sdram0|new_sdram_controller_0|refresh_request~q ) # 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datab(\sdram0|new_sdram_controller_0|Selector31~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|m_state.100000000~q ),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector27~5 .lut_mask = 16'hFCEC;
defparam \sdram0|new_sdram_controller_0|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N14
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector27~4 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector27~4_combout  = (!\sdram0|new_sdram_controller_0|m_state.000000001~q  & (((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ) # 
// (\sdram0|new_sdram_controller_0|refresh_request~q )) # (!\sdram0|new_sdram_controller_0|init_done~q )))

	.dataa(\sdram0|new_sdram_controller_0|init_done~q ),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector27~4 .lut_mask = 16'h00FD;
defparam \sdram0|new_sdram_controller_0|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N24
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector27~3 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector27~3_combout  = (!\sdram0|new_sdram_controller_0|WideOr9~1_combout  & ((\sdram0|new_sdram_controller_0|refresh_request~q ) # ((\sdram0|new_sdram_controller_0|pending~combout  & 
// \sdram0|new_sdram_controller_0|m_state.000000001~q ))))

	.dataa(\sdram0|new_sdram_controller_0|WideOr9~1_combout ),
	.datab(\sdram0|new_sdram_controller_0|pending~combout ),
	.datac(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector27~3 .lut_mask = 16'h5450;
defparam \sdram0|new_sdram_controller_0|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N30
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector27~6 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector27~6_combout  = ((\sdram0|new_sdram_controller_0|Selector27~5_combout ) # ((\sdram0|new_sdram_controller_0|Selector27~4_combout ) # (\sdram0|new_sdram_controller_0|Selector27~3_combout ))) # 
// (!\sdram0|new_sdram_controller_0|WideOr8~0_combout )

	.dataa(\sdram0|new_sdram_controller_0|WideOr8~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|Selector27~5_combout ),
	.datac(\sdram0|new_sdram_controller_0|Selector27~4_combout ),
	.datad(\sdram0|new_sdram_controller_0|Selector27~3_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector27~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector27~6 .lut_mask = 16'hFFFD;
defparam \sdram0|new_sdram_controller_0|Selector27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y28_N3
dffeas \sdram0|new_sdram_controller_0|m_state.000010000 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|Selector27~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_state.000010000 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_state.000010000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N26
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|WideOr9~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|WideOr9~1_combout  = (!\sdram0|new_sdram_controller_0|m_state.000001000~q  & !\sdram0|new_sdram_controller_0|m_state.000010000~q )

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|m_state.000001000~q ),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|WideOr9~1 .lut_mask = 16'h0033;
defparam \sdram0|new_sdram_controller_0|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N4
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|WideOr9~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|WideOr9~0_combout  = (!\sdram0|new_sdram_controller_0|m_state.010000000~q  & (!\sdram0|new_sdram_controller_0|m_state.000001000~q  & (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & 
// \sdram0|new_sdram_controller_0|m_state.000000001~q )))

	.dataa(\sdram0|new_sdram_controller_0|m_state.010000000~q ),
	.datab(\sdram0|new_sdram_controller_0|m_state.000001000~q ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|WideOr9~0 .lut_mask = 16'h0100;
defparam \sdram0|new_sdram_controller_0|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N28
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|always5~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|always5~0_combout  = ((!\sdram0|new_sdram_controller_0|rnw_match~0_combout  & (!\sdram0|new_sdram_controller_0|active_cs_n~q  & 
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ))) # (!\sdram0|new_sdram_controller_0|f_pop~q )

	.dataa(\sdram0|new_sdram_controller_0|rnw_match~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|active_cs_n~q ),
	.datac(\sdram0|new_sdram_controller_0|f_pop~q ),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|always5~0 .lut_mask = 16'h1F0F;
defparam \sdram0|new_sdram_controller_0|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N22
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector21~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector21~1_combout  = (!\sdram0|new_sdram_controller_0|Selector21~0_combout  & (!\sdram0|new_sdram_controller_0|WideOr9~0_combout  & ((\sdram0|new_sdram_controller_0|WideOr9~1_combout ) # 
// (\sdram0|new_sdram_controller_0|always5~0_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|Selector21~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|WideOr9~1_combout ),
	.datac(\sdram0|new_sdram_controller_0|WideOr9~0_combout ),
	.datad(\sdram0|new_sdram_controller_0|always5~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector21~1 .lut_mask = 16'h0504;
defparam \sdram0|new_sdram_controller_0|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N23
dffeas \sdram0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N14
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector1~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector1~0_combout  = (\sdram0|new_sdram_controller_0|i_state.000~q  & (!\sdram0|new_sdram_controller_0|i_state.011~q  & ((\sdram0|new_sdram_controller_0|i_cmd [2]) # (!\sdram0|new_sdram_controller_0|i_state.101~q ))))

	.dataa(\sdram0|new_sdram_controller_0|i_state.000~q ),
	.datab(\sdram0|new_sdram_controller_0|i_state.101~q ),
	.datac(\sdram0|new_sdram_controller_0|i_cmd [2]),
	.datad(\sdram0|new_sdram_controller_0|i_state.011~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector1~0 .lut_mask = 16'h00A2;
defparam \sdram0|new_sdram_controller_0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N15
dffeas \sdram0|new_sdram_controller_0|i_cmd[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_cmd[2] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N20
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector20~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector20~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000000001~q  & (((!\sdram0|new_sdram_controller_0|WideOr8~0_combout )))) # (!\sdram0|new_sdram_controller_0|m_state.000000001~q  & 
// (!\sdram0|new_sdram_controller_0|init_done~q  & ((\sdram0|new_sdram_controller_0|i_cmd [2]))))

	.dataa(\sdram0|new_sdram_controller_0|init_done~q ),
	.datab(\sdram0|new_sdram_controller_0|WideOr8~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|i_cmd [2]),
	.datad(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector20~0 .lut_mask = 16'h3350;
defparam \sdram0|new_sdram_controller_0|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N21
dffeas \sdram0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N4
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector3~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector3~0_combout  = ((\sdram0|new_sdram_controller_0|i_state.010~q ) # ((\sdram0|new_sdram_controller_0|i_state.101~q  & !\sdram0|new_sdram_controller_0|i_cmd [0]))) # (!\sdram0|new_sdram_controller_0|i_state.000~q )

	.dataa(\sdram0|new_sdram_controller_0|i_state.000~q ),
	.datab(\sdram0|new_sdram_controller_0|i_state.101~q ),
	.datac(\sdram0|new_sdram_controller_0|i_cmd [0]),
	.datad(\sdram0|new_sdram_controller_0|i_state.010~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector3~0 .lut_mask = 16'hFF5D;
defparam \sdram0|new_sdram_controller_0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N10
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector3~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector3~1_combout  = (!\sdram0|new_sdram_controller_0|Selector3~0_combout  & !\sdram0|new_sdram_controller_0|i_state.011~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|Selector3~0_combout ),
	.datad(\sdram0|new_sdram_controller_0|i_state.011~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector3~1 .lut_mask = 16'h000F;
defparam \sdram0|new_sdram_controller_0|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N11
dffeas \sdram0|new_sdram_controller_0|i_cmd[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_cmd[0] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N8
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector22~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector22~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000000001~q  & (((\sdram0|new_sdram_controller_0|m_state.001000000~q )))) # (!\sdram0|new_sdram_controller_0|m_state.000000001~q  & 
// (!\sdram0|new_sdram_controller_0|init_done~q  & ((\sdram0|new_sdram_controller_0|i_cmd [0]))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.datab(\sdram0|new_sdram_controller_0|init_done~q ),
	.datac(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.datad(\sdram0|new_sdram_controller_0|i_cmd [0]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector22~0 .lut_mask = 16'hB1A0;
defparam \sdram0|new_sdram_controller_0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N22
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector22~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector22~1_combout  = (\sdram0|new_sdram_controller_0|m_state.000010000~q  & (\sdram0|new_sdram_controller_0|always5~0_combout  & ((\sdram0|new_sdram_controller_0|m_state.000000001~q ) # 
// (\sdram0|new_sdram_controller_0|Selector22~0_combout )))) # (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & (((\sdram0|new_sdram_controller_0|Selector22~0_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.datab(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datac(\sdram0|new_sdram_controller_0|Selector22~0_combout ),
	.datad(\sdram0|new_sdram_controller_0|always5~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector22~1 .lut_mask = 16'hF830;
defparam \sdram0|new_sdram_controller_0|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y28_N23
dffeas \sdram0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N28
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Equal4~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Equal4~0_combout  = (\sdram0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1_q  & (!\sdram0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1_q  & !\sdram0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1_q ))

	.dataa(\sdram0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1_q ),
	.datab(\sdram0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1_q ),
	.datac(\sdram0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Equal4~0 .lut_mask = 16'h0202;
defparam \sdram0|new_sdram_controller_0|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N29
dffeas \sdram0|new_sdram_controller_0|rd_valid[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Equal4~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|rd_valid [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|rd_valid[0] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|rd_valid[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N24
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|rd_valid[1]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|rd_valid[1]~feeder_combout  = \sdram0|new_sdram_controller_0|rd_valid [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|rd_valid [0]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|rd_valid[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|rd_valid[1]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|rd_valid[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N25
dffeas \sdram0|new_sdram_controller_0|rd_valid[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|rd_valid[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|rd_valid [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|rd_valid[1] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|rd_valid[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N8
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|rd_valid[2]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|rd_valid[2]~feeder_combout  = \sdram0|new_sdram_controller_0|rd_valid [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|rd_valid [1]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|rd_valid[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|rd_valid[2]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|rd_valid[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N9
dffeas \sdram0|new_sdram_controller_0|rd_valid[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|rd_valid[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|rd_valid [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|rd_valid[2] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|rd_valid[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N26
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|za_valid~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|za_valid~feeder_combout  = \sdram0|new_sdram_controller_0|rd_valid [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|rd_valid [2]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|za_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_valid~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|za_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N27
dffeas \sdram0|new_sdram_controller_0|za_valid (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|za_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|za_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_valid .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|za_valid .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclone10lp_clkctrl \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N4
cyclone10lp_lcell_comb \sdram_naked_master0|state~25 (
// Equation(s):
// \sdram_naked_master0|state~25_combout  = (\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q  & (\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked  & (\rst_n~input_o  & !\sdram_naked_master0|state.state_idle~q )))

	.dataa(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\rst_n~input_o ),
	.datad(\sdram_naked_master0|state.state_idle~q ),
	.cin(gnd),
	.combout(\sdram_naked_master0|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|state~25 .lut_mask = 16'h0080;
defparam \sdram_naked_master0|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N5
dffeas \sdram_naked_master0|state.state_write (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|state.state_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|state.state_write .is_wysiwyg = "true";
defparam \sdram_naked_master0|state.state_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N20
cyclone10lp_lcell_comb \wishbone_uart_lite0|Add1~0 (
// Equation(s):
// \wishbone_uart_lite0|Add1~0_combout  = (\wishbone_uart_lite0|LessThan0~2_combout  & (\wishbone_uart_lite0|state.StateReq~q  & ((\wishbone_uart_lite0|send_bitcnt [3]) # (!\wishbone_uart_lite0|Equal0~0_combout ))))

	.dataa(\wishbone_uart_lite0|LessThan0~2_combout ),
	.datab(\wishbone_uart_lite0|send_bitcnt [3]),
	.datac(\wishbone_uart_lite0|Equal0~0_combout ),
	.datad(\wishbone_uart_lite0|state.StateReq~q ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Add1~0 .lut_mask = 16'h8A00;
defparam \wishbone_uart_lite0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N14
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector17~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector17~0_combout  = (\wishbone_uart_lite0|state.StateOk~q ) # ((\wishbone_uart_lite0|state.StateReq~q  & (\wishbone_uart_lite0|Equal0~0_combout  & !\wishbone_uart_lite0|send_bitcnt [3])))

	.dataa(\wishbone_uart_lite0|state.StateOk~q ),
	.datab(\wishbone_uart_lite0|state.StateReq~q ),
	.datac(\wishbone_uart_lite0|Equal0~0_combout ),
	.datad(\wishbone_uart_lite0|send_bitcnt [3]),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector17~0 .lut_mask = 16'hAAEA;
defparam \wishbone_uart_lite0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cyclone10lp_lcell_comb \wishbone_uart_lite0|Add1~1 (
// Equation(s):
// \wishbone_uart_lite0|Add1~1_combout  = \wishbone_uart_lite0|send_divcnt [0] $ (VCC)
// \wishbone_uart_lite0|Add1~2  = CARRY(\wishbone_uart_lite0|send_divcnt [0])

	.dataa(\wishbone_uart_lite0|send_divcnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Add1~1_combout ),
	.cout(\wishbone_uart_lite0|Add1~2 ));
// synopsys translate_off
defparam \wishbone_uart_lite0|Add1~1 .lut_mask = 16'h55AA;
defparam \wishbone_uart_lite0|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector26~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector26~0_combout  = (\wishbone_uart_lite0|Selector17~0_combout  & ((\wishbone_uart_lite0|send_divcnt [0]) # ((\wishbone_uart_lite0|Add1~1_combout  & \wishbone_uart_lite0|Add1~0_combout )))) # 
// (!\wishbone_uart_lite0|Selector17~0_combout  & (\wishbone_uart_lite0|Add1~1_combout  & ((\wishbone_uart_lite0|Add1~0_combout ))))

	.dataa(\wishbone_uart_lite0|Selector17~0_combout ),
	.datab(\wishbone_uart_lite0|Add1~1_combout ),
	.datac(\wishbone_uart_lite0|send_divcnt [0]),
	.datad(\wishbone_uart_lite0|Add1~0_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector26~0 .lut_mask = 16'hECA0;
defparam \wishbone_uart_lite0|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N27
dffeas \wishbone_uart_lite0|send_divcnt[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_divcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_divcnt[0] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_divcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cyclone10lp_lcell_comb \wishbone_uart_lite0|Add1~3 (
// Equation(s):
// \wishbone_uart_lite0|Add1~3_combout  = (\wishbone_uart_lite0|send_divcnt [1] & (!\wishbone_uart_lite0|Add1~2 )) # (!\wishbone_uart_lite0|send_divcnt [1] & ((\wishbone_uart_lite0|Add1~2 ) # (GND)))
// \wishbone_uart_lite0|Add1~4  = CARRY((!\wishbone_uart_lite0|Add1~2 ) # (!\wishbone_uart_lite0|send_divcnt [1]))

	.dataa(\wishbone_uart_lite0|send_divcnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wishbone_uart_lite0|Add1~2 ),
	.combout(\wishbone_uart_lite0|Add1~3_combout ),
	.cout(\wishbone_uart_lite0|Add1~4 ));
// synopsys translate_off
defparam \wishbone_uart_lite0|Add1~3 .lut_mask = 16'h5A5F;
defparam \wishbone_uart_lite0|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector25~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector25~0_combout  = (\wishbone_uart_lite0|Add1~0_combout  & ((\wishbone_uart_lite0|Add1~3_combout ) # ((\wishbone_uart_lite0|Selector17~0_combout  & \wishbone_uart_lite0|send_divcnt [1])))) # (!\wishbone_uart_lite0|Add1~0_combout  
// & (\wishbone_uart_lite0|Selector17~0_combout  & (\wishbone_uart_lite0|send_divcnt [1])))

	.dataa(\wishbone_uart_lite0|Add1~0_combout ),
	.datab(\wishbone_uart_lite0|Selector17~0_combout ),
	.datac(\wishbone_uart_lite0|send_divcnt [1]),
	.datad(\wishbone_uart_lite0|Add1~3_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector25~0 .lut_mask = 16'hEAC0;
defparam \wishbone_uart_lite0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N31
dffeas \wishbone_uart_lite0|send_divcnt[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_divcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_divcnt[1] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_divcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cyclone10lp_lcell_comb \wishbone_uart_lite0|Add1~5 (
// Equation(s):
// \wishbone_uart_lite0|Add1~5_combout  = (\wishbone_uart_lite0|send_divcnt [2] & (\wishbone_uart_lite0|Add1~4  $ (GND))) # (!\wishbone_uart_lite0|send_divcnt [2] & (!\wishbone_uart_lite0|Add1~4  & VCC))
// \wishbone_uart_lite0|Add1~6  = CARRY((\wishbone_uart_lite0|send_divcnt [2] & !\wishbone_uart_lite0|Add1~4 ))

	.dataa(gnd),
	.datab(\wishbone_uart_lite0|send_divcnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wishbone_uart_lite0|Add1~4 ),
	.combout(\wishbone_uart_lite0|Add1~5_combout ),
	.cout(\wishbone_uart_lite0|Add1~6 ));
// synopsys translate_off
defparam \wishbone_uart_lite0|Add1~5 .lut_mask = 16'hC30C;
defparam \wishbone_uart_lite0|Add1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector24~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector24~0_combout  = (\wishbone_uart_lite0|Selector17~0_combout  & ((\wishbone_uart_lite0|send_divcnt [2]) # ((\wishbone_uart_lite0|Add1~5_combout  & \wishbone_uart_lite0|Add1~0_combout )))) # 
// (!\wishbone_uart_lite0|Selector17~0_combout  & (\wishbone_uart_lite0|Add1~5_combout  & ((\wishbone_uart_lite0|Add1~0_combout ))))

	.dataa(\wishbone_uart_lite0|Selector17~0_combout ),
	.datab(\wishbone_uart_lite0|Add1~5_combout ),
	.datac(\wishbone_uart_lite0|send_divcnt [2]),
	.datad(\wishbone_uart_lite0|Add1~0_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector24~0 .lut_mask = 16'hECA0;
defparam \wishbone_uart_lite0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N25
dffeas \wishbone_uart_lite0|send_divcnt[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_divcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_divcnt[2] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_divcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cyclone10lp_lcell_comb \wishbone_uart_lite0|Add1~7 (
// Equation(s):
// \wishbone_uart_lite0|Add1~7_combout  = (\wishbone_uart_lite0|send_divcnt [3] & (!\wishbone_uart_lite0|Add1~6 )) # (!\wishbone_uart_lite0|send_divcnt [3] & ((\wishbone_uart_lite0|Add1~6 ) # (GND)))
// \wishbone_uart_lite0|Add1~8  = CARRY((!\wishbone_uart_lite0|Add1~6 ) # (!\wishbone_uart_lite0|send_divcnt [3]))

	.dataa(gnd),
	.datab(\wishbone_uart_lite0|send_divcnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wishbone_uart_lite0|Add1~6 ),
	.combout(\wishbone_uart_lite0|Add1~7_combout ),
	.cout(\wishbone_uart_lite0|Add1~8 ));
// synopsys translate_off
defparam \wishbone_uart_lite0|Add1~7 .lut_mask = 16'h3C3F;
defparam \wishbone_uart_lite0|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector23~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector23~0_combout  = (\wishbone_uart_lite0|Add1~0_combout  & ((\wishbone_uart_lite0|Add1~7_combout ) # ((\wishbone_uart_lite0|Selector17~0_combout  & \wishbone_uart_lite0|send_divcnt [3])))) # (!\wishbone_uart_lite0|Add1~0_combout  
// & (\wishbone_uart_lite0|Selector17~0_combout  & (\wishbone_uart_lite0|send_divcnt [3])))

	.dataa(\wishbone_uart_lite0|Add1~0_combout ),
	.datab(\wishbone_uart_lite0|Selector17~0_combout ),
	.datac(\wishbone_uart_lite0|send_divcnt [3]),
	.datad(\wishbone_uart_lite0|Add1~7_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector23~0 .lut_mask = 16'hEAC0;
defparam \wishbone_uart_lite0|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N1
dffeas \wishbone_uart_lite0|send_divcnt[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_divcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_divcnt[3] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_divcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cyclone10lp_lcell_comb \wishbone_uart_lite0|Add1~9 (
// Equation(s):
// \wishbone_uart_lite0|Add1~9_combout  = (\wishbone_uart_lite0|send_divcnt [4] & (\wishbone_uart_lite0|Add1~8  $ (GND))) # (!\wishbone_uart_lite0|send_divcnt [4] & (!\wishbone_uart_lite0|Add1~8  & VCC))
// \wishbone_uart_lite0|Add1~10  = CARRY((\wishbone_uart_lite0|send_divcnt [4] & !\wishbone_uart_lite0|Add1~8 ))

	.dataa(\wishbone_uart_lite0|send_divcnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wishbone_uart_lite0|Add1~8 ),
	.combout(\wishbone_uart_lite0|Add1~9_combout ),
	.cout(\wishbone_uart_lite0|Add1~10 ));
// synopsys translate_off
defparam \wishbone_uart_lite0|Add1~9 .lut_mask = 16'hA50A;
defparam \wishbone_uart_lite0|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector22~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector22~0_combout  = (\wishbone_uart_lite0|Selector17~0_combout  & ((\wishbone_uart_lite0|send_divcnt [4]) # ((\wishbone_uart_lite0|Add1~0_combout  & \wishbone_uart_lite0|Add1~9_combout )))) # 
// (!\wishbone_uart_lite0|Selector17~0_combout  & (\wishbone_uart_lite0|Add1~0_combout  & ((\wishbone_uart_lite0|Add1~9_combout ))))

	.dataa(\wishbone_uart_lite0|Selector17~0_combout ),
	.datab(\wishbone_uart_lite0|Add1~0_combout ),
	.datac(\wishbone_uart_lite0|send_divcnt [4]),
	.datad(\wishbone_uart_lite0|Add1~9_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector22~0 .lut_mask = 16'hECA0;
defparam \wishbone_uart_lite0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \wishbone_uart_lite0|send_divcnt[4] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_divcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_divcnt[4] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_divcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cyclone10lp_lcell_comb \wishbone_uart_lite0|Add1~11 (
// Equation(s):
// \wishbone_uart_lite0|Add1~11_combout  = (\wishbone_uart_lite0|send_divcnt [5] & (!\wishbone_uart_lite0|Add1~10 )) # (!\wishbone_uart_lite0|send_divcnt [5] & ((\wishbone_uart_lite0|Add1~10 ) # (GND)))
// \wishbone_uart_lite0|Add1~12  = CARRY((!\wishbone_uart_lite0|Add1~10 ) # (!\wishbone_uart_lite0|send_divcnt [5]))

	.dataa(gnd),
	.datab(\wishbone_uart_lite0|send_divcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wishbone_uart_lite0|Add1~10 ),
	.combout(\wishbone_uart_lite0|Add1~11_combout ),
	.cout(\wishbone_uart_lite0|Add1~12 ));
// synopsys translate_off
defparam \wishbone_uart_lite0|Add1~11 .lut_mask = 16'h3C3F;
defparam \wishbone_uart_lite0|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector21~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector21~0_combout  = (\wishbone_uart_lite0|Add1~11_combout  & ((\wishbone_uart_lite0|Add1~0_combout ) # ((\wishbone_uart_lite0|send_divcnt [5] & \wishbone_uart_lite0|Selector17~0_combout )))) # 
// (!\wishbone_uart_lite0|Add1~11_combout  & (((\wishbone_uart_lite0|send_divcnt [5] & \wishbone_uart_lite0|Selector17~0_combout ))))

	.dataa(\wishbone_uart_lite0|Add1~11_combout ),
	.datab(\wishbone_uart_lite0|Add1~0_combout ),
	.datac(\wishbone_uart_lite0|send_divcnt [5]),
	.datad(\wishbone_uart_lite0|Selector17~0_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector21~0 .lut_mask = 16'hF888;
defparam \wishbone_uart_lite0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N23
dffeas \wishbone_uart_lite0|send_divcnt[5] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_divcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_divcnt[5] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_divcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cyclone10lp_lcell_comb \wishbone_uart_lite0|Add1~13 (
// Equation(s):
// \wishbone_uart_lite0|Add1~13_combout  = (\wishbone_uart_lite0|send_divcnt [6] & (\wishbone_uart_lite0|Add1~12  $ (GND))) # (!\wishbone_uart_lite0|send_divcnt [6] & (!\wishbone_uart_lite0|Add1~12  & VCC))
// \wishbone_uart_lite0|Add1~14  = CARRY((\wishbone_uart_lite0|send_divcnt [6] & !\wishbone_uart_lite0|Add1~12 ))

	.dataa(\wishbone_uart_lite0|send_divcnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wishbone_uart_lite0|Add1~12 ),
	.combout(\wishbone_uart_lite0|Add1~13_combout ),
	.cout(\wishbone_uart_lite0|Add1~14 ));
// synopsys translate_off
defparam \wishbone_uart_lite0|Add1~13 .lut_mask = 16'hA50A;
defparam \wishbone_uart_lite0|Add1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector20~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector20~0_combout  = (\wishbone_uart_lite0|Selector17~0_combout  & ((\wishbone_uart_lite0|send_divcnt [6]) # ((\wishbone_uart_lite0|Add1~0_combout  & \wishbone_uart_lite0|Add1~13_combout )))) # 
// (!\wishbone_uart_lite0|Selector17~0_combout  & (\wishbone_uart_lite0|Add1~0_combout  & ((\wishbone_uart_lite0|Add1~13_combout ))))

	.dataa(\wishbone_uart_lite0|Selector17~0_combout ),
	.datab(\wishbone_uart_lite0|Add1~0_combout ),
	.datac(\wishbone_uart_lite0|send_divcnt [6]),
	.datad(\wishbone_uart_lite0|Add1~13_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector20~0 .lut_mask = 16'hECA0;
defparam \wishbone_uart_lite0|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N17
dffeas \wishbone_uart_lite0|send_divcnt[6] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_divcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_divcnt[6] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_divcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cyclone10lp_lcell_comb \wishbone_uart_lite0|Add1~15 (
// Equation(s):
// \wishbone_uart_lite0|Add1~15_combout  = (\wishbone_uart_lite0|send_divcnt [7] & (!\wishbone_uart_lite0|Add1~14 )) # (!\wishbone_uart_lite0|send_divcnt [7] & ((\wishbone_uart_lite0|Add1~14 ) # (GND)))
// \wishbone_uart_lite0|Add1~16  = CARRY((!\wishbone_uart_lite0|Add1~14 ) # (!\wishbone_uart_lite0|send_divcnt [7]))

	.dataa(gnd),
	.datab(\wishbone_uart_lite0|send_divcnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wishbone_uart_lite0|Add1~14 ),
	.combout(\wishbone_uart_lite0|Add1~15_combout ),
	.cout(\wishbone_uart_lite0|Add1~16 ));
// synopsys translate_off
defparam \wishbone_uart_lite0|Add1~15 .lut_mask = 16'h3C3F;
defparam \wishbone_uart_lite0|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector19~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector19~0_combout  = (\wishbone_uart_lite0|Add1~0_combout  & ((\wishbone_uart_lite0|Add1~15_combout ) # ((\wishbone_uart_lite0|Selector17~0_combout  & \wishbone_uart_lite0|send_divcnt [7])))) # (!\wishbone_uart_lite0|Add1~0_combout 
//  & (\wishbone_uart_lite0|Selector17~0_combout  & (\wishbone_uart_lite0|send_divcnt [7])))

	.dataa(\wishbone_uart_lite0|Add1~0_combout ),
	.datab(\wishbone_uart_lite0|Selector17~0_combout ),
	.datac(\wishbone_uart_lite0|send_divcnt [7]),
	.datad(\wishbone_uart_lite0|Add1~15_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector19~0 .lut_mask = 16'hEAC0;
defparam \wishbone_uart_lite0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N9
dffeas \wishbone_uart_lite0|send_divcnt[7] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_divcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_divcnt[7] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_divcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cyclone10lp_lcell_comb \wishbone_uart_lite0|Add1~17 (
// Equation(s):
// \wishbone_uart_lite0|Add1~17_combout  = (\wishbone_uart_lite0|send_divcnt [8] & (\wishbone_uart_lite0|Add1~16  $ (GND))) # (!\wishbone_uart_lite0|send_divcnt [8] & (!\wishbone_uart_lite0|Add1~16  & VCC))
// \wishbone_uart_lite0|Add1~18  = CARRY((\wishbone_uart_lite0|send_divcnt [8] & !\wishbone_uart_lite0|Add1~16 ))

	.dataa(gnd),
	.datab(\wishbone_uart_lite0|send_divcnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wishbone_uart_lite0|Add1~16 ),
	.combout(\wishbone_uart_lite0|Add1~17_combout ),
	.cout(\wishbone_uart_lite0|Add1~18 ));
// synopsys translate_off
defparam \wishbone_uart_lite0|Add1~17 .lut_mask = 16'hC30C;
defparam \wishbone_uart_lite0|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector18~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector18~0_combout  = (\wishbone_uart_lite0|Add1~0_combout  & ((\wishbone_uart_lite0|Add1~17_combout ) # ((\wishbone_uart_lite0|Selector17~0_combout  & \wishbone_uart_lite0|send_divcnt [8])))) # (!\wishbone_uart_lite0|Add1~0_combout 
//  & (\wishbone_uart_lite0|Selector17~0_combout  & (\wishbone_uart_lite0|send_divcnt [8])))

	.dataa(\wishbone_uart_lite0|Add1~0_combout ),
	.datab(\wishbone_uart_lite0|Selector17~0_combout ),
	.datac(\wishbone_uart_lite0|send_divcnt [8]),
	.datad(\wishbone_uart_lite0|Add1~17_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector18~0 .lut_mask = 16'hEAC0;
defparam \wishbone_uart_lite0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N5
dffeas \wishbone_uart_lite0|send_divcnt[8] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_divcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_divcnt[8] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_divcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cyclone10lp_lcell_comb \wishbone_uart_lite0|Add1~19 (
// Equation(s):
// \wishbone_uart_lite0|Add1~19_combout  = \wishbone_uart_lite0|Add1~18  $ (\wishbone_uart_lite0|send_divcnt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wishbone_uart_lite0|send_divcnt [9]),
	.cin(\wishbone_uart_lite0|Add1~18 ),
	.combout(\wishbone_uart_lite0|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Add1~19 .lut_mask = 16'h0FF0;
defparam \wishbone_uart_lite0|Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector17~1 (
// Equation(s):
// \wishbone_uart_lite0|Selector17~1_combout  = (\wishbone_uart_lite0|Add1~0_combout  & ((\wishbone_uart_lite0|Add1~19_combout ) # ((\wishbone_uart_lite0|Selector17~0_combout  & \wishbone_uart_lite0|send_divcnt [9])))) # (!\wishbone_uart_lite0|Add1~0_combout 
//  & (\wishbone_uart_lite0|Selector17~0_combout  & (\wishbone_uart_lite0|send_divcnt [9])))

	.dataa(\wishbone_uart_lite0|Add1~0_combout ),
	.datab(\wishbone_uart_lite0|Selector17~0_combout ),
	.datac(\wishbone_uart_lite0|send_divcnt [9]),
	.datad(\wishbone_uart_lite0|Add1~19_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector17~1 .lut_mask = 16'hEAC0;
defparam \wishbone_uart_lite0|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N7
dffeas \wishbone_uart_lite0|send_divcnt[9] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_divcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_divcnt[9] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_divcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cyclone10lp_lcell_comb \wishbone_uart_lite0|LessThan0~0 (
// Equation(s):
// \wishbone_uart_lite0|LessThan0~0_combout  = (((!\wishbone_uart_lite0|send_divcnt [1] & !\wishbone_uart_lite0|send_divcnt [0])) # (!\wishbone_uart_lite0|send_divcnt [3])) # (!\wishbone_uart_lite0|send_divcnt [2])

	.dataa(\wishbone_uart_lite0|send_divcnt [1]),
	.datab(\wishbone_uart_lite0|send_divcnt [2]),
	.datac(\wishbone_uart_lite0|send_divcnt [0]),
	.datad(\wishbone_uart_lite0|send_divcnt [3]),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|LessThan0~0 .lut_mask = 16'h37FF;
defparam \wishbone_uart_lite0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cyclone10lp_lcell_comb \wishbone_uart_lite0|LessThan0~1 (
// Equation(s):
// \wishbone_uart_lite0|LessThan0~1_combout  = (\wishbone_uart_lite0|send_divcnt [6]) # ((\wishbone_uart_lite0|send_divcnt [5] & ((\wishbone_uart_lite0|send_divcnt [4]) # (!\wishbone_uart_lite0|LessThan0~0_combout ))))

	.dataa(\wishbone_uart_lite0|send_divcnt [4]),
	.datab(\wishbone_uart_lite0|send_divcnt [6]),
	.datac(\wishbone_uart_lite0|send_divcnt [5]),
	.datad(\wishbone_uart_lite0|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|LessThan0~1 .lut_mask = 16'hECFC;
defparam \wishbone_uart_lite0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
cyclone10lp_lcell_comb \wishbone_uart_lite0|LessThan0~2 (
// Equation(s):
// \wishbone_uart_lite0|LessThan0~2_combout  = (!\wishbone_uart_lite0|send_divcnt [9] & (!\wishbone_uart_lite0|send_divcnt [8] & ((!\wishbone_uart_lite0|send_divcnt [7]) # (!\wishbone_uart_lite0|LessThan0~1_combout ))))

	.dataa(\wishbone_uart_lite0|send_divcnt [9]),
	.datab(\wishbone_uart_lite0|LessThan0~1_combout ),
	.datac(\wishbone_uart_lite0|send_divcnt [7]),
	.datad(\wishbone_uart_lite0|send_divcnt [8]),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|LessThan0~2 .lut_mask = 16'h0015;
defparam \wishbone_uart_lite0|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N16
cyclone10lp_lcell_comb \wishbone_uart_lite0|send_pattern~0 (
// Equation(s):
// \wishbone_uart_lite0|send_pattern~0_combout  = (\wishbone_uart_lite0|LessThan0~2_combout ) # ((\wishbone_uart_lite0|Equal0~0_combout  & !\wishbone_uart_lite0|send_bitcnt [3]))

	.dataa(gnd),
	.datab(\wishbone_uart_lite0|Equal0~0_combout ),
	.datac(\wishbone_uart_lite0|LessThan0~2_combout ),
	.datad(\wishbone_uart_lite0|send_bitcnt [3]),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|send_pattern~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern~0 .lut_mask = 16'hF0FC;
defparam \wishbone_uart_lite0|send_pattern~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N8
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector16~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector16~0_combout  = (\wishbone_uart_lite0|send_bitcnt [0] & ((\wishbone_uart_lite0|state.StateOk~q ) # ((\wishbone_uart_lite0|state.StateReq~q  & \wishbone_uart_lite0|send_pattern~0_combout )))) # 
// (!\wishbone_uart_lite0|send_bitcnt [0] & (((\wishbone_uart_lite0|state.StateReq~q  & !\wishbone_uart_lite0|send_pattern~0_combout ))))

	.dataa(\wishbone_uart_lite0|state.StateOk~q ),
	.datab(\wishbone_uart_lite0|state.StateReq~q ),
	.datac(\wishbone_uart_lite0|send_bitcnt [0]),
	.datad(\wishbone_uart_lite0|send_pattern~0_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector16~0 .lut_mask = 16'hE0AC;
defparam \wishbone_uart_lite0|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N9
dffeas \wishbone_uart_lite0|send_bitcnt[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_bitcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_bitcnt[0] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_bitcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N10
cyclone10lp_lcell_comb \sdram_naked_master0|Selector24~0 (
// Equation(s):
// \sdram_naked_master0|Selector24~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_write_wait~q  & ((\sdram_naked_master0|wishbone_cyc_o~q ) # (\sdram_naked_master0|state.state_idle~q ))))

	.dataa(\sdram_naked_master0|wishbone_cyc_o~q ),
	.datab(\sdram_naked_master0|state.state_print_wait~q ),
	.datac(\sdram_naked_master0|state.state_idle~q ),
	.datad(\sdram_naked_master0|state.state_write_wait~q ),
	.cin(gnd),
	.combout(\sdram_naked_master0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|Selector24~0 .lut_mask = 16'h0032;
defparam \sdram_naked_master0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N30
cyclone10lp_lcell_comb \sdram_naked_master0|Selector24~1 (
// Equation(s):
// \sdram_naked_master0|Selector24~1_combout  = (\sdram_naked_master0|state.state_read_wait~q  & (!\wb_conmax_top0|m0|Mux32~0_combout  & (\sdram_naked_master0|wishbone_cyc_o~q ))) # (!\sdram_naked_master0|state.state_read_wait~q  & 
// ((\sdram_naked_master0|Selector24~0_combout ) # ((!\wb_conmax_top0|m0|Mux32~0_combout  & \sdram_naked_master0|wishbone_cyc_o~q ))))

	.dataa(\sdram_naked_master0|state.state_read_wait~q ),
	.datab(\wb_conmax_top0|m0|Mux32~0_combout ),
	.datac(\sdram_naked_master0|wishbone_cyc_o~q ),
	.datad(\sdram_naked_master0|Selector24~0_combout ),
	.cin(gnd),
	.combout(\sdram_naked_master0|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|Selector24~1 .lut_mask = 16'h7530;
defparam \sdram_naked_master0|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N31
dffeas \sdram_naked_master0|wishbone_cyc_o (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_n~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|wishbone_cyc_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|wishbone_cyc_o .is_wysiwyg = "true";
defparam \sdram_naked_master0|wishbone_cyc_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N20
cyclone10lp_lcell_comb \wb_conmax_top0|m0|s1_stb_o~0 (
// Equation(s):
// \wb_conmax_top0|m0|s1_stb_o~0_combout  = (\sdram_naked_master0|wishbone_cyc_o~q  & ((\sdram_naked_master0|state.state_print_wait~q ) # (\sdram_naked_master0|state.state_print~q )))

	.dataa(\sdram_naked_master0|wishbone_cyc_o~q ),
	.datab(\sdram_naked_master0|state.state_print_wait~q ),
	.datac(\sdram_naked_master0|state.state_print~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|s1_stb_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|s1_stb_o~0 .lut_mask = 16'hA8A8;
defparam \wb_conmax_top0|m0|s1_stb_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N21
dffeas \wb_conmax_top0|m0|s1_cyc_o (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|s1_stb_o~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_conmax_top0|m0|s1_cyc_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_conmax_top0|m0|s1_cyc_o .is_wysiwyg = "true";
defparam \wb_conmax_top0|m0|s1_cyc_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N28
cyclone10lp_lcell_comb \wb_conmax_top0|s1|m0_cyc_r~feeder (
// Equation(s):
// \wb_conmax_top0|s1|m0_cyc_r~feeder_combout  = \wb_conmax_top0|m0|s1_cyc_o~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_conmax_top0|m0|s1_cyc_o~q ),
	.cin(gnd),
	.combout(\wb_conmax_top0|s1|m0_cyc_r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|s1|m0_cyc_r~feeder .lut_mask = 16'hFF00;
defparam \wb_conmax_top0|s1|m0_cyc_r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N29
dffeas \wb_conmax_top0|s1|m0_cyc_r (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|s1|m0_cyc_r~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_conmax_top0|s1|m0_cyc_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_conmax_top0|s1|m0_cyc_r .is_wysiwyg = "true";
defparam \wb_conmax_top0|s1|m0_cyc_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N6
cyclone10lp_lcell_comb \wishbone_uart_lite0|req~1 (
// Equation(s):
// \wishbone_uart_lite0|req~1_combout  = (\sdram_naked_master0|wishbone_we_o~q  & (\wb_conmax_top0|s1|m0_cyc_r~q  & (\wb_conmax_top0|m0|s1_stb_o~0_combout  & \wb_conmax_top0|m0|s1_cyc_o~q )))

	.dataa(\sdram_naked_master0|wishbone_we_o~q ),
	.datab(\wb_conmax_top0|s1|m0_cyc_r~q ),
	.datac(\wb_conmax_top0|m0|s1_stb_o~0_combout ),
	.datad(\wb_conmax_top0|m0|s1_cyc_o~q ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|req~1_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|req~1 .lut_mask = 16'h8000;
defparam \wishbone_uart_lite0|req~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N10
cyclone10lp_lcell_comb \wishbone_uart_lite0|send_bitcnt[1]~1 (
// Equation(s):
// \wishbone_uart_lite0|send_bitcnt[1]~1_combout  = (\wishbone_uart_lite0|state.StateReq~q  & (\wishbone_uart_lite0|send_bitcnt [1] $ (((!\wishbone_uart_lite0|send_bitcnt [0]))))) # (!\wishbone_uart_lite0|state.StateReq~q  & 
// (((\wishbone_uart_lite0|req~1_combout ))))

	.dataa(\wishbone_uart_lite0|send_bitcnt [1]),
	.datab(\wishbone_uart_lite0|req~1_combout ),
	.datac(\wishbone_uart_lite0|send_bitcnt [0]),
	.datad(\wishbone_uart_lite0|state.StateReq~q ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|send_bitcnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|send_bitcnt[1]~1 .lut_mask = 16'hA5CC;
defparam \wishbone_uart_lite0|send_bitcnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N30
cyclone10lp_lcell_comb \wishbone_uart_lite0|send_bitcnt[1]~0 (
// Equation(s):
// \wishbone_uart_lite0|send_bitcnt[1]~0_combout  = (!\wishbone_uart_lite0|state.StateOk~q  & (!\reset_n~0_combout  & ((!\wishbone_uart_lite0|send_pattern~0_combout ) # (!\wishbone_uart_lite0|state.StateReq~q ))))

	.dataa(\wishbone_uart_lite0|state.StateOk~q ),
	.datab(\wishbone_uart_lite0|state.StateReq~q ),
	.datac(\reset_n~0_combout ),
	.datad(\wishbone_uart_lite0|send_pattern~0_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|send_bitcnt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|send_bitcnt[1]~0 .lut_mask = 16'h0105;
defparam \wishbone_uart_lite0|send_bitcnt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N26
cyclone10lp_lcell_comb \wishbone_uart_lite0|send_bitcnt[1]~2 (
// Equation(s):
// \wishbone_uart_lite0|send_bitcnt[1]~2_combout  = (\wishbone_uart_lite0|send_bitcnt[1]~0_combout  & (\wishbone_uart_lite0|send_bitcnt[1]~1_combout )) # (!\wishbone_uart_lite0|send_bitcnt[1]~0_combout  & ((\wishbone_uart_lite0|send_bitcnt [1])))

	.dataa(\wishbone_uart_lite0|send_bitcnt[1]~1_combout ),
	.datab(gnd),
	.datac(\wishbone_uart_lite0|send_bitcnt [1]),
	.datad(\wishbone_uart_lite0|send_bitcnt[1]~0_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|send_bitcnt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|send_bitcnt[1]~2 .lut_mask = 16'hAAF0;
defparam \wishbone_uart_lite0|send_bitcnt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N27
dffeas \wishbone_uart_lite0|send_bitcnt[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|send_bitcnt[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_bitcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_bitcnt[1] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_bitcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N12
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector14~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector14~0_combout  = (\wishbone_uart_lite0|send_bitcnt [0]) # ((\wishbone_uart_lite0|send_bitcnt [1]) # (\wishbone_uart_lite0|send_pattern~0_combout ))

	.dataa(gnd),
	.datab(\wishbone_uart_lite0|send_bitcnt [0]),
	.datac(\wishbone_uart_lite0|send_bitcnt [1]),
	.datad(\wishbone_uart_lite0|send_pattern~0_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector14~0 .lut_mask = 16'hFFFC;
defparam \wishbone_uart_lite0|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N6
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector14~1 (
// Equation(s):
// \wishbone_uart_lite0|Selector14~1_combout  = (\wishbone_uart_lite0|send_bitcnt [2] & ((\wishbone_uart_lite0|state.StateOk~q ) # ((\wishbone_uart_lite0|Selector14~0_combout  & \wishbone_uart_lite0|state.StateReq~q )))) # (!\wishbone_uart_lite0|send_bitcnt 
// [2] & (!\wishbone_uart_lite0|Selector14~0_combout  & (\wishbone_uart_lite0|state.StateReq~q )))

	.dataa(\wishbone_uart_lite0|Selector14~0_combout ),
	.datab(\wishbone_uart_lite0|state.StateReq~q ),
	.datac(\wishbone_uart_lite0|send_bitcnt [2]),
	.datad(\wishbone_uart_lite0|state.StateOk~q ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector14~1 .lut_mask = 16'hF484;
defparam \wishbone_uart_lite0|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N7
dffeas \wishbone_uart_lite0|send_bitcnt[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_bitcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_bitcnt[2] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_bitcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N4
cyclone10lp_lcell_comb \wishbone_uart_lite0|Equal0~0 (
// Equation(s):
// \wishbone_uart_lite0|Equal0~0_combout  = (!\wishbone_uart_lite0|send_bitcnt [2] & (!\wishbone_uart_lite0|send_bitcnt [0] & !\wishbone_uart_lite0|send_bitcnt [1]))

	.dataa(\wishbone_uart_lite0|send_bitcnt [2]),
	.datab(\wishbone_uart_lite0|send_bitcnt [0]),
	.datac(\wishbone_uart_lite0|send_bitcnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Equal0~0 .lut_mask = 16'h0101;
defparam \wishbone_uart_lite0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N22
cyclone10lp_lcell_comb \wishbone_uart_lite0|state~8 (
// Equation(s):
// \wishbone_uart_lite0|state~8_combout  = (\wishbone_uart_lite0|state.StateReq~q  & ((\wishbone_uart_lite0|send_bitcnt [3]) # (!\wishbone_uart_lite0|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\wishbone_uart_lite0|send_bitcnt [3]),
	.datac(\wishbone_uart_lite0|Equal0~0_combout ),
	.datad(\wishbone_uart_lite0|state.StateReq~q ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|state~8 .lut_mask = 16'hCF00;
defparam \wishbone_uart_lite0|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
cyclone10lp_lcell_comb \wishbone_uart_lite0|state~7 (
// Equation(s):
// \wishbone_uart_lite0|state~7_combout  = (!\reset_n~0_combout  & (!\wishbone_uart_lite0|state.StateOk~q  & ((\wishbone_uart_lite0|req~1_combout ) # (\wishbone_uart_lite0|state.StateIdle~q ))))

	.dataa(\reset_n~0_combout ),
	.datab(\wishbone_uart_lite0|req~1_combout ),
	.datac(\wishbone_uart_lite0|state.StateIdle~q ),
	.datad(\wishbone_uart_lite0|state.StateOk~q ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|state~7 .lut_mask = 16'h0054;
defparam \wishbone_uart_lite0|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N1
dffeas \wishbone_uart_lite0|state.StateIdle (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|state.StateIdle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|state.StateIdle .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|state.StateIdle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N2
cyclone10lp_lcell_comb \wishbone_uart_lite0|state~9 (
// Equation(s):
// \wishbone_uart_lite0|state~9_combout  = (!\reset_n~0_combout  & ((\wishbone_uart_lite0|state~8_combout ) # ((!\wishbone_uart_lite0|state.StateIdle~q  & \wishbone_uart_lite0|req~1_combout ))))

	.dataa(\wishbone_uart_lite0|state~8_combout ),
	.datab(\wishbone_uart_lite0|state.StateIdle~q ),
	.datac(\reset_n~0_combout ),
	.datad(\wishbone_uart_lite0|req~1_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|state~9 .lut_mask = 16'h0B0A;
defparam \wishbone_uart_lite0|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N3
dffeas \wishbone_uart_lite0|state.StateReq (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|state.StateReq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|state.StateReq .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|state.StateReq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N28
cyclone10lp_lcell_comb \wishbone_uart_lite0|send_bitcnt[3]~3 (
// Equation(s):
// \wishbone_uart_lite0|send_bitcnt[3]~3_combout  = (\wishbone_uart_lite0|state.StateReq~q  & (\wishbone_uart_lite0|send_bitcnt [3] $ ((\wishbone_uart_lite0|Equal0~0_combout )))) # (!\wishbone_uart_lite0|state.StateReq~q  & 
// (((\wishbone_uart_lite0|req~1_combout ))))

	.dataa(\wishbone_uart_lite0|state.StateReq~q ),
	.datab(\wishbone_uart_lite0|send_bitcnt [3]),
	.datac(\wishbone_uart_lite0|Equal0~0_combout ),
	.datad(\wishbone_uart_lite0|req~1_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|send_bitcnt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|send_bitcnt[3]~3 .lut_mask = 16'h7D28;
defparam \wishbone_uart_lite0|send_bitcnt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
cyclone10lp_lcell_comb \wishbone_uart_lite0|send_bitcnt[3]~4 (
// Equation(s):
// \wishbone_uart_lite0|send_bitcnt[3]~4_combout  = (\wishbone_uart_lite0|send_bitcnt[1]~0_combout  & (\wishbone_uart_lite0|send_bitcnt[3]~3_combout )) # (!\wishbone_uart_lite0|send_bitcnt[1]~0_combout  & ((\wishbone_uart_lite0|send_bitcnt [3])))

	.dataa(gnd),
	.datab(\wishbone_uart_lite0|send_bitcnt[3]~3_combout ),
	.datac(\wishbone_uart_lite0|send_bitcnt [3]),
	.datad(\wishbone_uart_lite0|send_bitcnt[1]~0_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|send_bitcnt[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|send_bitcnt[3]~4 .lut_mask = 16'hCCF0;
defparam \wishbone_uart_lite0|send_bitcnt[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N19
dffeas \wishbone_uart_lite0|send_bitcnt[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|send_bitcnt[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_bitcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_bitcnt[3] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_bitcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N24
cyclone10lp_lcell_comb \wishbone_uart_lite0|state~10 (
// Equation(s):
// \wishbone_uart_lite0|state~10_combout  = (!\reset_n~0_combout  & (!\wishbone_uart_lite0|send_bitcnt [3] & (\wishbone_uart_lite0|Equal0~0_combout  & \wishbone_uart_lite0|state.StateReq~q )))

	.dataa(\reset_n~0_combout ),
	.datab(\wishbone_uart_lite0|send_bitcnt [3]),
	.datac(\wishbone_uart_lite0|Equal0~0_combout ),
	.datad(\wishbone_uart_lite0|state.StateReq~q ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|state~10 .lut_mask = 16'h1000;
defparam \wishbone_uart_lite0|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N25
dffeas \wishbone_uart_lite0|state.StateOk (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|state.StateOk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|state.StateOk .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|state.StateOk .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N21
dffeas \wb32_avalon16|skip_to_idle (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb32_avalon16|state.state_done~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|skip_to_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|skip_to_idle .is_wysiwyg = "true";
defparam \wb32_avalon16|skip_to_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N20
cyclone10lp_lcell_comb \wb32_avalon16|state~40 (
// Equation(s):
// \wb32_avalon16|state~40_combout  = (\wb32_avalon16|state.state_done~q  & (((\wb32_avalon16|state.state_read_byte_hi~q  & \sdram0|new_sdram_controller_0|za_valid~q )) # (!\wb32_avalon16|skip_to_idle~q ))) # (!\wb32_avalon16|state.state_done~q  & 
// (\wb32_avalon16|state.state_read_byte_hi~q  & ((\sdram0|new_sdram_controller_0|za_valid~q ))))

	.dataa(\wb32_avalon16|state.state_done~q ),
	.datab(\wb32_avalon16|state.state_read_byte_hi~q ),
	.datac(\wb32_avalon16|skip_to_idle~q ),
	.datad(\sdram0|new_sdram_controller_0|za_valid~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|state~40_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~40 .lut_mask = 16'hCE0A;
defparam \wb32_avalon16|state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N4
cyclone10lp_lcell_comb \wb32_avalon16|state~27 (
// Equation(s):
// \wb32_avalon16|state~27_combout  = (!\wb32_avalon16|state.state_read_wait_hi~q  & (!\wb32_avalon16|state.state_read_wait_lo~q  & (!\wb32_avalon16|state.state_write_byte_lo~q  & !\wb32_avalon16|state.state_write_byte_hi~q )))

	.dataa(\wb32_avalon16|state.state_read_wait_hi~q ),
	.datab(\wb32_avalon16|state.state_read_wait_lo~q ),
	.datac(\wb32_avalon16|state.state_write_byte_lo~q ),
	.datad(\wb32_avalon16|state.state_write_byte_hi~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|state~27_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~27 .lut_mask = 16'h0001;
defparam \wb32_avalon16|state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N28
cyclone10lp_lcell_comb \wb32_avalon16|Selector5~0 (
// Equation(s):
// \wb32_avalon16|Selector5~0_combout  = (\wb32_avalon16|state.state_done~q  & \wb32_avalon16|skip_to_idle~q )

	.dataa(\wb32_avalon16|state.state_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|skip_to_idle~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Selector5~0 .lut_mask = 16'hAA00;
defparam \wb32_avalon16|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N8
cyclone10lp_lcell_comb \wb32_avalon16|state~39 (
// Equation(s):
// \wb32_avalon16|state~39_combout  = (!\reset_n~0_combout  & (!\wb32_avalon16|Selector5~0_combout  & ((\wb32_avalon16|state.state_idle~q ) # (\wb32_avalon16|state~26_combout ))))

	.dataa(\reset_n~0_combout ),
	.datab(\wb32_avalon16|Selector5~0_combout ),
	.datac(\wb32_avalon16|state.state_idle~q ),
	.datad(\wb32_avalon16|state~26_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|state~39_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~39 .lut_mask = 16'h1110;
defparam \wb32_avalon16|state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N9
dffeas \wb32_avalon16|state.state_idle (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|state.state_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|state.state_idle .is_wysiwyg = "true";
defparam \wb32_avalon16|state.state_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N24
cyclone10lp_lcell_comb \wb32_avalon16|Add0~7 (
// Equation(s):
// \wb32_avalon16|Add0~7_combout  = (\wb32_avalon16|state.state_idle~q  & !\wb32_avalon16|state.state_done~q )

	.dataa(gnd),
	.datab(\wb32_avalon16|state.state_idle~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|state.state_done~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Add0~7 .lut_mask = 16'h00CC;
defparam \wb32_avalon16|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N0
cyclone10lp_lcell_comb \wb32_avalon16|Add0~1 (
// Equation(s):
// \wb32_avalon16|Add0~1_combout  = \wb32_avalon16|cnt [0] $ (VCC)
// \wb32_avalon16|Add0~2  = CARRY(\wb32_avalon16|cnt [0])

	.dataa(\wb32_avalon16|cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\wb32_avalon16|Add0~1_combout ),
	.cout(\wb32_avalon16|Add0~2 ));
// synopsys translate_off
defparam \wb32_avalon16|Add0~1 .lut_mask = 16'h55AA;
defparam \wb32_avalon16|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N26
cyclone10lp_lcell_comb \wb32_avalon16|wishbone_stb_r~0 (
// Equation(s):
// \wb32_avalon16|wishbone_stb_r~0_combout  = (\sdram_naked_master0|wishbone_cyc_o~q  & (!\reset_n~0_combout  & (!\sdram_naked_master0|state.state_print_wait~q  & !\sdram_naked_master0|state.state_print~q )))

	.dataa(\sdram_naked_master0|wishbone_cyc_o~q ),
	.datab(\reset_n~0_combout ),
	.datac(\sdram_naked_master0|state.state_print_wait~q ),
	.datad(\sdram_naked_master0|state.state_print~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|wishbone_stb_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|wishbone_stb_r~0 .lut_mask = 16'h0002;
defparam \wb32_avalon16|wishbone_stb_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N27
dffeas \wb32_avalon16|wishbone_stb_r (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb32_avalon16|wishbone_stb_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\wb32_avalon16|wishbone_ack_o~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|wishbone_stb_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|wishbone_stb_r .is_wysiwyg = "true";
defparam \wb32_avalon16|wishbone_stb_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N6
cyclone10lp_lcell_comb \wb32_avalon16|wishbone_stb_r~1 (
// Equation(s):
// \wb32_avalon16|wishbone_stb_r~1_combout  = (\sdram_naked_master0|wishbone_cyc_o~q  & (!\sdram_naked_master0|state.state_print_wait~q  & !\sdram_naked_master0|state.state_print~q ))

	.dataa(\sdram_naked_master0|wishbone_cyc_o~q ),
	.datab(\sdram_naked_master0|state.state_print_wait~q ),
	.datac(\sdram_naked_master0|state.state_print~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|wishbone_stb_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|wishbone_stb_r~1 .lut_mask = 16'h0202;
defparam \wb32_avalon16|wishbone_stb_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N7
dffeas \wb_conmax_top0|m0|s0_cyc_o (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb32_avalon16|wishbone_stb_r~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_conmax_top0|m0|s0_cyc_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_conmax_top0|m0|s0_cyc_o .is_wysiwyg = "true";
defparam \wb_conmax_top0|m0|s0_cyc_o .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y24_N1
dffeas \wb_conmax_top0|s0|m0_cyc_r (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_conmax_top0|m0|s0_cyc_o~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_conmax_top0|s0|m0_cyc_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_conmax_top0|s0|m0_cyc_r .is_wysiwyg = "true";
defparam \wb_conmax_top0|s0|m0_cyc_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N0
cyclone10lp_lcell_comb \wb32_avalon16|wishbone_cyc_r~0 (
// Equation(s):
// \wb32_avalon16|wishbone_cyc_r~0_combout  = (\wb_conmax_top0|m0|s0_cyc_o~q  & (!\reset_n~0_combout  & \wb_conmax_top0|s0|m0_cyc_r~q ))

	.dataa(\wb_conmax_top0|m0|s0_cyc_o~q ),
	.datab(\reset_n~0_combout ),
	.datac(\wb_conmax_top0|s0|m0_cyc_r~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|wishbone_cyc_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|wishbone_cyc_r~0 .lut_mask = 16'h2020;
defparam \wb32_avalon16|wishbone_cyc_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N25
dffeas \wb32_avalon16|wishbone_cyc_r (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb32_avalon16|wishbone_cyc_r~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\wb32_avalon16|wishbone_ack_o~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|wishbone_cyc_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|wishbone_cyc_r .is_wysiwyg = "true";
defparam \wb32_avalon16|wishbone_cyc_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N30
cyclone10lp_lcell_comb \wb32_avalon16|Add0~0 (
// Equation(s):
// \wb32_avalon16|Add0~0_combout  = (\wb32_avalon16|wishbone_stb_r~q  & (!\wb32_avalon16|state.state_idle~q  & \wb32_avalon16|wishbone_cyc_r~q ))

	.dataa(\wb32_avalon16|wishbone_stb_r~q ),
	.datab(\wb32_avalon16|state.state_idle~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|wishbone_cyc_r~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Add0~0 .lut_mask = 16'h2200;
defparam \wb32_avalon16|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N12
cyclone10lp_lcell_comb \wb32_avalon16|Add0~15 (
// Equation(s):
// \wb32_avalon16|Add0~15_combout  = (\wb32_avalon16|Add0~7_combout  & ((\wb32_avalon16|cnt [0]) # ((\wb32_avalon16|Add0~1_combout  & \wb32_avalon16|Add0~0_combout )))) # (!\wb32_avalon16|Add0~7_combout  & (\wb32_avalon16|Add0~1_combout  & 
// ((\wb32_avalon16|Add0~0_combout ))))

	.dataa(\wb32_avalon16|Add0~7_combout ),
	.datab(\wb32_avalon16|Add0~1_combout ),
	.datac(\wb32_avalon16|cnt [0]),
	.datad(\wb32_avalon16|Add0~0_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Add0~15 .lut_mask = 16'hECA0;
defparam \wb32_avalon16|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N13
dffeas \wb32_avalon16|cnt[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|Add0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_n~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|cnt[0] .is_wysiwyg = "true";
defparam \wb32_avalon16|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N2
cyclone10lp_lcell_comb \wb32_avalon16|Add0~3 (
// Equation(s):
// \wb32_avalon16|Add0~3_combout  = (\wb32_avalon16|cnt [1] & (!\wb32_avalon16|Add0~2 )) # (!\wb32_avalon16|cnt [1] & ((\wb32_avalon16|Add0~2 ) # (GND)))
// \wb32_avalon16|Add0~4  = CARRY((!\wb32_avalon16|Add0~2 ) # (!\wb32_avalon16|cnt [1]))

	.dataa(gnd),
	.datab(\wb32_avalon16|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wb32_avalon16|Add0~2 ),
	.combout(\wb32_avalon16|Add0~3_combout ),
	.cout(\wb32_avalon16|Add0~4 ));
// synopsys translate_off
defparam \wb32_avalon16|Add0~3 .lut_mask = 16'h3C3F;
defparam \wb32_avalon16|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N18
cyclone10lp_lcell_comb \wb32_avalon16|Add0~16 (
// Equation(s):
// \wb32_avalon16|Add0~16_combout  = (\wb32_avalon16|Add0~7_combout  & ((\wb32_avalon16|cnt [1]) # ((\wb32_avalon16|Add0~3_combout  & \wb32_avalon16|Add0~0_combout )))) # (!\wb32_avalon16|Add0~7_combout  & (\wb32_avalon16|Add0~3_combout  & 
// ((\wb32_avalon16|Add0~0_combout ))))

	.dataa(\wb32_avalon16|Add0~7_combout ),
	.datab(\wb32_avalon16|Add0~3_combout ),
	.datac(\wb32_avalon16|cnt [1]),
	.datad(\wb32_avalon16|Add0~0_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Add0~16 .lut_mask = 16'hECA0;
defparam \wb32_avalon16|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N19
dffeas \wb32_avalon16|cnt[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_n~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|cnt[1] .is_wysiwyg = "true";
defparam \wb32_avalon16|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N4
cyclone10lp_lcell_comb \wb32_avalon16|Add0~5 (
// Equation(s):
// \wb32_avalon16|Add0~5_combout  = (\wb32_avalon16|cnt [2] & (\wb32_avalon16|Add0~4  $ (GND))) # (!\wb32_avalon16|cnt [2] & (!\wb32_avalon16|Add0~4  & VCC))
// \wb32_avalon16|Add0~6  = CARRY((\wb32_avalon16|cnt [2] & !\wb32_avalon16|Add0~4 ))

	.dataa(gnd),
	.datab(\wb32_avalon16|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wb32_avalon16|Add0~4 ),
	.combout(\wb32_avalon16|Add0~5_combout ),
	.cout(\wb32_avalon16|Add0~6 ));
// synopsys translate_off
defparam \wb32_avalon16|Add0~5 .lut_mask = 16'hC30C;
defparam \wb32_avalon16|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N14
cyclone10lp_lcell_comb \wb32_avalon16|Add0~8 (
// Equation(s):
// \wb32_avalon16|Add0~8_combout  = (\wb32_avalon16|Add0~7_combout  & ((\wb32_avalon16|cnt [2]) # ((\wb32_avalon16|Add0~5_combout  & \wb32_avalon16|Add0~0_combout )))) # (!\wb32_avalon16|Add0~7_combout  & (\wb32_avalon16|Add0~5_combout  & 
// ((\wb32_avalon16|Add0~0_combout ))))

	.dataa(\wb32_avalon16|Add0~7_combout ),
	.datab(\wb32_avalon16|Add0~5_combout ),
	.datac(\wb32_avalon16|cnt [2]),
	.datad(\wb32_avalon16|Add0~0_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Add0~8 .lut_mask = 16'hECA0;
defparam \wb32_avalon16|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N15
dffeas \wb32_avalon16|cnt[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_n~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|cnt[2] .is_wysiwyg = "true";
defparam \wb32_avalon16|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N6
cyclone10lp_lcell_comb \wb32_avalon16|Add0~9 (
// Equation(s):
// \wb32_avalon16|Add0~9_combout  = (\wb32_avalon16|cnt [3] & (!\wb32_avalon16|Add0~6 )) # (!\wb32_avalon16|cnt [3] & ((\wb32_avalon16|Add0~6 ) # (GND)))
// \wb32_avalon16|Add0~10  = CARRY((!\wb32_avalon16|Add0~6 ) # (!\wb32_avalon16|cnt [3]))

	.dataa(gnd),
	.datab(\wb32_avalon16|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wb32_avalon16|Add0~6 ),
	.combout(\wb32_avalon16|Add0~9_combout ),
	.cout(\wb32_avalon16|Add0~10 ));
// synopsys translate_off
defparam \wb32_avalon16|Add0~9 .lut_mask = 16'h3C3F;
defparam \wb32_avalon16|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N20
cyclone10lp_lcell_comb \wb32_avalon16|Add0~11 (
// Equation(s):
// \wb32_avalon16|Add0~11_combout  = (\wb32_avalon16|Add0~7_combout  & ((\wb32_avalon16|cnt [3]) # ((\wb32_avalon16|Add0~0_combout  & \wb32_avalon16|Add0~9_combout )))) # (!\wb32_avalon16|Add0~7_combout  & (\wb32_avalon16|Add0~0_combout  & 
// ((\wb32_avalon16|Add0~9_combout ))))

	.dataa(\wb32_avalon16|Add0~7_combout ),
	.datab(\wb32_avalon16|Add0~0_combout ),
	.datac(\wb32_avalon16|cnt [3]),
	.datad(\wb32_avalon16|Add0~9_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Add0~11 .lut_mask = 16'hECA0;
defparam \wb32_avalon16|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N21
dffeas \wb32_avalon16|cnt[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_n~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|cnt[3] .is_wysiwyg = "true";
defparam \wb32_avalon16|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N8
cyclone10lp_lcell_comb \wb32_avalon16|Add0~12 (
// Equation(s):
// \wb32_avalon16|Add0~12_combout  = \wb32_avalon16|cnt [4] $ (!\wb32_avalon16|Add0~10 )

	.dataa(\wb32_avalon16|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\wb32_avalon16|Add0~10 ),
	.combout(\wb32_avalon16|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Add0~12 .lut_mask = 16'hA5A5;
defparam \wb32_avalon16|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N22
cyclone10lp_lcell_comb \wb32_avalon16|Add0~14 (
// Equation(s):
// \wb32_avalon16|Add0~14_combout  = (\wb32_avalon16|Add0~7_combout  & ((\wb32_avalon16|cnt [4]) # ((\wb32_avalon16|Add0~12_combout  & \wb32_avalon16|Add0~0_combout )))) # (!\wb32_avalon16|Add0~7_combout  & (\wb32_avalon16|Add0~12_combout  & 
// ((\wb32_avalon16|Add0~0_combout ))))

	.dataa(\wb32_avalon16|Add0~7_combout ),
	.datab(\wb32_avalon16|Add0~12_combout ),
	.datac(\wb32_avalon16|cnt [4]),
	.datad(\wb32_avalon16|Add0~0_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Add0~14 .lut_mask = 16'hECA0;
defparam \wb32_avalon16|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N23
dffeas \wb32_avalon16|cnt[4] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_n~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|cnt[4] .is_wysiwyg = "true";
defparam \wb32_avalon16|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N26
cyclone10lp_lcell_comb \wb32_avalon16|state~25 (
// Equation(s):
// \wb32_avalon16|state~25_combout  = (\wb32_avalon16|cnt [0] & (\wb32_avalon16|cnt [1] & (\wb32_avalon16|cnt [4] & \wb32_avalon16|cnt [3])))

	.dataa(\wb32_avalon16|cnt [0]),
	.datab(\wb32_avalon16|cnt [1]),
	.datac(\wb32_avalon16|cnt [4]),
	.datad(\wb32_avalon16|cnt [3]),
	.cin(gnd),
	.combout(\wb32_avalon16|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~25 .lut_mask = 16'h8000;
defparam \wb32_avalon16|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N2
cyclone10lp_lcell_comb \wb32_avalon16|state~26 (
// Equation(s):
// \wb32_avalon16|state~26_combout  = (\wb32_avalon16|state~25_combout  & (\wb32_avalon16|cnt [2] & (\wb32_avalon16|wishbone_stb_r~q  & \wb32_avalon16|wishbone_cyc_r~q )))

	.dataa(\wb32_avalon16|state~25_combout ),
	.datab(\wb32_avalon16|cnt [2]),
	.datac(\wb32_avalon16|wishbone_stb_r~q ),
	.datad(\wb32_avalon16|wishbone_cyc_r~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|state~26_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~26 .lut_mask = 16'h8000;
defparam \wb32_avalon16|state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N2
cyclone10lp_lcell_comb \wb32_avalon16|state~28 (
// Equation(s):
// \wb32_avalon16|state~28_combout  = (!\reset_n~0_combout  & (\wb32_avalon16|state~27_combout  & (\wb32_avalon16|state~26_combout  & !\wb32_avalon16|state.state_idle~q )))

	.dataa(\reset_n~0_combout ),
	.datab(\wb32_avalon16|state~27_combout ),
	.datac(\wb32_avalon16|state~26_combout ),
	.datad(\wb32_avalon16|state.state_idle~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|state~28_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~28 .lut_mask = 16'h0040;
defparam \wb32_avalon16|state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N14
cyclone10lp_lcell_comb \wb32_avalon16|state~29 (
// Equation(s):
// \wb32_avalon16|state~29_combout  = (\wb32_avalon16|wishbone_we_r~q  & \wb32_avalon16|state~28_combout )

	.dataa(\wb32_avalon16|wishbone_we_r~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|state~28_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|state~29_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~29 .lut_mask = 16'hAA00;
defparam \wb32_avalon16|state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N15
dffeas \wb32_avalon16|state.state_write_byte_lo (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|state.state_write_byte_lo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|state.state_write_byte_lo .is_wysiwyg = "true";
defparam \wb32_avalon16|state.state_write_byte_lo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N24
cyclone10lp_lcell_comb \wb32_avalon16|wishbone_sel_r~0 (
// Equation(s):
// \wb32_avalon16|wishbone_sel_r~0_combout  = (\wb32_avalon16|wishbone_sel_r [0]) # (!\wb32_avalon16|state.state_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb32_avalon16|wishbone_sel_r [0]),
	.datad(\wb32_avalon16|state.state_done~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|wishbone_sel_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|wishbone_sel_r~0 .lut_mask = 16'hF0FF;
defparam \wb32_avalon16|wishbone_sel_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N25
dffeas \wb32_avalon16|wishbone_sel_r[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb32_avalon16|wishbone_sel_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_n~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|wishbone_sel_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|wishbone_sel_r[0] .is_wysiwyg = "true";
defparam \wb32_avalon16|wishbone_sel_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N20
cyclone10lp_lcell_comb \wb32_avalon16|state~31 (
// Equation(s):
// \wb32_avalon16|state~31_combout  = (\wb32_avalon16|wishbone_sel_r [0] & \wb32_avalon16|state.state_write_byte_lo~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb32_avalon16|wishbone_sel_r [0]),
	.datad(\wb32_avalon16|state.state_write_byte_lo~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|state~31_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~31 .lut_mask = 16'hF000;
defparam \wb32_avalon16|state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N26
cyclone10lp_lcell_comb \wb32_avalon16|state~32 (
// Equation(s):
// \wb32_avalon16|state~32_combout  = (!\reset_n~0_combout  & ((\wb32_avalon16|state~31_combout ) # ((\wb32_avalon16|state.state_write_wait_lo~q  & \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ))))

	.dataa(\reset_n~0_combout ),
	.datab(\wb32_avalon16|state~31_combout ),
	.datac(\wb32_avalon16|state.state_write_wait_lo~q ),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~32 .lut_mask = 16'h5444;
defparam \wb32_avalon16|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N27
dffeas \wb32_avalon16|state.state_write_wait_lo (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|state.state_write_wait_lo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|state.state_write_wait_lo .is_wysiwyg = "true";
defparam \wb32_avalon16|state.state_write_wait_lo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N8
cyclone10lp_lcell_comb \wb32_avalon16|Selector8~0 (
// Equation(s):
// \wb32_avalon16|Selector8~0_combout  = (\wb32_avalon16|state.state_write_wait_lo~q  & ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0]) # 
// (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1])))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0]),
	.datac(\wb32_avalon16|state.state_write_wait_lo~q ),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1]),
	.cin(gnd),
	.combout(\wb32_avalon16|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Selector8~0 .lut_mask = 16'hC0F0;
defparam \wb32_avalon16|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N2
cyclone10lp_lcell_comb \wb32_avalon16|state~30 (
// Equation(s):
// \wb32_avalon16|state~30_combout  = (!\reset_n~0_combout  & ((\wb32_avalon16|Selector8~0_combout ) # ((\wb32_avalon16|state.state_write_byte_lo~q  & !\wb32_avalon16|wishbone_sel_r [0]))))

	.dataa(\wb32_avalon16|state.state_write_byte_lo~q ),
	.datab(\wb32_avalon16|wishbone_sel_r [0]),
	.datac(\reset_n~0_combout ),
	.datad(\wb32_avalon16|Selector8~0_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|state~30_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~30 .lut_mask = 16'h0F02;
defparam \wb32_avalon16|state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N3
dffeas \wb32_avalon16|state.state_write_byte_hi (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|state.state_write_byte_hi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|state.state_write_byte_hi .is_wysiwyg = "true";
defparam \wb32_avalon16|state.state_write_byte_hi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N26
cyclone10lp_lcell_comb \wb32_avalon16|state~33 (
// Equation(s):
// \wb32_avalon16|state~33_combout  = (\wb32_avalon16|state.state_write_byte_hi~q  & \wb32_avalon16|wishbone_sel_r [0])

	.dataa(\wb32_avalon16|state.state_write_byte_hi~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|wishbone_sel_r [0]),
	.cin(gnd),
	.combout(\wb32_avalon16|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~33 .lut_mask = 16'hAA00;
defparam \wb32_avalon16|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N12
cyclone10lp_lcell_comb \wb32_avalon16|state~34 (
// Equation(s):
// \wb32_avalon16|state~34_combout  = (!\reset_n~0_combout  & ((\wb32_avalon16|state~33_combout ) # ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout  & \wb32_avalon16|state.state_write_wait_hi~q ))))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ),
	.datab(\reset_n~0_combout ),
	.datac(\wb32_avalon16|state.state_write_wait_hi~q ),
	.datad(\wb32_avalon16|state~33_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|state~34_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~34 .lut_mask = 16'h3320;
defparam \wb32_avalon16|state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N13
dffeas \wb32_avalon16|state.state_write_wait_hi (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|state.state_write_wait_hi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|state.state_write_wait_hi .is_wysiwyg = "true";
defparam \wb32_avalon16|state.state_write_wait_hi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N4
cyclone10lp_lcell_comb \wb32_avalon16|state~41 (
// Equation(s):
// \wb32_avalon16|state~41_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout  & (\wb32_avalon16|state.state_write_byte_hi~q  & (!\wb32_avalon16|wishbone_sel_r [0]))) # 
// (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout  & ((\wb32_avalon16|state.state_write_wait_hi~q ) # ((\wb32_avalon16|state.state_write_byte_hi~q  & !\wb32_avalon16|wishbone_sel_r [0]))))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ),
	.datab(\wb32_avalon16|state.state_write_byte_hi~q ),
	.datac(\wb32_avalon16|wishbone_sel_r [0]),
	.datad(\wb32_avalon16|state.state_write_wait_hi~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|state~41_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~41 .lut_mask = 16'h5D0C;
defparam \wb32_avalon16|state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N24
cyclone10lp_lcell_comb \wb32_avalon16|state~42 (
// Equation(s):
// \wb32_avalon16|state~42_combout  = (!\reset_n~0_combout  & ((\wb32_avalon16|state~40_combout ) # (\wb32_avalon16|state~41_combout )))

	.dataa(\wb32_avalon16|state~40_combout ),
	.datab(gnd),
	.datac(\reset_n~0_combout ),
	.datad(\wb32_avalon16|state~41_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|state~42_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~42 .lut_mask = 16'h0F0A;
defparam \wb32_avalon16|state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N25
dffeas \wb32_avalon16|state.state_done (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|state~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|state.state_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|state.state_done .is_wysiwyg = "true";
defparam \wb32_avalon16|state.state_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N14
cyclone10lp_lcell_comb \wb32_avalon16|wishbone_ack_o~0 (
// Equation(s):
// \wb32_avalon16|wishbone_ack_o~0_combout  = (\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked  & (\wb32_avalon16|state.state_done~q  & (\rst_n~input_o  & \ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q )))

	.dataa(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\wb32_avalon16|state.state_done~q ),
	.datac(\rst_n~input_o ),
	.datad(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|wishbone_ack_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|wishbone_ack_o~0 .lut_mask = 16'h8000;
defparam \wb32_avalon16|wishbone_ack_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N15
dffeas \wb32_avalon16|wishbone_ack_o (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb32_avalon16|wishbone_ack_o~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|wishbone_ack_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|wishbone_ack_o .is_wysiwyg = "true";
defparam \wb32_avalon16|wishbone_ack_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N24
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux32~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux32~0_combout  = (\sdram_naked_master0|state.state_print~q  & (\wishbone_uart_lite0|state.StateOk~q )) # (!\sdram_naked_master0|state.state_print~q  & ((\sdram_naked_master0|state.state_print_wait~q  & 
// (\wishbone_uart_lite0|state.StateOk~q )) # (!\sdram_naked_master0|state.state_print_wait~q  & ((\wb32_avalon16|wishbone_ack_o~q )))))

	.dataa(\sdram_naked_master0|state.state_print~q ),
	.datab(\wishbone_uart_lite0|state.StateOk~q ),
	.datac(\sdram_naked_master0|state.state_print_wait~q ),
	.datad(\wb32_avalon16|wishbone_ack_o~q ),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux32~0 .lut_mask = 16'hCDC8;
defparam \wb_conmax_top0|m0|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N28
cyclone10lp_lcell_comb \sdram_naked_master0|state~22 (
// Equation(s):
// \sdram_naked_master0|state~22_combout  = (!\reset_n~0_combout  & ((\sdram_naked_master0|state.state_write~q ) # ((\sdram_naked_master0|state.state_write_wait~q  & !\wb_conmax_top0|m0|Mux32~0_combout ))))

	.dataa(\reset_n~0_combout ),
	.datab(\sdram_naked_master0|state.state_write~q ),
	.datac(\sdram_naked_master0|state.state_write_wait~q ),
	.datad(\wb_conmax_top0|m0|Mux32~0_combout ),
	.cin(gnd),
	.combout(\sdram_naked_master0|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|state~22 .lut_mask = 16'h4454;
defparam \sdram_naked_master0|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N29
dffeas \sdram_naked_master0|state.state_write_wait (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|state.state_write_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|state.state_write_wait .is_wysiwyg = "true";
defparam \sdram_naked_master0|state.state_write_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N18
cyclone10lp_lcell_comb \sdram_naked_master0|state~24 (
// Equation(s):
// \sdram_naked_master0|state~24_combout  = (!\reset_n~0_combout  & (\sdram_naked_master0|state.state_write_wait~q  & \wb32_avalon16|wishbone_ack_o~q ))

	.dataa(gnd),
	.datab(\reset_n~0_combout ),
	.datac(\sdram_naked_master0|state.state_write_wait~q ),
	.datad(\wb32_avalon16|wishbone_ack_o~q ),
	.cin(gnd),
	.combout(\sdram_naked_master0|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|state~24 .lut_mask = 16'h3000;
defparam \sdram_naked_master0|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N19
dffeas \sdram_naked_master0|state.state_read (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|state.state_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|state.state_read .is_wysiwyg = "true";
defparam \sdram_naked_master0|state.state_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N2
cyclone10lp_lcell_comb \sdram_naked_master0|state~23 (
// Equation(s):
// \sdram_naked_master0|state~23_combout  = (!\reset_n~0_combout  & ((\sdram_naked_master0|state.state_read~q ) # ((\sdram_naked_master0|state.state_read_wait~q  & !\wb_conmax_top0|m0|Mux32~0_combout ))))

	.dataa(\sdram_naked_master0|state.state_read~q ),
	.datab(\reset_n~0_combout ),
	.datac(\sdram_naked_master0|state.state_read_wait~q ),
	.datad(\wb_conmax_top0|m0|Mux32~0_combout ),
	.cin(gnd),
	.combout(\sdram_naked_master0|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|state~23 .lut_mask = 16'h2232;
defparam \sdram_naked_master0|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N3
dffeas \sdram_naked_master0|state.state_read_wait (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|state.state_read_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|state.state_read_wait .is_wysiwyg = "true";
defparam \sdram_naked_master0|state.state_read_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N0
cyclone10lp_lcell_comb \sdram_naked_master0|cnt[0]~0 (
// Equation(s):
// \sdram_naked_master0|cnt[0]~0_combout  = (!\reset_n~0_combout  & ((\sdram_naked_master0|state.state_read_wait~q  & ((\wb_conmax_top0|m0|Mux32~0_combout ))) # (!\sdram_naked_master0|state.state_read_wait~q  & (\sdram_naked_master0|state.state_print~q ))))

	.dataa(\sdram_naked_master0|state.state_read_wait~q ),
	.datab(\reset_n~0_combout ),
	.datac(\sdram_naked_master0|state.state_print~q ),
	.datad(\wb_conmax_top0|m0|Mux32~0_combout ),
	.cin(gnd),
	.combout(\sdram_naked_master0|cnt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|cnt[0]~0 .lut_mask = 16'h3210;
defparam \sdram_naked_master0|cnt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N28
cyclone10lp_lcell_comb \sdram_naked_master0|cnt[0]~1 (
// Equation(s):
// \sdram_naked_master0|cnt[0]~1_combout  = (\sdram_naked_master0|cnt [0] & ((!\sdram_naked_master0|cnt[0]~0_combout ))) # (!\sdram_naked_master0|cnt [0] & (\sdram_naked_master0|state.state_print~q  & \sdram_naked_master0|cnt[0]~0_combout ))

	.dataa(\sdram_naked_master0|state.state_print~q ),
	.datab(gnd),
	.datac(\sdram_naked_master0|cnt [0]),
	.datad(\sdram_naked_master0|cnt[0]~0_combout ),
	.cin(gnd),
	.combout(\sdram_naked_master0|cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|cnt[0]~1 .lut_mask = 16'h0AF0;
defparam \sdram_naked_master0|cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N29
dffeas \sdram_naked_master0|cnt[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|cnt[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|cnt[0] .is_wysiwyg = "true";
defparam \sdram_naked_master0|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N8
cyclone10lp_lcell_comb \sdram_naked_master0|Add0~0 (
// Equation(s):
// \sdram_naked_master0|Add0~0_combout  = \sdram_naked_master0|cnt [1] $ (\sdram_naked_master0|cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_naked_master0|cnt [1]),
	.datad(\sdram_naked_master0|cnt [0]),
	.cin(gnd),
	.combout(\sdram_naked_master0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|Add0~0 .lut_mask = 16'h0FF0;
defparam \sdram_naked_master0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N9
dffeas \sdram_naked_master0|cnt[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sdram_naked_master0|state.state_print~q ),
	.sload(gnd),
	.ena(\sdram_naked_master0|cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|cnt[1] .is_wysiwyg = "true";
defparam \sdram_naked_master0|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N10
cyclone10lp_lcell_comb \sdram_naked_master0|Add0~1 (
// Equation(s):
// \sdram_naked_master0|Add0~1_combout  = \sdram_naked_master0|cnt [2] $ (((\sdram_naked_master0|cnt [1] & \sdram_naked_master0|cnt [0])))

	.dataa(gnd),
	.datab(\sdram_naked_master0|cnt [1]),
	.datac(\sdram_naked_master0|cnt [2]),
	.datad(\sdram_naked_master0|cnt [0]),
	.cin(gnd),
	.combout(\sdram_naked_master0|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|Add0~1 .lut_mask = 16'h3CF0;
defparam \sdram_naked_master0|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N11
dffeas \sdram_naked_master0|cnt[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sdram_naked_master0|state.state_print~q ),
	.sload(gnd),
	.ena(\sdram_naked_master0|cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|cnt[2] .is_wysiwyg = "true";
defparam \sdram_naked_master0|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N26
cyclone10lp_lcell_comb \sdram_naked_master0|state~18 (
// Equation(s):
// \sdram_naked_master0|state~18_combout  = (\sdram_naked_master0|state.state_print_wait~q  & (((\sdram_naked_master0|cnt [1]) # (\sdram_naked_master0|cnt [0])) # (!\sdram_naked_master0|cnt [2])))

	.dataa(\sdram_naked_master0|cnt [2]),
	.datab(\sdram_naked_master0|state.state_print_wait~q ),
	.datac(\sdram_naked_master0|cnt [1]),
	.datad(\sdram_naked_master0|cnt [0]),
	.cin(gnd),
	.combout(\sdram_naked_master0|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|state~18 .lut_mask = 16'hCCC4;
defparam \sdram_naked_master0|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N12
cyclone10lp_lcell_comb \sdram_naked_master0|state~19 (
// Equation(s):
// \sdram_naked_master0|state~19_combout  = (!\reset_n~0_combout  & (\wb_conmax_top0|m0|Mux32~0_combout  & ((\sdram_naked_master0|state.state_read_wait~q ) # (\sdram_naked_master0|state~18_combout ))))

	.dataa(\sdram_naked_master0|state.state_read_wait~q ),
	.datab(\reset_n~0_combout ),
	.datac(\sdram_naked_master0|state~18_combout ),
	.datad(\wb_conmax_top0|m0|Mux32~0_combout ),
	.cin(gnd),
	.combout(\sdram_naked_master0|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|state~19 .lut_mask = 16'h3200;
defparam \sdram_naked_master0|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N22
cyclone10lp_lcell_comb \sdram_naked_master0|state.state_print~feeder (
// Equation(s):
// \sdram_naked_master0|state.state_print~feeder_combout  = \sdram_naked_master0|state~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_naked_master0|state~19_combout ),
	.cin(gnd),
	.combout(\sdram_naked_master0|state.state_print~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|state.state_print~feeder .lut_mask = 16'hFF00;
defparam \sdram_naked_master0|state.state_print~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N23
dffeas \sdram_naked_master0|state.state_print (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|state.state_print~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|state.state_print~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|state.state_print .is_wysiwyg = "true";
defparam \sdram_naked_master0|state.state_print .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N4
cyclone10lp_lcell_comb \sdram_naked_master0|state~20 (
// Equation(s):
// \sdram_naked_master0|state~20_combout  = (!\reset_n~0_combout  & ((\sdram_naked_master0|state.state_print~q ) # ((\sdram_naked_master0|state.state_print_wait~q  & !\wishbone_uart_lite0|state.StateOk~q ))))

	.dataa(\sdram_naked_master0|state.state_print~q ),
	.datab(\reset_n~0_combout ),
	.datac(\sdram_naked_master0|state.state_print_wait~q ),
	.datad(\wishbone_uart_lite0|state.StateOk~q ),
	.cin(gnd),
	.combout(\sdram_naked_master0|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|state~20 .lut_mask = 16'h2232;
defparam \sdram_naked_master0|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N5
dffeas \sdram_naked_master0|state.state_print_wait (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|state.state_print_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|state.state_print_wait .is_wysiwyg = "true";
defparam \sdram_naked_master0|state.state_print_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N14
cyclone10lp_lcell_comb \sdram_naked_master0|Selector0~0 (
// Equation(s):
// \sdram_naked_master0|Selector0~0_combout  = (\sdram_naked_master0|cnt [2] & (\wishbone_uart_lite0|state.StateOk~q  & (!\sdram_naked_master0|cnt [1] & !\sdram_naked_master0|cnt [0])))

	.dataa(\sdram_naked_master0|cnt [2]),
	.datab(\wishbone_uart_lite0|state.StateOk~q ),
	.datac(\sdram_naked_master0|cnt [1]),
	.datad(\sdram_naked_master0|cnt [0]),
	.cin(gnd),
	.combout(\sdram_naked_master0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|Selector0~0 .lut_mask = 16'h0008;
defparam \sdram_naked_master0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N4
cyclone10lp_lcell_comb \sdram_naked_master0|state~21 (
// Equation(s):
// \sdram_naked_master0|state~21_combout  = (!\reset_n~0_combout  & ((!\sdram_naked_master0|Selector0~0_combout ) # (!\sdram_naked_master0|state.state_print_wait~q )))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\reset_n~0_combout ),
	.datac(\sdram_naked_master0|Selector0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_naked_master0|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|state~21 .lut_mask = 16'h1313;
defparam \sdram_naked_master0|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N5
dffeas \sdram_naked_master0|state.state_idle (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|state.state_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|state.state_idle .is_wysiwyg = "true";
defparam \sdram_naked_master0|state.state_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N16
cyclone10lp_lcell_comb \sdram_naked_master0|Selector25~1 (
// Equation(s):
// \sdram_naked_master0|Selector25~1_combout  = (\sdram_naked_master0|wishbone_we_o~q ) # ((\sdram_naked_master0|state.state_idle~q  & (!\sdram_naked_master0|state.state_read_wait~q  & !\sdram_naked_master0|state.state_read~q )))

	.dataa(\sdram_naked_master0|state.state_idle~q ),
	.datab(\sdram_naked_master0|state.state_read_wait~q ),
	.datac(\sdram_naked_master0|wishbone_we_o~q ),
	.datad(\sdram_naked_master0|state.state_read~q ),
	.cin(gnd),
	.combout(\sdram_naked_master0|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|Selector25~1 .lut_mask = 16'hF0F2;
defparam \sdram_naked_master0|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N16
cyclone10lp_lcell_comb \sdram_naked_master0|Selector25~0 (
// Equation(s):
// \sdram_naked_master0|Selector25~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & !\sdram_naked_master0|state.state_write_wait~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_naked_master0|state.state_print_wait~q ),
	.datad(\sdram_naked_master0|state.state_write_wait~q ),
	.cin(gnd),
	.combout(\sdram_naked_master0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|Selector25~0 .lut_mask = 16'h000F;
defparam \sdram_naked_master0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N24
cyclone10lp_lcell_comb \sdram_naked_master0|Selector25~2 (
// Equation(s):
// \sdram_naked_master0|Selector25~2_combout  = (\sdram_naked_master0|Selector25~1_combout  & ((\sdram_naked_master0|Selector25~0_combout ) # ((!\wb_conmax_top0|m0|Mux32~0_combout  & \sdram_naked_master0|wishbone_we_o~q )))) # 
// (!\sdram_naked_master0|Selector25~1_combout  & (!\wb_conmax_top0|m0|Mux32~0_combout  & (\sdram_naked_master0|wishbone_we_o~q )))

	.dataa(\sdram_naked_master0|Selector25~1_combout ),
	.datab(\wb_conmax_top0|m0|Mux32~0_combout ),
	.datac(\sdram_naked_master0|wishbone_we_o~q ),
	.datad(\sdram_naked_master0|Selector25~0_combout ),
	.cin(gnd),
	.combout(\sdram_naked_master0|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|Selector25~2 .lut_mask = 16'hBA30;
defparam \sdram_naked_master0|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N25
dffeas \sdram_naked_master0|wishbone_we_o (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|Selector25~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_n~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|wishbone_we_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|wishbone_we_o .is_wysiwyg = "true";
defparam \sdram_naked_master0|wishbone_we_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N12
cyclone10lp_lcell_comb \wb32_avalon16|wishbone_we_r~0 (
// Equation(s):
// \wb32_avalon16|wishbone_we_r~0_combout  = (\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked  & (\rst_n~input_o  & (\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q  & \sdram_naked_master0|wishbone_we_o~q )))

	.dataa(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\rst_n~input_o ),
	.datac(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\sdram_naked_master0|wishbone_we_o~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|wishbone_we_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|wishbone_we_r~0 .lut_mask = 16'h8000;
defparam \wb32_avalon16|wishbone_we_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N13
dffeas \wb32_avalon16|wishbone_we_r (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb32_avalon16|wishbone_we_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\wb32_avalon16|wishbone_ack_o~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|wishbone_we_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|wishbone_we_r .is_wysiwyg = "true";
defparam \wb32_avalon16|wishbone_we_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N30
cyclone10lp_lcell_comb \wb32_avalon16|state~37 (
// Equation(s):
// \wb32_avalon16|state~37_combout  = (!\wb32_avalon16|wishbone_we_r~q  & \wb32_avalon16|state~28_combout )

	.dataa(\wb32_avalon16|wishbone_we_r~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|state~28_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|state~37_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~37 .lut_mask = 16'h5500;
defparam \wb32_avalon16|state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N31
dffeas \wb32_avalon16|state.state_read_wait_lo (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|state.state_read_wait_lo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|state.state_read_wait_lo .is_wysiwyg = "true";
defparam \wb32_avalon16|state.state_read_wait_lo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N0
cyclone10lp_lcell_comb \wb32_avalon16|state~35 (
// Equation(s):
// \wb32_avalon16|state~35_combout  = (!\reset_n~0_combout  & ((\wb32_avalon16|state.state_read_wait_lo~q ) # ((!\sdram0|new_sdram_controller_0|za_valid~q  & \wb32_avalon16|state.state_read_byte_lo~q ))))

	.dataa(\reset_n~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|za_valid~q ),
	.datac(\wb32_avalon16|state.state_read_byte_lo~q ),
	.datad(\wb32_avalon16|state.state_read_wait_lo~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|state~35_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~35 .lut_mask = 16'h5510;
defparam \wb32_avalon16|state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N1
dffeas \wb32_avalon16|state.state_read_byte_lo (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|state.state_read_byte_lo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|state.state_read_byte_lo .is_wysiwyg = "true";
defparam \wb32_avalon16|state.state_read_byte_lo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N6
cyclone10lp_lcell_comb \wb32_avalon16|state~38 (
// Equation(s):
// \wb32_avalon16|state~38_combout  = (\sdram0|new_sdram_controller_0|za_valid~q  & (!\reset_n~0_combout  & \wb32_avalon16|state.state_read_byte_lo~q ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|za_valid~q ),
	.datac(\reset_n~0_combout ),
	.datad(\wb32_avalon16|state.state_read_byte_lo~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|state~38_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~38 .lut_mask = 16'h0C00;
defparam \wb32_avalon16|state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N7
dffeas \wb32_avalon16|state.state_read_wait_hi (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|state~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|state.state_read_wait_hi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|state.state_read_wait_hi .is_wysiwyg = "true";
defparam \wb32_avalon16|state.state_read_wait_hi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N16
cyclone10lp_lcell_comb \wb32_avalon16|state~36 (
// Equation(s):
// \wb32_avalon16|state~36_combout  = (!\reset_n~0_combout  & ((\wb32_avalon16|state.state_read_wait_hi~q ) # ((!\sdram0|new_sdram_controller_0|za_valid~q  & \wb32_avalon16|state.state_read_byte_hi~q ))))

	.dataa(\reset_n~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|za_valid~q ),
	.datac(\wb32_avalon16|state.state_read_byte_hi~q ),
	.datad(\wb32_avalon16|state.state_read_wait_hi~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|state~36_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|state~36 .lut_mask = 16'h5510;
defparam \wb32_avalon16|state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N17
dffeas \wb32_avalon16|state.state_read_byte_hi (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|state.state_read_byte_hi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|state.state_read_byte_hi .is_wysiwyg = "true";
defparam \wb32_avalon16|state.state_read_byte_hi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N10
cyclone10lp_lcell_comb \wb32_avalon16|Selector56~0 (
// Equation(s):
// \wb32_avalon16|Selector56~0_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout  & (\wb32_avalon16|avalon_sdram_read_n_o~q  & ((\wb32_avalon16|state.state_read_byte_hi~q ) # 
// (\wb32_avalon16|state.state_read_byte_lo~q )))) # (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout  & ((\wb32_avalon16|state.state_read_byte_hi~q ) # ((\wb32_avalon16|state.state_read_byte_lo~q ))))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ),
	.datab(\wb32_avalon16|state.state_read_byte_hi~q ),
	.datac(\wb32_avalon16|avalon_sdram_read_n_o~q ),
	.datad(\wb32_avalon16|state.state_read_byte_lo~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Selector56~0 .lut_mask = 16'hF5C4;
defparam \wb32_avalon16|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N8
cyclone10lp_lcell_comb \wb32_avalon16|Selector56~1 (
// Equation(s):
// \wb32_avalon16|Selector56~1_combout  = (!\wb32_avalon16|state.state_read_wait_lo~q  & (\wb32_avalon16|avalon_sdram_read_n_o~q  & !\wb32_avalon16|state.state_read_wait_hi~q ))

	.dataa(\wb32_avalon16|state.state_read_wait_lo~q ),
	.datab(gnd),
	.datac(\wb32_avalon16|avalon_sdram_read_n_o~q ),
	.datad(\wb32_avalon16|state.state_read_wait_hi~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|Selector56~1_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Selector56~1 .lut_mask = 16'h0050;
defparam \wb32_avalon16|Selector56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N18
cyclone10lp_lcell_comb \wb32_avalon16|Selector56~2 (
// Equation(s):
// \wb32_avalon16|Selector56~2_combout  = (\wb32_avalon16|Selector56~0_combout ) # ((\wb32_avalon16|Selector56~1_combout ) # ((\sdram0|new_sdram_controller_0|za_valid~q  & \wb32_avalon16|state.state_read_byte_hi~q )))

	.dataa(\wb32_avalon16|Selector56~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|za_valid~q ),
	.datac(\wb32_avalon16|Selector56~1_combout ),
	.datad(\wb32_avalon16|state.state_read_byte_hi~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|Selector56~2_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Selector56~2 .lut_mask = 16'hFEFA;
defparam \wb32_avalon16|Selector56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N30
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_read_n_o~feeder (
// Equation(s):
// \wb32_avalon16|avalon_sdram_read_n_o~feeder_combout  = \wb32_avalon16|Selector56~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|Selector56~2_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_read_n_o~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_read_n_o~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|avalon_sdram_read_n_o~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N31
dffeas \wb32_avalon16|avalon_sdram_read_n_o (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_read_n_o~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset_n~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_read_n_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_read_n_o .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_read_n_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N6
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|comb~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|comb~0_combout  = (\wb32_avalon16|avalon_sdram_write_n_o~q  & (!\wb32_avalon16|avalon_sdram_read_n_o~q  & ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0]) # 
// (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1])))) # (!\wb32_avalon16|avalon_sdram_write_n_o~q  & ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0]) # 
// ((!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1]))))

	.dataa(\wb32_avalon16|avalon_sdram_write_n_o~q ),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0]),
	.datac(\wb32_avalon16|avalon_sdram_read_n_o~q ),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|comb~0 .lut_mask = 16'h4C5F;
defparam \sdram0|new_sdram_controller_0|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N0
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]~1_combout  = \sdram0|new_sdram_controller_0|comb~0_combout  $ (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0] $ 
// (((\sdram0|new_sdram_controller_0|f_pop~q  & !\sdram0|new_sdram_controller_0|pending~combout ))))

	.dataa(\sdram0|new_sdram_controller_0|comb~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|f_pop~q ),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0]),
	.datad(\sdram0|new_sdram_controller_0|pending~combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]~1 .lut_mask = 16'h5A96;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N1
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N14
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout  = (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0] & 
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1])

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0]),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0 .lut_mask = 16'h3300;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N18
cyclone10lp_lcell_comb \wb32_avalon16|Selector55~1 (
// Equation(s):
// \wb32_avalon16|Selector55~1_combout  = (\wb32_avalon16|state.state_write_wait_lo~q ) # (\wb32_avalon16|state.state_write_wait_hi~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb32_avalon16|state.state_write_wait_lo~q ),
	.datad(\wb32_avalon16|state.state_write_wait_hi~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Selector55~1 .lut_mask = 16'hFFF0;
defparam \wb32_avalon16|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N28
cyclone10lp_lcell_comb \wb32_avalon16|Selector55~0 (
// Equation(s):
// \wb32_avalon16|Selector55~0_combout  = (\wb32_avalon16|avalon_sdram_write_n_o~q  & (((!\wb32_avalon16|state.state_write_byte_lo~q  & !\wb32_avalon16|state.state_write_byte_hi~q )) # (!\wb32_avalon16|wishbone_sel_r [0])))

	.dataa(\wb32_avalon16|state.state_write_byte_lo~q ),
	.datab(\wb32_avalon16|state.state_write_byte_hi~q ),
	.datac(\wb32_avalon16|wishbone_sel_r [0]),
	.datad(\wb32_avalon16|avalon_sdram_write_n_o~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Selector55~0 .lut_mask = 16'h1F00;
defparam \wb32_avalon16|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N24
cyclone10lp_lcell_comb \wb32_avalon16|Selector55~2 (
// Equation(s):
// \wb32_avalon16|Selector55~2_combout  = (\wb32_avalon16|Selector55~0_combout ) # ((\wb32_avalon16|Selector55~1_combout  & ((\wb32_avalon16|avalon_sdram_write_n_o~q ) # 
// (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ),
	.datab(\wb32_avalon16|Selector55~1_combout ),
	.datac(\wb32_avalon16|avalon_sdram_write_n_o~q ),
	.datad(\wb32_avalon16|Selector55~0_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|Selector55~2_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Selector55~2 .lut_mask = 16'hFFC4;
defparam \wb32_avalon16|Selector55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N25
dffeas \wb32_avalon16|avalon_sdram_write_n_o (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|Selector55~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset_n~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_write_n_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_write_n_o .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_write_n_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N16
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address~q  & 
// (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout  & ((!\wb32_avalon16|avalon_sdram_read_n_o~q ) # (!\wb32_avalon16|avalon_sdram_write_n_o~q ))))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|wr_address~q ),
	.datab(\wb32_avalon16|avalon_sdram_write_n_o~q ),
	.datac(\wb32_avalon16|avalon_sdram_read_n_o~q ),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0 .lut_mask = 16'h002A;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N13
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb32_avalon16|avalon_sdram_write_n_o~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N28
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [40])) # (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [40])))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [40]),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [40]),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2 .lut_mask = 16'hAACC;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N14
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector34~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector34~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000000010~q  & (\sdram0|new_sdram_controller_0|Selector35~0_combout  & \sdram0|new_sdram_controller_0|active_rnw~q ))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|Selector35~0_combout ),
	.datad(\sdram0|new_sdram_controller_0|active_rnw~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector34~0 .lut_mask = 16'hA000;
defparam \sdram0|new_sdram_controller_0|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N15
dffeas \sdram0|new_sdram_controller_0|m_next.000001000 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|Selector34~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_next.000001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_next.000001000 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_next.000001000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N0
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector27~2 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector27~2_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2_combout  & ((\sdram0|new_sdram_controller_0|Selector27~1_combout ) # 
// ((\sdram0|new_sdram_controller_0|Selector27~0_combout  & \sdram0|new_sdram_controller_0|m_next.000001000~q )))) # (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2_combout  & 
// (\sdram0|new_sdram_controller_0|Selector27~0_combout  & (\sdram0|new_sdram_controller_0|m_next.000001000~q )))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[40]~2_combout ),
	.datab(\sdram0|new_sdram_controller_0|Selector27~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|m_next.000001000~q ),
	.datad(\sdram0|new_sdram_controller_0|Selector27~1_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector27~2 .lut_mask = 16'hEAC0;
defparam \sdram0|new_sdram_controller_0|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y28_N1
dffeas \sdram0|new_sdram_controller_0|m_state.000001000 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector27~2_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|Selector27~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_state.000001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_state.000001000 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_state.000001000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N20
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector38~7 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector38~7_combout  = (\sdram0|new_sdram_controller_0|m_next~18_combout  & (\sdram0|new_sdram_controller_0|m_state.000001000~q )) # (!\sdram0|new_sdram_controller_0|m_next~18_combout  & 
// (((\sdram0|new_sdram_controller_0|m_state.000010000~q  & \sdram0|new_sdram_controller_0|m_count [1]))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000001000~q ),
	.datab(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datac(\sdram0|new_sdram_controller_0|m_count [1]),
	.datad(\sdram0|new_sdram_controller_0|m_next~18_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector38~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector38~7 .lut_mask = 16'hAAC0;
defparam \sdram0|new_sdram_controller_0|Selector38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N10
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector38~5 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector38~5_combout  = (\sdram0|new_sdram_controller_0|m_state.010000000~q ) # ((\sdram0|new_sdram_controller_0|m_count [1] & ((\sdram0|new_sdram_controller_0|m_state.001000000~q ) # 
// (\sdram0|new_sdram_controller_0|m_state.000001000~q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.datab(\sdram0|new_sdram_controller_0|m_count [1]),
	.datac(\sdram0|new_sdram_controller_0|m_state.000001000~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.010000000~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector38~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector38~5 .lut_mask = 16'hFFC8;
defparam \sdram0|new_sdram_controller_0|Selector38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N12
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector38~4 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector38~4_combout  = (!\sdram0|new_sdram_controller_0|m_state.000000100~q  & !\sdram0|new_sdram_controller_0|m_state.000100000~q )

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|m_state.000000100~q ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000100000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector38~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector38~4 .lut_mask = 16'h0303;
defparam \sdram0|new_sdram_controller_0|Selector38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N14
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector38~9 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector38~9_combout  = (!\sdram0|new_sdram_controller_0|Selector38~4_combout  & ((\sdram0|new_sdram_controller_0|m_count [1] & ((\sdram0|new_sdram_controller_0|m_count [0]))) # (!\sdram0|new_sdram_controller_0|m_count [1] & 
// (\sdram0|new_sdram_controller_0|m_count [2] & !\sdram0|new_sdram_controller_0|m_count [0]))))

	.dataa(\sdram0|new_sdram_controller_0|Selector38~4_combout ),
	.datab(\sdram0|new_sdram_controller_0|m_count [1]),
	.datac(\sdram0|new_sdram_controller_0|m_count [2]),
	.datad(\sdram0|new_sdram_controller_0|m_count [0]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector38~9_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector38~9 .lut_mask = 16'h4410;
defparam \sdram0|new_sdram_controller_0|Selector38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N4
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector38~6 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector38~6_combout  = (\sdram0|new_sdram_controller_0|Selector38~5_combout ) # ((\sdram0|new_sdram_controller_0|Selector38~9_combout ) # ((\sdram0|new_sdram_controller_0|Selector38~3_combout  & 
// \sdram0|new_sdram_controller_0|m_count [1])))

	.dataa(\sdram0|new_sdram_controller_0|Selector38~5_combout ),
	.datab(\sdram0|new_sdram_controller_0|Selector38~3_combout ),
	.datac(\sdram0|new_sdram_controller_0|Selector38~9_combout ),
	.datad(\sdram0|new_sdram_controller_0|m_count [1]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector38~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector38~6 .lut_mask = 16'hFEFA;
defparam \sdram0|new_sdram_controller_0|Selector38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N0
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector38~8 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector38~8_combout  = (\sdram0|new_sdram_controller_0|Selector38~7_combout ) # ((\sdram0|new_sdram_controller_0|Selector38~6_combout ) # ((\sdram0|new_sdram_controller_0|m_count [1] & 
// \sdram0|new_sdram_controller_0|Selector38~2_combout )))

	.dataa(\sdram0|new_sdram_controller_0|Selector38~7_combout ),
	.datab(\sdram0|new_sdram_controller_0|Selector38~6_combout ),
	.datac(\sdram0|new_sdram_controller_0|m_count [1]),
	.datad(\sdram0|new_sdram_controller_0|Selector38~2_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector38~8_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector38~8 .lut_mask = 16'hFEEE;
defparam \sdram0|new_sdram_controller_0|Selector38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N1
dffeas \sdram0|new_sdram_controller_0|m_count[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector38~8_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_count[1] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N6
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector31~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector31~0_combout  = (!\sdram0|new_sdram_controller_0|m_count [1] & (!\sdram0|new_sdram_controller_0|m_count [2] & \sdram0|new_sdram_controller_0|m_state.000000100~q ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|m_count [1]),
	.datac(\sdram0|new_sdram_controller_0|m_count [2]),
	.datad(\sdram0|new_sdram_controller_0|m_state.000000100~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector31~0 .lut_mask = 16'h0300;
defparam \sdram0|new_sdram_controller_0|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector24~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector24~0_combout  = ((!\sdram0|new_sdram_controller_0|refresh_request~q  & (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0] & 
// !\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1]))) # (!\sdram0|new_sdram_controller_0|init_done~q )

	.dataa(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0]),
	.datac(\sdram0|new_sdram_controller_0|init_done~q ),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector24~0 .lut_mask = 16'h0F1F;
defparam \sdram0|new_sdram_controller_0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N10
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector94~4 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector94~4_combout  = (!\sdram0|new_sdram_controller_0|m_state.000100000~q  & (!\sdram0|new_sdram_controller_0|m_state.000000100~q  & !\sdram0|new_sdram_controller_0|m_state.100000000~q ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|m_state.000100000~q ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000000100~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.100000000~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector94~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector94~4 .lut_mask = 16'h0003;
defparam \sdram0|new_sdram_controller_0|Selector94~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N30
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector33~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector33~1_combout  = (\sdram0|new_sdram_controller_0|m_state.001000000~q ) # (((!\sdram0|new_sdram_controller_0|m_state.000000001~q  & !\sdram0|new_sdram_controller_0|refresh_request~q )) # 
// (!\sdram0|new_sdram_controller_0|Selector94~4_combout ))

	.dataa(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.datab(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.datac(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datad(\sdram0|new_sdram_controller_0|Selector94~4_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector33~1 .lut_mask = 16'hABFF;
defparam \sdram0|new_sdram_controller_0|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N22
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector33~2 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector33~2_combout  = (\sdram0|new_sdram_controller_0|init_done~q  & (((\sdram0|new_sdram_controller_0|Selector33~1_combout  & !\sdram0|new_sdram_controller_0|m_next.000000001~q )))) # 
// (!\sdram0|new_sdram_controller_0|init_done~q  & (((\sdram0|new_sdram_controller_0|Selector33~1_combout  & !\sdram0|new_sdram_controller_0|m_next.000000001~q )) # (!\sdram0|new_sdram_controller_0|m_state.000000001~q )))

	.dataa(\sdram0|new_sdram_controller_0|init_done~q ),
	.datab(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.datac(\sdram0|new_sdram_controller_0|Selector33~1_combout ),
	.datad(\sdram0|new_sdram_controller_0|m_next.000000001~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector33~2 .lut_mask = 16'h11F1;
defparam \sdram0|new_sdram_controller_0|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N28
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector33~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector33~0_combout  = (!\sdram0|new_sdram_controller_0|WideOr9~1_combout  & (((!\sdram0|new_sdram_controller_0|pending~combout  & \sdram0|new_sdram_controller_0|refresh_request~q )) # 
// (!\sdram0|new_sdram_controller_0|m_next.000000001~q )))

	.dataa(\sdram0|new_sdram_controller_0|m_next.000000001~q ),
	.datab(\sdram0|new_sdram_controller_0|pending~combout ),
	.datac(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datad(\sdram0|new_sdram_controller_0|WideOr9~1_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector33~0 .lut_mask = 16'h0075;
defparam \sdram0|new_sdram_controller_0|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N10
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector33~3 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector33~3_combout  = (\sdram0|new_sdram_controller_0|Selector35~0_combout  & (!\sdram0|new_sdram_controller_0|Selector33~2_combout  & !\sdram0|new_sdram_controller_0|Selector33~0_combout ))

	.dataa(\sdram0|new_sdram_controller_0|Selector35~0_combout ),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|Selector33~2_combout ),
	.datad(\sdram0|new_sdram_controller_0|Selector33~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector33~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector33~3 .lut_mask = 16'h000A;
defparam \sdram0|new_sdram_controller_0|Selector33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N11
dffeas \sdram0|new_sdram_controller_0|m_next.000000001 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector33~3_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_next.000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_next.000000001 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_next.000000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N2
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector24~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector24~1_combout  = (\sdram0|new_sdram_controller_0|Selector31~0_combout  & (\sdram0|new_sdram_controller_0|m_next.000000001~q  & ((\sdram0|new_sdram_controller_0|m_state.000000001~q ) # 
// (!\sdram0|new_sdram_controller_0|Selector24~0_combout )))) # (!\sdram0|new_sdram_controller_0|Selector31~0_combout  & (((\sdram0|new_sdram_controller_0|m_state.000000001~q )) # (!\sdram0|new_sdram_controller_0|Selector24~0_combout )))

	.dataa(\sdram0|new_sdram_controller_0|Selector31~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|Selector24~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.datad(\sdram0|new_sdram_controller_0|m_next.000000001~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector24~1 .lut_mask = 16'hF351;
defparam \sdram0|new_sdram_controller_0|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N3
dffeas \sdram0|new_sdram_controller_0|m_state.000000001 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_state.000000001 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_state.000000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N12
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector23~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector23~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000000001~q  & ((\sdram0|new_sdram_controller_0|m_state.010000000~q ) # ((\sdram0|new_sdram_controller_0|ack_refresh_request~q )))) # 
// (!\sdram0|new_sdram_controller_0|m_state.000000001~q  & (((\sdram0|new_sdram_controller_0|ack_refresh_request~q  & !\sdram0|new_sdram_controller_0|init_done~q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.datab(\sdram0|new_sdram_controller_0|m_state.010000000~q ),
	.datac(\sdram0|new_sdram_controller_0|ack_refresh_request~q ),
	.datad(\sdram0|new_sdram_controller_0|init_done~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector23~0 .lut_mask = 16'hA8F8;
defparam \sdram0|new_sdram_controller_0|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N13
dffeas \sdram0|new_sdram_controller_0|ack_refresh_request (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|ack_refresh_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|ack_refresh_request .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|ack_refresh_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N26
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|refresh_request~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|refresh_request~0_combout  = (!\sdram0|new_sdram_controller_0|ack_refresh_request~q  & (\sdram0|new_sdram_controller_0|init_done~q  & ((\sdram0|new_sdram_controller_0|refresh_request~q ) # 
// (\sdram0|new_sdram_controller_0|Equal0~3_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|ack_refresh_request~q ),
	.datab(\sdram0|new_sdram_controller_0|init_done~q ),
	.datac(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datad(\sdram0|new_sdram_controller_0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|refresh_request~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_request~0 .lut_mask = 16'h4440;
defparam \sdram0|new_sdram_controller_0|refresh_request~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N27
dffeas \sdram0|new_sdram_controller_0|refresh_request (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|refresh_request~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|refresh_request .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|refresh_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N4
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector25~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector25~1_combout  = (!\sdram0|new_sdram_controller_0|refresh_request~q  & (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout  & 
// (\sdram0|new_sdram_controller_0|init_done~q  & !\sdram0|new_sdram_controller_0|m_state.000000001~q )))

	.dataa(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|init_done~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector25~1 .lut_mask = 16'h0040;
defparam \sdram0|new_sdram_controller_0|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N5
dffeas \sdram0|new_sdram_controller_0|m_state.000000010 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_state.000000010 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_state.000000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N8
cyclone10lp_lcell_comb \sdram_naked_master0|Selector13~0 (
// Equation(s):
// \sdram_naked_master0|Selector13~0_combout  = (\sdram_naked_master0|state.state_write~q ) # ((!\sdram_naked_master0|state.state_print~q  & \sdram_naked_master0|wishbone_data_o [12]))

	.dataa(gnd),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(\sdram_naked_master0|wishbone_data_o [12]),
	.datad(\sdram_naked_master0|state.state_write~q ),
	.cin(gnd),
	.combout(\sdram_naked_master0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|Selector13~0 .lut_mask = 16'hFF30;
defparam \sdram_naked_master0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N9
dffeas \sdram_naked_master0|wishbone_data_o[12] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|wishbone_data_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|wishbone_data_o[12] .is_wysiwyg = "true";
defparam \sdram_naked_master0|wishbone_data_o[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N20
cyclone10lp_lcell_comb \wb32_avalon16|wishbone_data_r~0 (
// Equation(s):
// \wb32_avalon16|wishbone_data_r~0_combout  = (\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked  & (\rst_n~input_o  & (\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q  & \sdram_naked_master0|wishbone_data_o [12])))

	.dataa(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\rst_n~input_o ),
	.datac(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\sdram_naked_master0|wishbone_data_o [12]),
	.cin(gnd),
	.combout(\wb32_avalon16|wishbone_data_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r~0 .lut_mask = 16'h8000;
defparam \wb32_avalon16|wishbone_data_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N21
dffeas \wb32_avalon16|wishbone_data_r[12] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb32_avalon16|wishbone_data_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\wb32_avalon16|wishbone_ack_o~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|wishbone_data_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r[12] .is_wysiwyg = "true";
defparam \wb32_avalon16|wishbone_data_r[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y29_N1
cyclone10lp_io_ibuf \sdr_dq_io[0]~input (
	.i(sdr_dq_io[0]),
	.ibar(gnd),
	.o(\sdr_dq_io[0]~input_o ));
// synopsys translate_off
defparam \sdr_dq_io[0]~input .bus_hold = "false";
defparam \sdr_dq_io[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y29_N3
dffeas \sdram0|new_sdram_controller_0|za_data[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdr_dq_io[0]~input_o ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|za_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_data[0] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|za_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N6
cyclone10lp_lcell_comb \wb32_avalon16|rdata[0]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[0]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [0]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[0]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N18
cyclone10lp_lcell_comb \wb32_avalon16|rdata[0]~0 (
// Equation(s):
// \wb32_avalon16|rdata[0]~0_combout  = (\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q  & (\wb32_avalon16|state.state_read_byte_lo~q  & (\rst_n~input_o  & \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked )))

	.dataa(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\wb32_avalon16|state.state_read_byte_lo~q ),
	.datac(\rst_n~input_o ),
	.datad(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[0]~0 .lut_mask = 16'h8000;
defparam \wb32_avalon16|rdata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N7
dffeas \wb32_avalon16|rdata[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[0] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N28
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux31~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux31~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [0]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [0]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux31~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N15
cyclone10lp_io_ibuf \sdr_dq_io[8]~input (
	.i(sdr_dq_io[8]),
	.ibar(gnd),
	.o(\sdr_dq_io[8]~input_o ));
// synopsys translate_off
defparam \sdr_dq_io[8]~input .bus_hold = "false";
defparam \sdr_dq_io[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y29_N17
dffeas \sdram0|new_sdram_controller_0|za_data[8] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdr_dq_io[8]~input_o ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|za_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_data[8] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|za_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N16
cyclone10lp_lcell_comb \wb32_avalon16|rdata[8]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[8]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|za_data [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[8]~feeder .lut_mask = 16'hF0F0;
defparam \wb32_avalon16|rdata[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N17
dffeas \wb32_avalon16|rdata[8] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[8] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N14
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux23~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux23~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [8]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [8]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux23~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N16
cyclone10lp_lcell_comb \wb32_avalon16|rdata[16]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[16]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|za_data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[16]~feeder .lut_mask = 16'hF0F0;
defparam \wb32_avalon16|rdata[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N14
cyclone10lp_lcell_comb \wb32_avalon16|rdata[16]~1 (
// Equation(s):
// \wb32_avalon16|rdata[16]~1_combout  = (\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q  & (\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked  & (\rst_n~input_o  & \wb32_avalon16|state.state_read_byte_hi~q )))

	.dataa(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\rst_n~input_o ),
	.datad(\wb32_avalon16|state.state_read_byte_hi~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[16]~1 .lut_mask = 16'h8000;
defparam \wb32_avalon16|rdata[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N17
dffeas \wb32_avalon16|rdata[16] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[16] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N18
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux15~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux15~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [16]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [16]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux15~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N16
cyclone10lp_lcell_comb \wb32_avalon16|rdata[24]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[24]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [8]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[24]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N17
dffeas \wb32_avalon16|rdata[24] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[24] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N4
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux7~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux7~0_combout  = (!\sdram_naked_master0|state.state_print~q  & (!\sdram_naked_master0|state.state_print_wait~q  & \wb32_avalon16|rdata [24]))

	.dataa(gnd),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(\sdram_naked_master0|state.state_print_wait~q ),
	.datad(\wb32_avalon16|rdata [24]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux7~0 .lut_mask = 16'h0300;
defparam \wb_conmax_top0|m0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N5
dffeas \sdram_naked_master0|rdata[24] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sdram_naked_master0|state.state_print_wait~q ),
	.sload(gnd),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[24] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N19
dffeas \sdram_naked_master0|rdata[16] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux15~0_combout ),
	.asdata(\sdram_naked_master0|rdata [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[16] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N15
dffeas \sdram_naked_master0|rdata[8] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux23~0_combout ),
	.asdata(\sdram_naked_master0|rdata [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[8] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N29
dffeas \sdram_naked_master0|rdata[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux31~0_combout ),
	.asdata(\sdram_naked_master0|rdata [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[0] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N0
cyclone10lp_lcell_comb \sdram_naked_master0|Selector22~0 (
// Equation(s):
// \sdram_naked_master0|Selector22~0_combout  = (\sdram_naked_master0|rdata [0]) # (!\sdram_naked_master0|state.state_print~q )

	.dataa(\sdram_naked_master0|rdata [0]),
	.datab(gnd),
	.datac(\sdram_naked_master0|state.state_print~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_naked_master0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|Selector22~0 .lut_mask = 16'hAFAF;
defparam \sdram_naked_master0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N30
cyclone10lp_lcell_comb \sdram_naked_master0|wishbone_data_o[0]~0 (
// Equation(s):
// \sdram_naked_master0|wishbone_data_o[0]~0_combout  = (!\reset_n~0_combout  & ((\sdram_naked_master0|state.state_print~q ) # (\sdram_naked_master0|state.state_write~q )))

	.dataa(gnd),
	.datab(\reset_n~0_combout ),
	.datac(\sdram_naked_master0|state.state_print~q ),
	.datad(\sdram_naked_master0|state.state_write~q ),
	.cin(gnd),
	.combout(\sdram_naked_master0|wishbone_data_o[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|wishbone_data_o[0]~0 .lut_mask = 16'h3330;
defparam \sdram_naked_master0|wishbone_data_o[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N1
dffeas \sdram_naked_master0|wishbone_data_o[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_naked_master0|wishbone_data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|wishbone_data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|wishbone_data_o[0] .is_wysiwyg = "true";
defparam \sdram_naked_master0|wishbone_data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N6
cyclone10lp_lcell_comb \wb32_avalon16|wishbone_data_r~1 (
// Equation(s):
// \wb32_avalon16|wishbone_data_r~1_combout  = (\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked  & (\rst_n~input_o  & (\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q  & \sdram_naked_master0|wishbone_data_o [0])))

	.dataa(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\rst_n~input_o ),
	.datac(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\sdram_naked_master0|wishbone_data_o [0]),
	.cin(gnd),
	.combout(\wb32_avalon16|wishbone_data_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r~1 .lut_mask = 16'h8000;
defparam \wb32_avalon16|wishbone_data_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N7
dffeas \wb32_avalon16|wishbone_data_r[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb32_avalon16|wishbone_data_r~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\wb32_avalon16|wishbone_ack_o~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|wishbone_data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r[0] .is_wysiwyg = "true";
defparam \wb32_avalon16|wishbone_data_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N20
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_writedata_o~2 (
// Equation(s):
// \wb32_avalon16|avalon_sdram_writedata_o~2_combout  = (\wb32_avalon16|state.state_write_wait_lo~q  & (\wb32_avalon16|wishbone_data_r [12])) # (!\wb32_avalon16|state.state_write_wait_lo~q  & ((\wb32_avalon16|wishbone_data_r [0])))

	.dataa(\wb32_avalon16|wishbone_data_r [12]),
	.datab(gnd),
	.datac(\wb32_avalon16|state.state_write_wait_lo~q ),
	.datad(\wb32_avalon16|wishbone_data_r [0]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_writedata_o~2_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o~2 .lut_mask = 16'hAFA0;
defparam \wb32_avalon16|avalon_sdram_writedata_o~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N28
cyclone10lp_lcell_comb \wb32_avalon16|Selector32~3 (
// Equation(s):
// \wb32_avalon16|Selector32~3_combout  = (!\wb32_avalon16|Selector8~0_combout  & (((\wb32_avalon16|state.state_idle~q ) # (!\wb32_avalon16|state~26_combout )) # (!\wb32_avalon16|wishbone_we_r~q )))

	.dataa(\wb32_avalon16|wishbone_we_r~q ),
	.datab(\wb32_avalon16|state.state_idle~q ),
	.datac(\wb32_avalon16|Selector8~0_combout ),
	.datad(\wb32_avalon16|state~26_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|Selector32~3_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Selector32~3 .lut_mask = 16'h0D0F;
defparam \wb32_avalon16|Selector32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N8
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_writedata_o[4]~12 (
// Equation(s):
// \wb32_avalon16|avalon_sdram_writedata_o[4]~12_combout  = (((!\wb32_avalon16|Selector32~3_combout ) # (!\rst_n~input_o )) # (!\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked )) # 
// (!\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\rst_n~input_o ),
	.datad(\wb32_avalon16|Selector32~3_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_writedata_o[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o[4]~12 .lut_mask = 16'h7FFF;
defparam \wb32_avalon16|avalon_sdram_writedata_o[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N21
dffeas \wb32_avalon16|avalon_sdram_writedata_o[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_writedata_o~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_n~0_combout ),
	.sload(gnd),
	.ena(\wb32_avalon16|avalon_sdram_writedata_o[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_writedata_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o[0] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_writedata_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N10
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder_combout  = \wb32_avalon16|avalon_sdram_writedata_o [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|avalon_sdram_writedata_o [0]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N11
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N14
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder_combout  = \wb32_avalon16|avalon_sdram_writedata_o [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|avalon_sdram_writedata_o [0]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N15
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N24
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[0]~3 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[0]~3_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [0])) # (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [0])))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [0]),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [0]),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[0]~3 .lut_mask = 16'hAAF0;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N25
dffeas \sdram0|new_sdram_controller_0|active_data[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|active_rnw~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|active_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_data[0] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|active_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N17
dffeas \sdram0|new_sdram_controller_0|m_data[0]~_Duplicate_1 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector112~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N10
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector112~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector112~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000000010~q  & (\sdram0|new_sdram_controller_0|active_data [0])) # (!\sdram0|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram0|new_sdram_controller_0|m_state.000010000~q  & (\sdram0|new_sdram_controller_0|active_data [0])) # (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & ((\sdram0|new_sdram_controller_0|m_data[0]~_Duplicate_1_q )))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram0|new_sdram_controller_0|active_data [0]),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|m_data[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector112~0 .lut_mask = 16'hCDC8;
defparam \sdram0|new_sdram_controller_0|Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N16
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector112~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector112~1_combout  = (\sdram0|new_sdram_controller_0|m_state.000010000~q  & ((\sdram0|new_sdram_controller_0|f_select~combout  & 
// ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[0]~3_combout ))) # (!\sdram0|new_sdram_controller_0|f_select~combout  & (\sdram0|new_sdram_controller_0|Selector112~0_combout )))) # 
// (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & (\sdram0|new_sdram_controller_0|Selector112~0_combout ))

	.dataa(\sdram0|new_sdram_controller_0|Selector112~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[0]~3_combout ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|f_select~combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector112~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector112~1 .lut_mask = 16'hCAAA;
defparam \sdram0|new_sdram_controller_0|Selector112~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X9_Y29_N4
dffeas \sdram0|new_sdram_controller_0|m_data[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector112~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[0] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X9_Y29_N5
dffeas \sdram0|new_sdram_controller_0|oe (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram0|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|oe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|oe .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|oe .power_up = "high";
// synopsys translate_on

// Location: IOIBUF_X5_Y29_N1
cyclone10lp_io_ibuf \sdr_dq_io[1]~input (
	.i(sdr_dq_io[1]),
	.ibar(gnd),
	.o(\sdr_dq_io[1]~input_o ));
// synopsys translate_off
defparam \sdr_dq_io[1]~input .bus_hold = "false";
defparam \sdr_dq_io[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X5_Y29_N3
dffeas \sdram0|new_sdram_controller_0|za_data[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdr_dq_io[1]~input_o ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|za_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_data[1] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|za_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N12
cyclone10lp_lcell_comb \wb32_avalon16|rdata[1]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[1]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [1]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[1]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y28_N13
dffeas \wb32_avalon16|rdata[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[1] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N28
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux30~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux30~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [1]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [1]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux30~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N22
cyclone10lp_io_ibuf \sdr_dq_io[9]~input (
	.i(sdr_dq_io[9]),
	.ibar(gnd),
	.o(\sdr_dq_io[9]~input_o ));
// synopsys translate_off
defparam \sdr_dq_io[9]~input .bus_hold = "false";
defparam \sdr_dq_io[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y29_N24
dffeas \sdram0|new_sdram_controller_0|za_data[9] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdr_dq_io[9]~input_o ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|za_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_data[9] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|za_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N10
cyclone10lp_lcell_comb \wb32_avalon16|rdata[9]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[9]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [9]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[9]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y28_N11
dffeas \wb32_avalon16|rdata[9] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[9] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N14
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux22~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux22~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [9]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [9]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux22~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N2
cyclone10lp_lcell_comb \wb32_avalon16|rdata[17]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[17]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [1]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[17]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N3
dffeas \wb32_avalon16|rdata[17] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[17] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N22
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux14~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux14~0_combout  = (\wb32_avalon16|rdata [17] & (!\sdram_naked_master0|state.state_print~q  & !\sdram_naked_master0|state.state_print_wait~q ))

	.dataa(\wb32_avalon16|rdata [17]),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\sdram_naked_master0|state.state_print_wait~q ),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux14~0 .lut_mask = 16'h0022;
defparam \wb_conmax_top0|m0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N6
cyclone10lp_lcell_comb \wb32_avalon16|rdata[25]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[25]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [9]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[25]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N7
dffeas \wb32_avalon16|rdata[25] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[25] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N10
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux6~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux6~0_combout  = (!\sdram_naked_master0|state.state_print~q  & (!\sdram_naked_master0|state.state_print_wait~q  & \wb32_avalon16|rdata [25]))

	.dataa(gnd),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(\sdram_naked_master0|state.state_print_wait~q ),
	.datad(\wb32_avalon16|rdata [25]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux6~0 .lut_mask = 16'h0300;
defparam \wb_conmax_top0|m0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N11
dffeas \sdram_naked_master0|rdata[25] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sdram_naked_master0|state.state_print_wait~q ),
	.sload(gnd),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[25] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y28_N23
dffeas \sdram_naked_master0|rdata[17] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux14~0_combout ),
	.asdata(\sdram_naked_master0|rdata [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[17] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y28_N15
dffeas \sdram_naked_master0|rdata[9] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux22~0_combout ),
	.asdata(\sdram_naked_master0|rdata [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[9] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y28_N29
dffeas \sdram_naked_master0|rdata[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux30~0_combout ),
	.asdata(\sdram_naked_master0|rdata [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[1] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N12
cyclone10lp_lcell_comb \sdram_naked_master0|Selector21~0 (
// Equation(s):
// \sdram_naked_master0|Selector21~0_combout  = (\sdram_naked_master0|rdata [1]) # (!\sdram_naked_master0|state.state_print~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_naked_master0|state.state_print~q ),
	.datad(\sdram_naked_master0|rdata [1]),
	.cin(gnd),
	.combout(\sdram_naked_master0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|Selector21~0 .lut_mask = 16'hFF0F;
defparam \sdram_naked_master0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N13
dffeas \sdram_naked_master0|wishbone_data_o[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_naked_master0|wishbone_data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|wishbone_data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|wishbone_data_o[1] .is_wysiwyg = "true";
defparam \sdram_naked_master0|wishbone_data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N0
cyclone10lp_lcell_comb \wb32_avalon16|wishbone_data_r~2 (
// Equation(s):
// \wb32_avalon16|wishbone_data_r~2_combout  = (\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked  & (\rst_n~input_o  & (\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q  & \sdram_naked_master0|wishbone_data_o [1])))

	.dataa(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\rst_n~input_o ),
	.datac(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\sdram_naked_master0|wishbone_data_o [1]),
	.cin(gnd),
	.combout(\wb32_avalon16|wishbone_data_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r~2 .lut_mask = 16'h8000;
defparam \wb32_avalon16|wishbone_data_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N1
dffeas \wb32_avalon16|wishbone_data_r[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb32_avalon16|wishbone_data_r~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\wb32_avalon16|wishbone_ack_o~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|wishbone_data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r[1] .is_wysiwyg = "true";
defparam \wb32_avalon16|wishbone_data_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N10
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_writedata_o~3 (
// Equation(s):
// \wb32_avalon16|avalon_sdram_writedata_o~3_combout  = (!\wb32_avalon16|state.state_write_wait_lo~q  & (\wb32_avalon16|wishbone_data_r [1] & !\reset_n~0_combout ))

	.dataa(\wb32_avalon16|state.state_write_wait_lo~q ),
	.datab(\wb32_avalon16|wishbone_data_r [1]),
	.datac(\reset_n~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_writedata_o~3_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o~3 .lut_mask = 16'h0404;
defparam \wb32_avalon16|avalon_sdram_writedata_o~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N11
dffeas \wb32_avalon16|avalon_sdram_writedata_o[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_writedata_o~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|avalon_sdram_writedata_o[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_writedata_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o[1] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_writedata_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N16
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[1]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[1]~feeder_combout  = \wb32_avalon16|avalon_sdram_writedata_o [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|avalon_sdram_writedata_o [1]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[1]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N17
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[1] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N6
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder_combout  = \wb32_avalon16|avalon_sdram_writedata_o [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|avalon_sdram_writedata_o [1]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N7
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N26
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[1]~4 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[1]~4_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [1]))) # (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [1]))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [1]),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [1]),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[1]~4 .lut_mask = 16'hF0CC;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N27
dffeas \sdram0|new_sdram_controller_0|m_data[1]~_Duplicate_1 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector111~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N20
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|active_data[1]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|active_data[1]~feeder_combout  = \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|active_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_data[1]~feeder .lut_mask = 16'hF0F0;
defparam \sdram0|new_sdram_controller_0|active_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N21
dffeas \sdram0|new_sdram_controller_0|active_data[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|active_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|active_rnw~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|active_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_data[1] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|active_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N24
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector111~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector111~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000010000~q  & (((\sdram0|new_sdram_controller_0|active_data [1])))) # (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & 
// ((\sdram0|new_sdram_controller_0|m_state.000000010~q  & ((\sdram0|new_sdram_controller_0|active_data [1]))) # (!\sdram0|new_sdram_controller_0|m_state.000000010~q  & (\sdram0|new_sdram_controller_0|m_data[1]~_Duplicate_1_q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_data[1]~_Duplicate_1_q ),
	.datab(\sdram0|new_sdram_controller_0|active_data [1]),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector111~0 .lut_mask = 16'hCCCA;
defparam \sdram0|new_sdram_controller_0|Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N26
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector111~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector111~1_combout  = (\sdram0|new_sdram_controller_0|m_state.000010000~q  & ((\sdram0|new_sdram_controller_0|f_select~combout  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[1]~4_combout )) # (!\sdram0|new_sdram_controller_0|f_select~combout  & ((\sdram0|new_sdram_controller_0|Selector111~0_combout ))))) # 
// (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & (((\sdram0|new_sdram_controller_0|Selector111~0_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[1]~4_combout ),
	.datab(\sdram0|new_sdram_controller_0|Selector111~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|f_select~combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector111~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector111~1 .lut_mask = 16'hACCC;
defparam \sdram0|new_sdram_controller_0|Selector111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X5_Y29_N4
dffeas \sdram0|new_sdram_controller_0|m_data[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector111~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[1] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X5_Y29_N5
dffeas \sdram0|new_sdram_controller_0|oe~_Duplicate_1 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram0|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|oe~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_1 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N24
cyclone10lp_lcell_comb \sdram_naked_master0|Selector20~0 (
// Equation(s):
// \sdram_naked_master0|Selector20~0_combout  = (\sdram_naked_master0|wishbone_data_o [2] & !\sdram_naked_master0|state.state_write~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_naked_master0|wishbone_data_o [2]),
	.datad(\sdram_naked_master0|state.state_write~q ),
	.cin(gnd),
	.combout(\sdram_naked_master0|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|Selector20~0 .lut_mask = 16'h00F0;
defparam \sdram_naked_master0|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N8
cyclone10lp_io_ibuf \sdr_dq_io[2]~input (
	.i(sdr_dq_io[2]),
	.ibar(gnd),
	.o(\sdr_dq_io[2]~input_o ));
// synopsys translate_off
defparam \sdr_dq_io[2]~input .bus_hold = "false";
defparam \sdr_dq_io[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y29_N10
dffeas \sdram0|new_sdram_controller_0|za_data[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdr_dq_io[2]~input_o ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|za_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_data[2] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|za_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N24
cyclone10lp_lcell_comb \wb32_avalon16|rdata[2]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[2]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|za_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[2]~feeder .lut_mask = 16'hF0F0;
defparam \wb32_avalon16|rdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y28_N25
dffeas \wb32_avalon16|rdata[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[2] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N20
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux29~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux29~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [2]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [2]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux29~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N8
cyclone10lp_io_ibuf \sdr_dq_io[10]~input (
	.i(sdr_dq_io[10]),
	.ibar(gnd),
	.o(\sdr_dq_io[10]~input_o ));
// synopsys translate_off
defparam \sdr_dq_io[10]~input .bus_hold = "false";
defparam \sdr_dq_io[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y29_N10
dffeas \sdram0|new_sdram_controller_0|za_data[10] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdr_dq_io[10]~input_o ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|za_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_data[10] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|za_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N18
cyclone10lp_lcell_comb \wb32_avalon16|rdata[10]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[10]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [10]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[10]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y28_N19
dffeas \wb32_avalon16|rdata[10] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[10] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N4
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux21~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux21~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [10]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [10]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux21~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N0
cyclone10lp_lcell_comb \wb32_avalon16|rdata[18]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[18]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [2]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[18]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N1
dffeas \wb32_avalon16|rdata[18] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[18] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N26
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux13~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux13~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (\wb32_avalon16|rdata [18] & !\sdram_naked_master0|state.state_print~q ))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\wb32_avalon16|rdata [18]),
	.datac(gnd),
	.datad(\sdram_naked_master0|state.state_print~q ),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux13~0 .lut_mask = 16'h0044;
defparam \wb_conmax_top0|m0|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N24
cyclone10lp_lcell_comb \wb32_avalon16|rdata[26]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[26]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|za_data [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[26]~feeder .lut_mask = 16'hF0F0;
defparam \wb32_avalon16|rdata[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N25
dffeas \wb32_avalon16|rdata[26] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[26] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N0
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux5~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux5~0_combout  = (!\sdram_naked_master0|state.state_print~q  & (!\sdram_naked_master0|state.state_print_wait~q  & \wb32_avalon16|rdata [26]))

	.dataa(gnd),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(\sdram_naked_master0|state.state_print_wait~q ),
	.datad(\wb32_avalon16|rdata [26]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux5~0 .lut_mask = 16'h0300;
defparam \wb_conmax_top0|m0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N1
dffeas \sdram_naked_master0|rdata[26] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sdram_naked_master0|state.state_print_wait~q ),
	.sload(gnd),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[26] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y28_N27
dffeas \sdram_naked_master0|rdata[18] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux13~0_combout ),
	.asdata(\sdram_naked_master0|rdata [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[18] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y28_N5
dffeas \sdram_naked_master0|rdata[10] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux21~0_combout ),
	.asdata(\sdram_naked_master0|rdata [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[10] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y28_N21
dffeas \sdram_naked_master0|rdata[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux29~0_combout ),
	.asdata(\sdram_naked_master0|rdata [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[2] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N25
dffeas \sdram_naked_master0|wishbone_data_o[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|Selector20~0_combout ),
	.asdata(\sdram_naked_master0|rdata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print~q ),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|wishbone_data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|wishbone_data_o[2] .is_wysiwyg = "true";
defparam \sdram_naked_master0|wishbone_data_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N16
cyclone10lp_lcell_comb \wb32_avalon16|wishbone_data_r~3 (
// Equation(s):
// \wb32_avalon16|wishbone_data_r~3_combout  = (\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q  & (\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked  & (\rst_n~input_o  & \sdram_naked_master0|wishbone_data_o [2])))

	.dataa(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\rst_n~input_o ),
	.datad(\sdram_naked_master0|wishbone_data_o [2]),
	.cin(gnd),
	.combout(\wb32_avalon16|wishbone_data_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r~3 .lut_mask = 16'h8000;
defparam \wb32_avalon16|wishbone_data_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N31
dffeas \wb32_avalon16|wishbone_data_r[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb32_avalon16|wishbone_data_r~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\wb32_avalon16|wishbone_ack_o~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|wishbone_data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r[2] .is_wysiwyg = "true";
defparam \wb32_avalon16|wishbone_data_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N12
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_writedata_o~4 (
// Equation(s):
// \wb32_avalon16|avalon_sdram_writedata_o~4_combout  = (\wb32_avalon16|wishbone_data_r [2] & (!\wb32_avalon16|state.state_write_wait_lo~q  & !\reset_n~0_combout ))

	.dataa(\wb32_avalon16|wishbone_data_r [2]),
	.datab(gnd),
	.datac(\wb32_avalon16|state.state_write_wait_lo~q ),
	.datad(\reset_n~0_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_writedata_o~4_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o~4 .lut_mask = 16'h000A;
defparam \wb32_avalon16|avalon_sdram_writedata_o~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N13
dffeas \wb32_avalon16|avalon_sdram_writedata_o[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_writedata_o~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|avalon_sdram_writedata_o[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_writedata_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o[2] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_writedata_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N12
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder_combout  = \wb32_avalon16|avalon_sdram_writedata_o [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|avalon_sdram_writedata_o [2]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N13
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[2] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N6
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2]~feeder_combout  = \wb32_avalon16|avalon_sdram_writedata_o [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|avalon_sdram_writedata_o [2]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N7
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N30
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[2]~5 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[2]~5_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [2])) # (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [2])))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [2]),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [2]),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[2]~5 .lut_mask = 16'hAAF0;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N1
dffeas \sdram0|new_sdram_controller_0|m_data[2]~_Duplicate_1 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector110~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N31
dffeas \sdram0|new_sdram_controller_0|active_data[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|active_rnw~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|active_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_data[2] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|active_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N2
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector110~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector110~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000000010~q  & (((\sdram0|new_sdram_controller_0|active_data [2])))) # (!\sdram0|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram0|new_sdram_controller_0|m_state.000010000~q  & ((\sdram0|new_sdram_controller_0|active_data [2]))) # (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & (\sdram0|new_sdram_controller_0|m_data[2]~_Duplicate_1_q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram0|new_sdram_controller_0|m_data[2]~_Duplicate_1_q ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|active_data [2]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector110~0 .lut_mask = 16'hFE04;
defparam \sdram0|new_sdram_controller_0|Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N0
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector110~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector110~1_combout  = (\sdram0|new_sdram_controller_0|m_state.000010000~q  & ((\sdram0|new_sdram_controller_0|f_select~combout  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[2]~5_combout )) # (!\sdram0|new_sdram_controller_0|f_select~combout  & ((\sdram0|new_sdram_controller_0|Selector110~0_combout ))))) # 
// (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & (((\sdram0|new_sdram_controller_0|Selector110~0_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[2]~5_combout ),
	.datab(\sdram0|new_sdram_controller_0|Selector110~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|f_select~combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector110~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector110~1 .lut_mask = 16'hACCC;
defparam \sdram0|new_sdram_controller_0|Selector110~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X11_Y29_N11
dffeas \sdram0|new_sdram_controller_0|m_data[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector110~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[2] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X11_Y29_N12
dffeas \sdram0|new_sdram_controller_0|oe~_Duplicate_2 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram0|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|oe~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_2 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_2 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N10
cyclone10lp_lcell_comb \sdram_naked_master0|Selector19~0 (
// Equation(s):
// \sdram_naked_master0|Selector19~0_combout  = (\sdram_naked_master0|wishbone_data_o [3] & !\sdram_naked_master0|state.state_write~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_naked_master0|wishbone_data_o [3]),
	.datad(\sdram_naked_master0|state.state_write~q ),
	.cin(gnd),
	.combout(\sdram_naked_master0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|Selector19~0 .lut_mask = 16'h00F0;
defparam \sdram_naked_master0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y29_N15
cyclone10lp_io_ibuf \sdr_dq_io[3]~input (
	.i(sdr_dq_io[3]),
	.ibar(gnd),
	.o(\sdr_dq_io[3]~input_o ));
// synopsys translate_off
defparam \sdr_dq_io[3]~input .bus_hold = "false";
defparam \sdr_dq_io[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X5_Y29_N17
dffeas \sdram0|new_sdram_controller_0|za_data[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdr_dq_io[3]~input_o ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|za_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_data[3] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|za_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N18
cyclone10lp_lcell_comb \wb32_avalon16|rdata[3]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[3]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [3]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[3]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N19
dffeas \wb32_avalon16|rdata[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[3] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N24
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux28~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux28~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [3]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [3]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux28~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N8
cyclone10lp_io_ibuf \sdr_dq_io[11]~input (
	.i(sdr_dq_io[11]),
	.ibar(gnd),
	.o(\sdr_dq_io[11]~input_o ));
// synopsys translate_off
defparam \sdr_dq_io[11]~input .bus_hold = "false";
defparam \sdr_dq_io[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y29_N10
dffeas \sdram0|new_sdram_controller_0|za_data[11] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdr_dq_io[11]~input_o ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|za_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_data[11] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|za_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N12
cyclone10lp_lcell_comb \wb32_avalon16|rdata[11]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[11]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [11]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[11]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N13
dffeas \wb32_avalon16|rdata[11] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[11] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N30
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux20~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux20~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [11]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [11]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux20~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N14
cyclone10lp_lcell_comb \wb32_avalon16|rdata[19]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[19]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [3]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[19]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N15
dffeas \wb32_avalon16|rdata[19] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[19] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N4
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux12~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux12~0_combout  = (\wb32_avalon16|rdata [19] & (!\sdram_naked_master0|state.state_print~q  & !\sdram_naked_master0|state.state_print_wait~q ))

	.dataa(\wb32_avalon16|rdata [19]),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\sdram_naked_master0|state.state_print_wait~q ),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux12~0 .lut_mask = 16'h0022;
defparam \wb_conmax_top0|m0|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N14
cyclone10lp_lcell_comb \wb32_avalon16|rdata[27]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[27]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|za_data [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[27]~feeder .lut_mask = 16'hF0F0;
defparam \wb32_avalon16|rdata[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N15
dffeas \wb32_avalon16|rdata[27] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[27] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N2
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux4~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux4~0_combout  = (!\sdram_naked_master0|state.state_print~q  & (!\sdram_naked_master0|state.state_print_wait~q  & \wb32_avalon16|rdata [27]))

	.dataa(gnd),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(\sdram_naked_master0|state.state_print_wait~q ),
	.datad(\wb32_avalon16|rdata [27]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux4~0 .lut_mask = 16'h0300;
defparam \wb_conmax_top0|m0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N3
dffeas \sdram_naked_master0|rdata[27] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sdram_naked_master0|state.state_print_wait~q ),
	.sload(gnd),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[27] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N5
dffeas \sdram_naked_master0|rdata[19] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux12~0_combout ),
	.asdata(\sdram_naked_master0|rdata [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[19] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N31
dffeas \sdram_naked_master0|rdata[11] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux20~0_combout ),
	.asdata(\sdram_naked_master0|rdata [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[11] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N25
dffeas \sdram_naked_master0|rdata[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux28~0_combout ),
	.asdata(\sdram_naked_master0|rdata [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[3] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N11
dffeas \sdram_naked_master0|wishbone_data_o[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|Selector19~0_combout ),
	.asdata(\sdram_naked_master0|rdata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print~q ),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|wishbone_data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|wishbone_data_o[3] .is_wysiwyg = "true";
defparam \sdram_naked_master0|wishbone_data_o[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N22
cyclone10lp_lcell_comb \wb32_avalon16|wishbone_data_r~4 (
// Equation(s):
// \wb32_avalon16|wishbone_data_r~4_combout  = (\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked  & (\rst_n~input_o  & (\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q  & \sdram_naked_master0|wishbone_data_o [3])))

	.dataa(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\rst_n~input_o ),
	.datac(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\sdram_naked_master0|wishbone_data_o [3]),
	.cin(gnd),
	.combout(\wb32_avalon16|wishbone_data_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r~4 .lut_mask = 16'h8000;
defparam \wb32_avalon16|wishbone_data_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N23
dffeas \wb32_avalon16|wishbone_data_r[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb32_avalon16|wishbone_data_r~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\wb32_avalon16|wishbone_ack_o~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|wishbone_data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r[3] .is_wysiwyg = "true";
defparam \wb32_avalon16|wishbone_data_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N2
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_writedata_o~5 (
// Equation(s):
// \wb32_avalon16|avalon_sdram_writedata_o~5_combout  = (!\wb32_avalon16|state.state_write_wait_lo~q  & (!\reset_n~0_combout  & \wb32_avalon16|wishbone_data_r [3]))

	.dataa(\wb32_avalon16|state.state_write_wait_lo~q ),
	.datab(gnd),
	.datac(\reset_n~0_combout ),
	.datad(\wb32_avalon16|wishbone_data_r [3]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_writedata_o~5_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o~5 .lut_mask = 16'h0500;
defparam \wb32_avalon16|avalon_sdram_writedata_o~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N3
dffeas \wb32_avalon16|avalon_sdram_writedata_o[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_writedata_o~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|avalon_sdram_writedata_o[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_writedata_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o[3] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_writedata_o[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N4
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder_combout  = \wb32_avalon16|avalon_sdram_writedata_o [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|avalon_sdram_writedata_o [3]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N5
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N26
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3]~feeder_combout  = \wb32_avalon16|avalon_sdram_writedata_o [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|avalon_sdram_writedata_o [3]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N27
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N16
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[3]~6 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[3]~6_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [3])) # (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [3])))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [3]),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [3]),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[3]~6 .lut_mask = 16'hCCF0;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N23
dffeas \sdram0|new_sdram_controller_0|m_data[3]~_Duplicate_1 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector109~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N17
dffeas \sdram0|new_sdram_controller_0|active_data[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|active_rnw~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|active_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_data[3] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|active_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N8
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector109~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector109~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000010000~q  & (((\sdram0|new_sdram_controller_0|active_data [3])))) # (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & 
// ((\sdram0|new_sdram_controller_0|m_state.000000010~q  & ((\sdram0|new_sdram_controller_0|active_data [3]))) # (!\sdram0|new_sdram_controller_0|m_state.000000010~q  & (\sdram0|new_sdram_controller_0|m_data[3]~_Duplicate_1_q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_data[3]~_Duplicate_1_q ),
	.datab(\sdram0|new_sdram_controller_0|active_data [3]),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector109~0 .lut_mask = 16'hCCCA;
defparam \sdram0|new_sdram_controller_0|Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N22
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector109~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector109~1_combout  = (\sdram0|new_sdram_controller_0|m_state.000010000~q  & ((\sdram0|new_sdram_controller_0|f_select~combout  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[3]~6_combout )) # (!\sdram0|new_sdram_controller_0|f_select~combout  & ((\sdram0|new_sdram_controller_0|Selector109~0_combout ))))) # 
// (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & (((\sdram0|new_sdram_controller_0|Selector109~0_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[3]~6_combout ),
	.datab(\sdram0|new_sdram_controller_0|Selector109~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|f_select~combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector109~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector109~1 .lut_mask = 16'hACCC;
defparam \sdram0|new_sdram_controller_0|Selector109~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X5_Y29_N18
dffeas \sdram0|new_sdram_controller_0|m_data[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector109~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[3] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X5_Y29_N19
dffeas \sdram0|new_sdram_controller_0|oe~_Duplicate_3 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram0|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|oe~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_3 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_3 .power_up = "high";
// synopsys translate_on

// Location: IOIBUF_X9_Y29_N8
cyclone10lp_io_ibuf \sdr_dq_io[4]~input (
	.i(sdr_dq_io[4]),
	.ibar(gnd),
	.o(\sdr_dq_io[4]~input_o ));
// synopsys translate_off
defparam \sdr_dq_io[4]~input .bus_hold = "false";
defparam \sdr_dq_io[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y29_N10
dffeas \sdram0|new_sdram_controller_0|za_data[4] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdr_dq_io[4]~input_o ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|za_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_data[4] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|za_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N12
cyclone10lp_lcell_comb \wb32_avalon16|rdata[4]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[4]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|za_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[4]~feeder .lut_mask = 16'hF0F0;
defparam \wb32_avalon16|rdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N13
dffeas \wb32_avalon16|rdata[4] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[4] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N28
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux27~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux27~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [4]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [4]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux27~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N1
cyclone10lp_io_ibuf \sdr_dq_io[12]~input (
	.i(sdr_dq_io[12]),
	.ibar(gnd),
	.o(\sdr_dq_io[12]~input_o ));
// synopsys translate_off
defparam \sdr_dq_io[12]~input .bus_hold = "false";
defparam \sdr_dq_io[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y29_N3
dffeas \sdram0|new_sdram_controller_0|za_data[12] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdr_dq_io[12]~input_o ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|za_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_data[12] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|za_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N6
cyclone10lp_lcell_comb \wb32_avalon16|rdata[12]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[12]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [12]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[12]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N7
dffeas \wb32_avalon16|rdata[12] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[12] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N26
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux19~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux19~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [12]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [12]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux19~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N24
cyclone10lp_lcell_comb \wb32_avalon16|rdata[20]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[20]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [4]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[20]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N25
dffeas \wb32_avalon16|rdata[20] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[20] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N22
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux11~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux11~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [20]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [20]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux11~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N12
cyclone10lp_lcell_comb \wb32_avalon16|rdata[28]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[28]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [12]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[28]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N13
dffeas \wb32_avalon16|rdata[28] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[28] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N8
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux3~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux3~0_combout  = (!\sdram_naked_master0|state.state_print~q  & (!\sdram_naked_master0|state.state_print_wait~q  & \wb32_avalon16|rdata [28]))

	.dataa(gnd),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(\sdram_naked_master0|state.state_print_wait~q ),
	.datad(\wb32_avalon16|rdata [28]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux3~0 .lut_mask = 16'h0300;
defparam \wb_conmax_top0|m0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N9
dffeas \sdram_naked_master0|rdata[28] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sdram_naked_master0|state.state_print_wait~q ),
	.sload(gnd),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[28] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N23
dffeas \sdram_naked_master0|rdata[20] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux11~0_combout ),
	.asdata(\sdram_naked_master0|rdata [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[20] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N27
dffeas \sdram_naked_master0|rdata[12] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux19~0_combout ),
	.asdata(\sdram_naked_master0|rdata [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[12] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N29
dffeas \sdram_naked_master0|rdata[4] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux27~0_combout ),
	.asdata(\sdram_naked_master0|rdata [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[4] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N6
cyclone10lp_lcell_comb \sdram_naked_master0|Selector18~0 (
// Equation(s):
// \sdram_naked_master0|Selector18~0_combout  = (\sdram_naked_master0|rdata [4]) # (!\sdram_naked_master0|state.state_print~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_naked_master0|state.state_print~q ),
	.datad(\sdram_naked_master0|rdata [4]),
	.cin(gnd),
	.combout(\sdram_naked_master0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|Selector18~0 .lut_mask = 16'hFF0F;
defparam \sdram_naked_master0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N7
dffeas \sdram_naked_master0|wishbone_data_o[4] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_naked_master0|wishbone_data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|wishbone_data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|wishbone_data_o[4] .is_wysiwyg = "true";
defparam \sdram_naked_master0|wishbone_data_o[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N16
cyclone10lp_lcell_comb \wb32_avalon16|wishbone_data_r~5 (
// Equation(s):
// \wb32_avalon16|wishbone_data_r~5_combout  = (\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked  & (\rst_n~input_o  & (\sdram_naked_master0|wishbone_data_o [4] & \ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q )))

	.dataa(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\rst_n~input_o ),
	.datac(\sdram_naked_master0|wishbone_data_o [4]),
	.datad(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|wishbone_data_r~5_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r~5 .lut_mask = 16'h8000;
defparam \wb32_avalon16|wishbone_data_r~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N17
dffeas \wb32_avalon16|wishbone_data_r[4] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb32_avalon16|wishbone_data_r~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\wb32_avalon16|wishbone_ack_o~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|wishbone_data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r[4] .is_wysiwyg = "true";
defparam \wb32_avalon16|wishbone_data_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N26
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_writedata_o~6 (
// Equation(s):
// \wb32_avalon16|avalon_sdram_writedata_o~6_combout  = (\wb32_avalon16|state.state_write_wait_lo~q  & (\wb32_avalon16|wishbone_data_r [12])) # (!\wb32_avalon16|state.state_write_wait_lo~q  & ((\wb32_avalon16|wishbone_data_r [4])))

	.dataa(\wb32_avalon16|state.state_write_wait_lo~q ),
	.datab(gnd),
	.datac(\wb32_avalon16|wishbone_data_r [12]),
	.datad(\wb32_avalon16|wishbone_data_r [4]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_writedata_o~6_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o~6 .lut_mask = 16'hF5A0;
defparam \wb32_avalon16|avalon_sdram_writedata_o~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N27
dffeas \wb32_avalon16|avalon_sdram_writedata_o[4] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_writedata_o~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_n~0_combout ),
	.sload(gnd),
	.ena(\wb32_avalon16|avalon_sdram_writedata_o[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_writedata_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o[4] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_writedata_o[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N22
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder_combout  = \wb32_avalon16|avalon_sdram_writedata_o [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb32_avalon16|avalon_sdram_writedata_o [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder .lut_mask = 16'hF0F0;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N23
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N0
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder_combout  = \wb32_avalon16|avalon_sdram_writedata_o [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|avalon_sdram_writedata_o [4]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N1
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N4
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[4]~7 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[4]~7_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [4]))) # (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [4]))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [4]),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [4]),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[4]~7 .lut_mask = 16'hF0AA;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N13
dffeas \sdram0|new_sdram_controller_0|m_data[4]~_Duplicate_1 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector108~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N18
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|active_data[4]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|active_data[4]~feeder_combout  = \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[4]~7_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|active_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_data[4]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|active_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N19
dffeas \sdram0|new_sdram_controller_0|active_data[4] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|active_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|active_rnw~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|active_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_data[4] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|active_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N6
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector108~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector108~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000010000~q  & (((\sdram0|new_sdram_controller_0|active_data [4])))) # (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & 
// ((\sdram0|new_sdram_controller_0|m_state.000000010~q  & ((\sdram0|new_sdram_controller_0|active_data [4]))) # (!\sdram0|new_sdram_controller_0|m_state.000000010~q  & (\sdram0|new_sdram_controller_0|m_data[4]~_Duplicate_1_q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_data[4]~_Duplicate_1_q ),
	.datab(\sdram0|new_sdram_controller_0|active_data [4]),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector108~0 .lut_mask = 16'hCCCA;
defparam \sdram0|new_sdram_controller_0|Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N12
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector108~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector108~1_combout  = (\sdram0|new_sdram_controller_0|f_select~combout  & ((\sdram0|new_sdram_controller_0|m_state.000010000~q  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[4]~7_combout )) # (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & ((\sdram0|new_sdram_controller_0|Selector108~0_combout ))))) # 
// (!\sdram0|new_sdram_controller_0|f_select~combout  & (((\sdram0|new_sdram_controller_0|Selector108~0_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[4]~7_combout ),
	.datab(\sdram0|new_sdram_controller_0|f_select~combout ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|Selector108~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector108~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector108~1 .lut_mask = 16'hBF80;
defparam \sdram0|new_sdram_controller_0|Selector108~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X9_Y29_N11
dffeas \sdram0|new_sdram_controller_0|m_data[4] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector108~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[4] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X9_Y29_N12
dffeas \sdram0|new_sdram_controller_0|oe~_Duplicate_4 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram0|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|oe~_Duplicate_4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_4 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_4 .power_up = "high";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N1
cyclone10lp_io_ibuf \sdr_dq_io[5]~input (
	.i(sdr_dq_io[5]),
	.ibar(gnd),
	.o(\sdr_dq_io[5]~input_o ));
// synopsys translate_off
defparam \sdr_dq_io[5]~input .bus_hold = "false";
defparam \sdr_dq_io[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y29_N3
dffeas \sdram0|new_sdram_controller_0|za_data[5] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdr_dq_io[5]~input_o ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|za_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_data[5] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|za_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N20
cyclone10lp_lcell_comb \wb32_avalon16|rdata[5]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[5]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [5]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[5]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N21
dffeas \wb32_avalon16|rdata[5] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[5] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N10
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux26~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux26~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [5]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [5]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux26~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N22
cyclone10lp_io_ibuf \sdr_dq_io[13]~input (
	.i(sdr_dq_io[13]),
	.ibar(gnd),
	.o(\sdr_dq_io[13]~input_o ));
// synopsys translate_off
defparam \sdr_dq_io[13]~input .bus_hold = "false";
defparam \sdr_dq_io[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y29_N24
dffeas \sdram0|new_sdram_controller_0|za_data[13] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdr_dq_io[13]~input_o ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|za_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_data[13] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|za_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N22
cyclone10lp_lcell_comb \wb32_avalon16|rdata[13]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[13]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|za_data [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[13]~feeder .lut_mask = 16'hF0F0;
defparam \wb32_avalon16|rdata[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N23
dffeas \wb32_avalon16|rdata[13] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[13] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N8
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux18~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux18~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [13]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [13]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux18~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N30
cyclone10lp_lcell_comb \wb32_avalon16|rdata[21]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[21]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [5]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[21]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N31
dffeas \wb32_avalon16|rdata[21] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[21] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N26
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux10~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux10~0_combout  = (\wb32_avalon16|rdata [21] & (!\sdram_naked_master0|state.state_print~q  & !\sdram_naked_master0|state.state_print_wait~q ))

	.dataa(\wb32_avalon16|rdata [21]),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\sdram_naked_master0|state.state_print_wait~q ),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux10~0 .lut_mask = 16'h0022;
defparam \wb_conmax_top0|m0|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N18
cyclone10lp_lcell_comb \wb32_avalon16|rdata[29]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[29]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|za_data [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[29]~feeder .lut_mask = 16'hF0F0;
defparam \wb32_avalon16|rdata[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N19
dffeas \wb32_avalon16|rdata[29] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[29] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N26
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux2~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux2~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (\wb32_avalon16|rdata [29] & !\sdram_naked_master0|state.state_print~q ))

	.dataa(gnd),
	.datab(\sdram_naked_master0|state.state_print_wait~q ),
	.datac(\wb32_avalon16|rdata [29]),
	.datad(\sdram_naked_master0|state.state_print~q ),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux2~0 .lut_mask = 16'h0030;
defparam \wb_conmax_top0|m0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N27
dffeas \sdram_naked_master0|rdata[29] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sdram_naked_master0|state.state_print_wait~q ),
	.sload(gnd),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[29] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N27
dffeas \sdram_naked_master0|rdata[21] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux10~0_combout ),
	.asdata(\sdram_naked_master0|rdata [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[21] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N9
dffeas \sdram_naked_master0|rdata[13] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux18~0_combout ),
	.asdata(\sdram_naked_master0|rdata [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[13] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N11
dffeas \sdram_naked_master0|rdata[5] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux26~0_combout ),
	.asdata(\sdram_naked_master0|rdata [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[5] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N2
cyclone10lp_lcell_comb \sdram_naked_master0|Selector17~0 (
// Equation(s):
// \sdram_naked_master0|Selector17~0_combout  = (\sdram_naked_master0|rdata [5]) # (!\sdram_naked_master0|state.state_print~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_naked_master0|state.state_print~q ),
	.datad(\sdram_naked_master0|rdata [5]),
	.cin(gnd),
	.combout(\sdram_naked_master0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|Selector17~0 .lut_mask = 16'hFF0F;
defparam \sdram_naked_master0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N3
dffeas \sdram_naked_master0|wishbone_data_o[5] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_naked_master0|wishbone_data_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|wishbone_data_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|wishbone_data_o[5] .is_wysiwyg = "true";
defparam \sdram_naked_master0|wishbone_data_o[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N10
cyclone10lp_lcell_comb \wb32_avalon16|wishbone_data_r~6 (
// Equation(s):
// \wb32_avalon16|wishbone_data_r~6_combout  = (\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked  & (\rst_n~input_o  & (\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q  & \sdram_naked_master0|wishbone_data_o [5])))

	.dataa(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\rst_n~input_o ),
	.datac(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\sdram_naked_master0|wishbone_data_o [5]),
	.cin(gnd),
	.combout(\wb32_avalon16|wishbone_data_r~6_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r~6 .lut_mask = 16'h8000;
defparam \wb32_avalon16|wishbone_data_r~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N11
dffeas \wb32_avalon16|wishbone_data_r[5] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb32_avalon16|wishbone_data_r~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\wb32_avalon16|wishbone_ack_o~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|wishbone_data_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r[5] .is_wysiwyg = "true";
defparam \wb32_avalon16|wishbone_data_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N0
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_writedata_o~7 (
// Equation(s):
// \wb32_avalon16|avalon_sdram_writedata_o~7_combout  = (\wb32_avalon16|state.state_write_wait_lo~q  & ((\wb32_avalon16|wishbone_data_r [12]))) # (!\wb32_avalon16|state.state_write_wait_lo~q  & (\wb32_avalon16|wishbone_data_r [5]))

	.dataa(\wb32_avalon16|state.state_write_wait_lo~q ),
	.datab(\wb32_avalon16|wishbone_data_r [5]),
	.datac(\wb32_avalon16|wishbone_data_r [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_writedata_o~7_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o~7 .lut_mask = 16'hE4E4;
defparam \wb32_avalon16|avalon_sdram_writedata_o~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N1
dffeas \wb32_avalon16|avalon_sdram_writedata_o[5] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_writedata_o~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_n~0_combout ),
	.sload(gnd),
	.ena(\wb32_avalon16|avalon_sdram_writedata_o[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_writedata_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o[5] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_writedata_o[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N30
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder_combout  = \wb32_avalon16|avalon_sdram_writedata_o [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|avalon_sdram_writedata_o [5]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N31
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[5] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[5] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N1
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[5] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb32_avalon16|avalon_sdram_writedata_o [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[5] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N0
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[5]~8 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[5]~8_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [5])) # (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [5])))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [5]),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [5]),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[5]~8 .lut_mask = 16'hAAF0;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N9
dffeas \sdram0|new_sdram_controller_0|m_data[5]~_Duplicate_1 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector107~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y26_N1
dffeas \sdram0|new_sdram_controller_0|active_data[5] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram0|new_sdram_controller_0|active_rnw~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|active_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_data[5] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|active_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N0
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector107~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector107~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000000010~q  & (((\sdram0|new_sdram_controller_0|active_data [5])))) # (!\sdram0|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram0|new_sdram_controller_0|m_state.000010000~q  & ((\sdram0|new_sdram_controller_0|active_data [5]))) # (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & (\sdram0|new_sdram_controller_0|m_data[5]~_Duplicate_1_q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram0|new_sdram_controller_0|m_data[5]~_Duplicate_1_q ),
	.datac(\sdram0|new_sdram_controller_0|active_data [5]),
	.datad(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector107~0 .lut_mask = 16'hF0E4;
defparam \sdram0|new_sdram_controller_0|Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N8
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector107~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector107~1_combout  = (\sdram0|new_sdram_controller_0|m_state.000010000~q  & ((\sdram0|new_sdram_controller_0|f_select~combout  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[5]~8_combout )) # (!\sdram0|new_sdram_controller_0|f_select~combout  & ((\sdram0|new_sdram_controller_0|Selector107~0_combout ))))) # 
// (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & (((\sdram0|new_sdram_controller_0|Selector107~0_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[5]~8_combout ),
	.datac(\sdram0|new_sdram_controller_0|f_select~combout ),
	.datad(\sdram0|new_sdram_controller_0|Selector107~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector107~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector107~1 .lut_mask = 16'hDF80;
defparam \sdram0|new_sdram_controller_0|Selector107~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X3_Y29_N4
dffeas \sdram0|new_sdram_controller_0|m_data[5] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector107~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[5] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X3_Y29_N5
dffeas \sdram0|new_sdram_controller_0|oe~_Duplicate_5 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram0|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|oe~_Duplicate_5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_5 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_5 .power_up = "high";
// synopsys translate_on

// Location: FF_X20_Y26_N15
dffeas \sdram0|new_sdram_controller_0|m_data[6]~_Duplicate_1 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector106~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N16
cyclone10lp_lcell_comb \sdram_naked_master0|Selector16~0 (
// Equation(s):
// \sdram_naked_master0|Selector16~0_combout  = (\sdram_naked_master0|wishbone_data_o [6] & !\sdram_naked_master0|state.state_write~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_naked_master0|wishbone_data_o [6]),
	.datad(\sdram_naked_master0|state.state_write~q ),
	.cin(gnd),
	.combout(\sdram_naked_master0|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|Selector16~0 .lut_mask = 16'h00F0;
defparam \sdram_naked_master0|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N1
cyclone10lp_io_ibuf \sdr_dq_io[6]~input (
	.i(sdr_dq_io[6]),
	.ibar(gnd),
	.o(\sdr_dq_io[6]~input_o ));
// synopsys translate_off
defparam \sdr_dq_io[6]~input .bus_hold = "false";
defparam \sdr_dq_io[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y29_N3
dffeas \sdram0|new_sdram_controller_0|za_data[6] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdr_dq_io[6]~input_o ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|za_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_data[6] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|za_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N16
cyclone10lp_lcell_comb \wb32_avalon16|rdata[6]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[6]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [6]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[6]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N17
dffeas \wb32_avalon16|rdata[6] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[6] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N2
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux25~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux25~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [6]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [6]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux25~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N22
cyclone10lp_io_ibuf \sdr_dq_io[14]~input (
	.i(sdr_dq_io[14]),
	.ibar(gnd),
	.o(\sdr_dq_io[14]~input_o ));
// synopsys translate_off
defparam \sdr_dq_io[14]~input .bus_hold = "false";
defparam \sdr_dq_io[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y29_N24
dffeas \sdram0|new_sdram_controller_0|za_data[14] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdr_dq_io[14]~input_o ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|za_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_data[14] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|za_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N20
cyclone10lp_lcell_comb \wb32_avalon16|rdata[14]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[14]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [14]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[14]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N21
dffeas \wb32_avalon16|rdata[14] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[14] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N4
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux17~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux17~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [14]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [14]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux17~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N8
cyclone10lp_lcell_comb \wb32_avalon16|rdata[22]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[22]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [6]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[22]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N9
dffeas \wb32_avalon16|rdata[22] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[22] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N30
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux9~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux9~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [22]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [22]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux9~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N28
cyclone10lp_lcell_comb \wb32_avalon16|rdata[30]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[30]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|za_data [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[30]~feeder .lut_mask = 16'hF0F0;
defparam \wb32_avalon16|rdata[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N29
dffeas \wb32_avalon16|rdata[30] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[30] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N20
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux1~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux1~0_combout  = (!\sdram_naked_master0|state.state_print~q  & (!\sdram_naked_master0|state.state_print_wait~q  & \wb32_avalon16|rdata [30]))

	.dataa(gnd),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(\sdram_naked_master0|state.state_print_wait~q ),
	.datad(\wb32_avalon16|rdata [30]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux1~0 .lut_mask = 16'h0300;
defparam \wb_conmax_top0|m0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N21
dffeas \sdram_naked_master0|rdata[30] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sdram_naked_master0|state.state_print_wait~q ),
	.sload(gnd),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[30] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N31
dffeas \sdram_naked_master0|rdata[22] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux9~0_combout ),
	.asdata(\sdram_naked_master0|rdata [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[22] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N5
dffeas \sdram_naked_master0|rdata[14] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux17~0_combout ),
	.asdata(\sdram_naked_master0|rdata [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[14] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N3
dffeas \sdram_naked_master0|rdata[6] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux25~0_combout ),
	.asdata(\sdram_naked_master0|rdata [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[6] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N17
dffeas \sdram_naked_master0|wishbone_data_o[6] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|Selector16~0_combout ),
	.asdata(\sdram_naked_master0|rdata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print~q ),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|wishbone_data_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|wishbone_data_o[6] .is_wysiwyg = "true";
defparam \sdram_naked_master0|wishbone_data_o[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N8
cyclone10lp_lcell_comb \wb32_avalon16|wishbone_data_r~7 (
// Equation(s):
// \wb32_avalon16|wishbone_data_r~7_combout  = (\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked  & (\rst_n~input_o  & (\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q  & \sdram_naked_master0|wishbone_data_o [6])))

	.dataa(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\rst_n~input_o ),
	.datac(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\sdram_naked_master0|wishbone_data_o [6]),
	.cin(gnd),
	.combout(\wb32_avalon16|wishbone_data_r~7_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r~7 .lut_mask = 16'h8000;
defparam \wb32_avalon16|wishbone_data_r~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N9
dffeas \wb32_avalon16|wishbone_data_r[6] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb32_avalon16|wishbone_data_r~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\wb32_avalon16|wishbone_ack_o~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|wishbone_data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r[6] .is_wysiwyg = "true";
defparam \wb32_avalon16|wishbone_data_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N24
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_writedata_o~8 (
// Equation(s):
// \wb32_avalon16|avalon_sdram_writedata_o~8_combout  = (!\wb32_avalon16|state.state_write_wait_lo~q  & (\wb32_avalon16|wishbone_data_r [6] & !\reset_n~0_combout ))

	.dataa(\wb32_avalon16|state.state_write_wait_lo~q ),
	.datab(\wb32_avalon16|wishbone_data_r [6]),
	.datac(\reset_n~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_writedata_o~8_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o~8 .lut_mask = 16'h0404;
defparam \wb32_avalon16|avalon_sdram_writedata_o~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N25
dffeas \wb32_avalon16|avalon_sdram_writedata_o[6] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_writedata_o~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|avalon_sdram_writedata_o[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_writedata_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o[6] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_writedata_o[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N30
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder_combout  = \wb32_avalon16|avalon_sdram_writedata_o [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb32_avalon16|avalon_sdram_writedata_o [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder .lut_mask = 16'hF0F0;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N31
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N8
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder_combout  = \wb32_avalon16|avalon_sdram_writedata_o [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|avalon_sdram_writedata_o [6]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N9
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[6] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[6] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N24
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[6]~9 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[6]~9_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [6]))) # (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [6]))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [6]),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [6]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[6]~9 .lut_mask = 16'hFA50;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N10
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|active_data[6]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|active_data[6]~feeder_combout  = \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[6]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[6]~9_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|active_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_data[6]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|active_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N11
dffeas \sdram0|new_sdram_controller_0|active_data[6] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|active_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|active_rnw~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|active_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_data[6] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|active_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N10
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector106~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector106~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000000010~q  & (((\sdram0|new_sdram_controller_0|active_data [6])))) # (!\sdram0|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram0|new_sdram_controller_0|m_state.000010000~q  & ((\sdram0|new_sdram_controller_0|active_data [6]))) # (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & (\sdram0|new_sdram_controller_0|m_data[6]~_Duplicate_1_q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram0|new_sdram_controller_0|m_data[6]~_Duplicate_1_q ),
	.datac(\sdram0|new_sdram_controller_0|active_data [6]),
	.datad(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector106~0 .lut_mask = 16'hF0E4;
defparam \sdram0|new_sdram_controller_0|Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N14
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector106~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector106~1_combout  = (\sdram0|new_sdram_controller_0|f_select~combout  & ((\sdram0|new_sdram_controller_0|m_state.000010000~q  & 
// ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[6]~9_combout ))) # (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & (\sdram0|new_sdram_controller_0|Selector106~0_combout )))) # 
// (!\sdram0|new_sdram_controller_0|f_select~combout  & (\sdram0|new_sdram_controller_0|Selector106~0_combout ))

	.dataa(\sdram0|new_sdram_controller_0|Selector106~0_combout ),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[6]~9_combout ),
	.datac(\sdram0|new_sdram_controller_0|f_select~combout ),
	.datad(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector106~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector106~1 .lut_mask = 16'hCAAA;
defparam \sdram0|new_sdram_controller_0|Selector106~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X11_Y29_N4
dffeas \sdram0|new_sdram_controller_0|m_data[6] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector106~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[6] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X11_Y29_N5
dffeas \sdram0|new_sdram_controller_0|oe~_Duplicate_6 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram0|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|oe~_Duplicate_6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_6 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_6 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N22
cyclone10lp_lcell_comb \sdram_naked_master0|Selector15~0 (
// Equation(s):
// \sdram_naked_master0|Selector15~0_combout  = (\sdram_naked_master0|wishbone_data_o [7] & !\sdram_naked_master0|state.state_write~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_naked_master0|wishbone_data_o [7]),
	.datad(\sdram_naked_master0|state.state_write~q ),
	.cin(gnd),
	.combout(\sdram_naked_master0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_naked_master0|Selector15~0 .lut_mask = 16'h00F0;
defparam \sdram_naked_master0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N8
cyclone10lp_io_ibuf \sdr_dq_io[7]~input (
	.i(sdr_dq_io[7]),
	.ibar(gnd),
	.o(\sdr_dq_io[7]~input_o ));
// synopsys translate_off
defparam \sdr_dq_io[7]~input .bus_hold = "false";
defparam \sdr_dq_io[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y29_N10
dffeas \sdram0|new_sdram_controller_0|za_data[7] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdr_dq_io[7]~input_o ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|za_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_data[7] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|za_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N24
cyclone10lp_lcell_comb \wb32_avalon16|rdata[7]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[7]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|za_data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[7]~feeder .lut_mask = 16'hF0F0;
defparam \wb32_avalon16|rdata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N25
dffeas \wb32_avalon16|rdata[7] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[7] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N0
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux24~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux24~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [7]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [7]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux24~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N29
cyclone10lp_io_ibuf \sdr_dq_io[15]~input (
	.i(sdr_dq_io[15]),
	.ibar(gnd),
	.o(\sdr_dq_io[15]~input_o ));
// synopsys translate_off
defparam \sdr_dq_io[15]~input .bus_hold = "false";
defparam \sdr_dq_io[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y29_N31
dffeas \sdram0|new_sdram_controller_0|za_data[15] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdr_dq_io[15]~input_o ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|za_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|za_data[15] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|za_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N10
cyclone10lp_lcell_comb \wb32_avalon16|rdata[15]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[15]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|za_data [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[15]~feeder .lut_mask = 16'hF0F0;
defparam \wb32_avalon16|rdata[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N11
dffeas \wb32_avalon16|rdata[15] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[15] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N8
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux16~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux16~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [15]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [15]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux16~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N6
cyclone10lp_lcell_comb \wb32_avalon16|rdata[23]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[23]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|za_data [7]),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[23]~feeder .lut_mask = 16'hFF00;
defparam \wb32_avalon16|rdata[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N7
dffeas \wb32_avalon16|rdata[23] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[23] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N14
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux8~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux8~0_combout  = (!\sdram_naked_master0|state.state_print_wait~q  & (!\sdram_naked_master0|state.state_print~q  & \wb32_avalon16|rdata [23]))

	.dataa(\sdram_naked_master0|state.state_print_wait~q ),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(gnd),
	.datad(\wb32_avalon16|rdata [23]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux8~0 .lut_mask = 16'h1100;
defparam \wb_conmax_top0|m0|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N22
cyclone10lp_lcell_comb \wb32_avalon16|rdata[31]~feeder (
// Equation(s):
// \wb32_avalon16|rdata[31]~feeder_combout  = \sdram0|new_sdram_controller_0|za_data [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|za_data [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb32_avalon16|rdata[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|rdata[31]~feeder .lut_mask = 16'hF0F0;
defparam \wb32_avalon16|rdata[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N23
dffeas \wb32_avalon16|rdata[31] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|rdata[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|rdata[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|rdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|rdata[31] .is_wysiwyg = "true";
defparam \wb32_avalon16|rdata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N30
cyclone10lp_lcell_comb \wb_conmax_top0|m0|Mux0~0 (
// Equation(s):
// \wb_conmax_top0|m0|Mux0~0_combout  = (!\sdram_naked_master0|state.state_print~q  & (!\sdram_naked_master0|state.state_print_wait~q  & \wb32_avalon16|rdata [31]))

	.dataa(gnd),
	.datab(\sdram_naked_master0|state.state_print~q ),
	.datac(\sdram_naked_master0|state.state_print_wait~q ),
	.datad(\wb32_avalon16|rdata [31]),
	.cin(gnd),
	.combout(\wb_conmax_top0|m0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_conmax_top0|m0|Mux0~0 .lut_mask = 16'h0300;
defparam \wb_conmax_top0|m0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N31
dffeas \sdram_naked_master0|rdata[31] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sdram_naked_master0|state.state_print_wait~q ),
	.sload(gnd),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[31] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N15
dffeas \sdram_naked_master0|rdata[23] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux8~0_combout ),
	.asdata(\sdram_naked_master0|rdata [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[23] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N9
dffeas \sdram_naked_master0|rdata[15] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux16~0_combout ),
	.asdata(\sdram_naked_master0|rdata [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[15] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N1
dffeas \sdram_naked_master0|rdata[7] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb_conmax_top0|m0|Mux24~0_combout ),
	.asdata(\sdram_naked_master0|rdata [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print_wait~q ),
	.ena(\sdram_naked_master0|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|rdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|rdata[7] .is_wysiwyg = "true";
defparam \sdram_naked_master0|rdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N23
dffeas \sdram_naked_master0|wishbone_data_o[7] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_naked_master0|Selector15~0_combout ),
	.asdata(\sdram_naked_master0|rdata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_naked_master0|state.state_print~q ),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_naked_master0|wishbone_data_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_naked_master0|wishbone_data_o[7] .is_wysiwyg = "true";
defparam \sdram_naked_master0|wishbone_data_o[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N18
cyclone10lp_lcell_comb \wb32_avalon16|wishbone_data_r~8 (
// Equation(s):
// \wb32_avalon16|wishbone_data_r~8_combout  = (\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked  & (\rst_n~input_o  & (\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q  & \sdram_naked_master0|wishbone_data_o [7])))

	.dataa(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\rst_n~input_o ),
	.datac(\ip_pll_sdram0|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\sdram_naked_master0|wishbone_data_o [7]),
	.cin(gnd),
	.combout(\wb32_avalon16|wishbone_data_r~8_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r~8 .lut_mask = 16'h8000;
defparam \wb32_avalon16|wishbone_data_r~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N19
dffeas \wb32_avalon16|wishbone_data_r[7] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wb32_avalon16|wishbone_data_r~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\wb32_avalon16|wishbone_ack_o~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|wishbone_data_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|wishbone_data_r[7] .is_wysiwyg = "true";
defparam \wb32_avalon16|wishbone_data_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N6
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_writedata_o~9 (
// Equation(s):
// \wb32_avalon16|avalon_sdram_writedata_o~9_combout  = (!\wb32_avalon16|state.state_write_wait_lo~q  & (!\reset_n~0_combout  & \wb32_avalon16|wishbone_data_r [7]))

	.dataa(\wb32_avalon16|state.state_write_wait_lo~q ),
	.datab(gnd),
	.datac(\reset_n~0_combout ),
	.datad(\wb32_avalon16|wishbone_data_r [7]),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_writedata_o~9_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o~9 .lut_mask = 16'h0500;
defparam \wb32_avalon16|avalon_sdram_writedata_o~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N7
dffeas \wb32_avalon16|avalon_sdram_writedata_o[7] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_writedata_o~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|avalon_sdram_writedata_o[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_writedata_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o[7] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_writedata_o[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N9
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[7] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb32_avalon16|avalon_sdram_writedata_o [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[7] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N22
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[7]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[7]~feeder_combout  = \wb32_avalon16|avalon_sdram_writedata_o [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|avalon_sdram_writedata_o [7]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[7]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N23
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[7] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[7] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N8
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[7]~10 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[7]~10_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [7]))) # (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [7]))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [7]),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [7]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[7]~10 .lut_mask = 16'hFA50;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N29
dffeas \sdram0|new_sdram_controller_0|m_data[7]~_Duplicate_1 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector105~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y26_N25
dffeas \sdram0|new_sdram_controller_0|active_data[7] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram0|new_sdram_controller_0|active_rnw~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|active_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_data[7] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|active_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N24
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector105~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector105~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000000010~q  & (((\sdram0|new_sdram_controller_0|active_data [7])))) # (!\sdram0|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram0|new_sdram_controller_0|m_state.000010000~q  & ((\sdram0|new_sdram_controller_0|active_data [7]))) # (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & (\sdram0|new_sdram_controller_0|m_data[7]~_Duplicate_1_q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram0|new_sdram_controller_0|m_data[7]~_Duplicate_1_q ),
	.datac(\sdram0|new_sdram_controller_0|active_data [7]),
	.datad(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector105~0 .lut_mask = 16'hF0E4;
defparam \sdram0|new_sdram_controller_0|Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N28
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector105~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector105~1_combout  = (\sdram0|new_sdram_controller_0|m_state.000010000~q  & ((\sdram0|new_sdram_controller_0|f_select~combout  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[7]~10_combout )) # (!\sdram0|new_sdram_controller_0|f_select~combout  & ((\sdram0|new_sdram_controller_0|Selector105~0_combout ))))) # 
// (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & (((\sdram0|new_sdram_controller_0|Selector105~0_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[7]~10_combout ),
	.datac(\sdram0|new_sdram_controller_0|f_select~combout ),
	.datad(\sdram0|new_sdram_controller_0|Selector105~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector105~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector105~1 .lut_mask = 16'hDF80;
defparam \sdram0|new_sdram_controller_0|Selector105~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X3_Y29_N11
dffeas \sdram0|new_sdram_controller_0|m_data[7] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector105~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[7] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[7] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X3_Y29_N12
dffeas \sdram0|new_sdram_controller_0|oe~_Duplicate_7 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram0|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|oe~_Duplicate_7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_7 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_7 .power_up = "high";
// synopsys translate_on

// Location: FF_X24_Y28_N13
dffeas \sdram0|new_sdram_controller_0|oe~_Duplicate_11 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram0|new_sdram_controller_0|always5~0_combout ),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(!\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|oe~_Duplicate_11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_11 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N28
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_writedata_o~10 (
// Equation(s):
// \wb32_avalon16|avalon_sdram_writedata_o~10_combout  = (!\wb32_avalon16|state.state_write_wait_lo~q  & (\wb32_avalon16|wishbone_data_r [12] & !\reset_n~0_combout ))

	.dataa(\wb32_avalon16|state.state_write_wait_lo~q ),
	.datab(gnd),
	.datac(\wb32_avalon16|wishbone_data_r [12]),
	.datad(\reset_n~0_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_writedata_o~10_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o~10 .lut_mask = 16'h0050;
defparam \wb32_avalon16|avalon_sdram_writedata_o~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N29
dffeas \wb32_avalon16|avalon_sdram_writedata_o[9] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_writedata_o~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb32_avalon16|avalon_sdram_writedata_o[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_writedata_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o[9] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_writedata_o[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N6
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9]~feeder_combout  = \wb32_avalon16|avalon_sdram_writedata_o [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|avalon_sdram_writedata_o [9]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N7
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N20
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9]~feeder_combout  = \wb32_avalon16|avalon_sdram_writedata_o [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb32_avalon16|avalon_sdram_writedata_o [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9]~feeder .lut_mask = 16'hF0F0;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N21
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N12
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[9]~11 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[9]~11_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [9]))) # (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [9]))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [9]),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [9]),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[9]~11 .lut_mask = 16'hF0AA;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N3
dffeas \sdram0|new_sdram_controller_0|m_data[9]~_Duplicate_1 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector103~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y26_N27
dffeas \sdram0|new_sdram_controller_0|active_data[9] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[9]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram0|new_sdram_controller_0|active_rnw~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|active_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_data[9] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|active_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N26
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector103~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector103~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000000010~q  & (((\sdram0|new_sdram_controller_0|active_data [9])))) # (!\sdram0|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram0|new_sdram_controller_0|m_state.000010000~q  & ((\sdram0|new_sdram_controller_0|active_data [9]))) # (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & (\sdram0|new_sdram_controller_0|m_data[9]~_Duplicate_1_q ))))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram0|new_sdram_controller_0|m_data[9]~_Duplicate_1_q ),
	.datac(\sdram0|new_sdram_controller_0|active_data [9]),
	.datad(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector103~0 .lut_mask = 16'hF0E4;
defparam \sdram0|new_sdram_controller_0|Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N2
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector103~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector103~1_combout  = (\sdram0|new_sdram_controller_0|f_select~combout  & ((\sdram0|new_sdram_controller_0|m_state.000010000~q  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[9]~11_combout )) # (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & ((\sdram0|new_sdram_controller_0|Selector103~0_combout ))))) # 
// (!\sdram0|new_sdram_controller_0|f_select~combout  & (((\sdram0|new_sdram_controller_0|Selector103~0_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|f_select~combout ),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[9]~11_combout ),
	.datac(\sdram0|new_sdram_controller_0|Selector103~0_combout ),
	.datad(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector103~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector103~1 .lut_mask = 16'hD8F0;
defparam \sdram0|new_sdram_controller_0|Selector103~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X30_Y29_N25
dffeas \sdram0|new_sdram_controller_0|m_data[9] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector103~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[9] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[9] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X30_Y29_N26
dffeas \sdram0|new_sdram_controller_0|oe~_Duplicate_8 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram0|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|oe~_Duplicate_8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_8 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_8 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cyclone10lp_lcell_comb \wb32_avalon16|avalon_sdram_writedata_o~11 (
// Equation(s):
// \wb32_avalon16|avalon_sdram_writedata_o~11_combout  = (\wb32_avalon16|state.state_idle~q  & (\wb32_avalon16|Selector8~0_combout )) # (!\wb32_avalon16|state.state_idle~q  & (((\wb32_avalon16|wishbone_we_r~q  & \wb32_avalon16|state~26_combout ))))

	.dataa(\wb32_avalon16|state.state_idle~q ),
	.datab(\wb32_avalon16|Selector8~0_combout ),
	.datac(\wb32_avalon16|wishbone_we_r~q ),
	.datad(\wb32_avalon16|state~26_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|avalon_sdram_writedata_o~11_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o~11 .lut_mask = 16'hD888;
defparam \wb32_avalon16|avalon_sdram_writedata_o~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N12
cyclone10lp_lcell_comb \wb32_avalon16|Selector18~0 (
// Equation(s):
// \wb32_avalon16|Selector18~0_combout  = (\wb32_avalon16|avalon_sdram_writedata_o~11_combout  & (\wb32_avalon16|wishbone_data_r [12])) # (!\wb32_avalon16|avalon_sdram_writedata_o~11_combout  & ((\wb32_avalon16|avalon_sdram_writedata_o [12])))

	.dataa(\wb32_avalon16|wishbone_data_r [12]),
	.datab(gnd),
	.datac(\wb32_avalon16|avalon_sdram_writedata_o [12]),
	.datad(\wb32_avalon16|avalon_sdram_writedata_o~11_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Selector18~0 .lut_mask = 16'hAAF0;
defparam \wb32_avalon16|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N13
dffeas \wb32_avalon16|avalon_sdram_writedata_o[12] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_n~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_writedata_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_writedata_o[12] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_writedata_o[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N14
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12]~feeder_combout  = \wb32_avalon16|avalon_sdram_writedata_o [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|avalon_sdram_writedata_o [12]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N15
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N15
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[12] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb32_avalon16|avalon_sdram_writedata_o [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[12] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N14
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[12]~12 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[12]~12_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [12]))) # (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [12]))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [12]),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [12]),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[12]~12 .lut_mask = 16'hF0AA;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N29
dffeas \sdram0|new_sdram_controller_0|active_data[12] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram0|new_sdram_controller_0|active_rnw~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|active_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_data[12] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|active_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N25
dffeas \sdram0|new_sdram_controller_0|m_data[12]~_Duplicate_1 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector100~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N16
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector100~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector100~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000010000~q  & ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[12]~12_combout ))) # 
// (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & (\sdram0|new_sdram_controller_0|m_data[12]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|m_data[12]~_Duplicate_1_q ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[12]~12_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector100~0 .lut_mask = 16'hFC0C;
defparam \sdram0|new_sdram_controller_0|Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N26
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|WideOr17~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|WideOr17~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000010000~q ) # (\sdram0|new_sdram_controller_0|m_state.000000010~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|WideOr17~0 .lut_mask = 16'hFFF0;
defparam \sdram0|new_sdram_controller_0|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N12
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|m_data[3]~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|m_data[3]~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000010000~q  & (!\sdram0|new_sdram_controller_0|pending~combout  & \sdram0|new_sdram_controller_0|f_pop~q ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datac(\sdram0|new_sdram_controller_0|pending~combout ),
	.datad(\sdram0|new_sdram_controller_0|f_pop~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|m_data[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[3]~0 .lut_mask = 16'h0C00;
defparam \sdram0|new_sdram_controller_0|m_data[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N24
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector100~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector100~1_combout  = (\sdram0|new_sdram_controller_0|WideOr17~0_combout  & ((\sdram0|new_sdram_controller_0|m_data[3]~0_combout  & ((\sdram0|new_sdram_controller_0|Selector100~0_combout ))) # 
// (!\sdram0|new_sdram_controller_0|m_data[3]~0_combout  & (\sdram0|new_sdram_controller_0|active_data [12])))) # (!\sdram0|new_sdram_controller_0|WideOr17~0_combout  & (((\sdram0|new_sdram_controller_0|Selector100~0_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|active_data [12]),
	.datab(\sdram0|new_sdram_controller_0|Selector100~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|WideOr17~0_combout ),
	.datad(\sdram0|new_sdram_controller_0|m_data[3]~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector100~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector100~1 .lut_mask = 16'hCCAC;
defparam \sdram0|new_sdram_controller_0|Selector100~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X35_Y29_N4
dffeas \sdram0|new_sdram_controller_0|m_data[12] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector100~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[12] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[12] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X35_Y29_N5
dffeas \sdram0|new_sdram_controller_0|oe~_Duplicate_9 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram0|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|oe~_Duplicate_9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_9 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_9 .power_up = "high";
// synopsys translate_on

// Location: FF_X24_Y25_N7
dffeas \sdram0|new_sdram_controller_0|m_data[13]~_Duplicate_1 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector99~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N18
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector99~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector99~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000010000~q  & ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[12]~12_combout ))) # 
// (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & (\sdram0|new_sdram_controller_0|m_data[13]~_Duplicate_1_q ))

	.dataa(\sdram0|new_sdram_controller_0|m_data[13]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[12]~12_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector99~0 .lut_mask = 16'hFA0A;
defparam \sdram0|new_sdram_controller_0|Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N6
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector99~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector99~1_combout  = (\sdram0|new_sdram_controller_0|WideOr17~0_combout  & ((\sdram0|new_sdram_controller_0|m_data[3]~0_combout  & ((\sdram0|new_sdram_controller_0|Selector99~0_combout ))) # 
// (!\sdram0|new_sdram_controller_0|m_data[3]~0_combout  & (\sdram0|new_sdram_controller_0|active_data [12])))) # (!\sdram0|new_sdram_controller_0|WideOr17~0_combout  & (((\sdram0|new_sdram_controller_0|Selector99~0_combout ))))

	.dataa(\sdram0|new_sdram_controller_0|active_data [12]),
	.datab(\sdram0|new_sdram_controller_0|Selector99~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|WideOr17~0_combout ),
	.datad(\sdram0|new_sdram_controller_0|m_data[3]~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector99~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector99~1 .lut_mask = 16'hCCAC;
defparam \sdram0|new_sdram_controller_0|Selector99~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X32_Y29_N25
dffeas \sdram0|new_sdram_controller_0|m_data[13] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector99~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_data[13] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_data[13] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X32_Y29_N26
dffeas \sdram0|new_sdram_controller_0|oe~_Duplicate_10 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram0|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|oe~_Duplicate_10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_10 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|oe~_Duplicate_10 .power_up = "high";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclone10lp_clkctrl \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .clock_type = "global clock";
defparam \ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N12
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector19~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector19~1_combout  = (!\sdram0|new_sdram_controller_0|m_state.010000000~q  & (!\sdram0|new_sdram_controller_0|m_state.001000000~q  & (!\sdram0|new_sdram_controller_0|m_state.000000100~q  & 
// \sdram0|new_sdram_controller_0|m_state.000000001~q )))

	.dataa(\sdram0|new_sdram_controller_0|m_state.010000000~q ),
	.datab(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000000100~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector19~1 .lut_mask = 16'h0100;
defparam \sdram0|new_sdram_controller_0|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N26
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector19~2 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector19~2_combout  = (\sdram0|new_sdram_controller_0|m_state.000000100~q  & (((\sdram0|new_sdram_controller_0|m_state.001000000~q  & !\sdram0|new_sdram_controller_0|refresh_request~q )) # 
// (!\sdram0|new_sdram_controller_0|m_next.010000000~q ))) # (!\sdram0|new_sdram_controller_0|m_state.000000100~q  & (\sdram0|new_sdram_controller_0|m_state.001000000~q  & (!\sdram0|new_sdram_controller_0|refresh_request~q )))

	.dataa(\sdram0|new_sdram_controller_0|m_state.000000100~q ),
	.datab(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.datac(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datad(\sdram0|new_sdram_controller_0|m_next.010000000~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector19~2 .lut_mask = 16'h0CAE;
defparam \sdram0|new_sdram_controller_0|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N8
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector0~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector0~0_combout  = (\sdram0|new_sdram_controller_0|i_state.000~q  & ((\sdram0|new_sdram_controller_0|i_cmd [3]) # (!\sdram0|new_sdram_controller_0|i_state.101~q )))

	.dataa(\sdram0|new_sdram_controller_0|i_state.000~q ),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|i_cmd [3]),
	.datad(\sdram0|new_sdram_controller_0|i_state.101~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector0~0 .lut_mask = 16'hA0AA;
defparam \sdram0|new_sdram_controller_0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N9
dffeas \sdram0|new_sdram_controller_0|i_cmd[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_cmd[3] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N16
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector19~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector19~0_combout  = (!\sdram0|new_sdram_controller_0|m_state.000000001~q  & ((\sdram0|new_sdram_controller_0|init_done~q  & (!\sdram0|new_sdram_controller_0|refresh_request~q )) # 
// (!\sdram0|new_sdram_controller_0|init_done~q  & ((!\sdram0|new_sdram_controller_0|i_cmd [3])))))

	.dataa(\sdram0|new_sdram_controller_0|init_done~q ),
	.datab(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.datac(\sdram0|new_sdram_controller_0|refresh_request~q ),
	.datad(\sdram0|new_sdram_controller_0|i_cmd [3]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector19~0 .lut_mask = 16'h0213;
defparam \sdram0|new_sdram_controller_0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N4
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector19~3 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector19~3_combout  = (!\sdram0|new_sdram_controller_0|Selector19~0_combout  & (((!\sdram0|new_sdram_controller_0|Selector19~1_combout  & !\sdram0|new_sdram_controller_0|Selector19~2_combout )) # 
// (!\sdram0|new_sdram_controller_0|active_cs_n~q )))

	.dataa(\sdram0|new_sdram_controller_0|Selector19~1_combout ),
	.datab(\sdram0|new_sdram_controller_0|active_cs_n~q ),
	.datac(\sdram0|new_sdram_controller_0|Selector19~2_combout ),
	.datad(\sdram0|new_sdram_controller_0|Selector19~0_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector19~3 .lut_mask = 16'h0037;
defparam \sdram0|new_sdram_controller_0|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X3_Y29_N18
dffeas \sdram0|new_sdram_controller_0|m_cmd[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram0|new_sdram_controller_0|Selector19~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_cmd[3] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_cmd[3] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X3_Y29_N32
dffeas \sdram0|new_sdram_controller_0|m_cmd[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram0|new_sdram_controller_0|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_cmd[2] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_cmd[2] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X23_Y29_N4
dffeas \sdram0|new_sdram_controller_0|m_cmd[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram0|new_sdram_controller_0|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_cmd[1] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_cmd[1] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X1_Y29_N4
dffeas \sdram0|new_sdram_controller_0|m_cmd[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram0|new_sdram_controller_0|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_cmd[0] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_cmd[0] .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N4
cyclone10lp_lcell_comb \wb32_avalon16|Selector32~0 (
// Equation(s):
// \wb32_avalon16|Selector32~0_combout  = (!\wb32_avalon16|state.state_write_wait_lo~q  & (!\wb32_avalon16|state.state_read_wait_hi~q  & (!\wb32_avalon16|state.state_read_wait_lo~q  & \wb32_avalon16|state.state_idle~q )))

	.dataa(\wb32_avalon16|state.state_write_wait_lo~q ),
	.datab(\wb32_avalon16|state.state_read_wait_hi~q ),
	.datac(\wb32_avalon16|state.state_read_wait_lo~q ),
	.datad(\wb32_avalon16|state.state_idle~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Selector32~0 .lut_mask = 16'h0100;
defparam \wb32_avalon16|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N22
cyclone10lp_lcell_comb \wb32_avalon16|Selector32~1 (
// Equation(s):
// \wb32_avalon16|Selector32~1_combout  = (\wb32_avalon16|Selector32~0_combout ) # ((\wb32_avalon16|state.state_write_wait_lo~q  & (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0] & 
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1])))

	.dataa(\wb32_avalon16|state.state_write_wait_lo~q ),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [0]),
	.datac(\wb32_avalon16|Selector32~0_combout ),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entries [1]),
	.cin(gnd),
	.combout(\wb32_avalon16|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Selector32~1 .lut_mask = 16'hF2F0;
defparam \wb32_avalon16|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N10
cyclone10lp_lcell_comb \wb32_avalon16|Selector32~2 (
// Equation(s):
// \wb32_avalon16|Selector32~2_combout  = (\wb32_avalon16|Selector32~1_combout ) # ((!\wb32_avalon16|state.state_idle~q  & ((!\wb32_avalon16|state~26_combout ) # (!\wb32_avalon16|wishbone_we_r~q ))))

	.dataa(\wb32_avalon16|state.state_idle~q ),
	.datab(\wb32_avalon16|Selector32~1_combout ),
	.datac(\wb32_avalon16|wishbone_we_r~q ),
	.datad(\wb32_avalon16|state~26_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Selector32~2 .lut_mask = 16'hCDDD;
defparam \wb32_avalon16|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N0
cyclone10lp_lcell_comb \wb32_avalon16|Selector32~4 (
// Equation(s):
// \wb32_avalon16|Selector32~4_combout  = (\wb32_avalon16|Selector32~3_combout  & (((\wb32_avalon16|avalon_sdram_byteenable_n_o [0] & \wb32_avalon16|Selector32~2_combout )))) # (!\wb32_avalon16|Selector32~3_combout  & 
// (((\wb32_avalon16|avalon_sdram_byteenable_n_o [0] & \wb32_avalon16|Selector32~2_combout )) # (!\wb32_avalon16|wishbone_sel_r [0])))

	.dataa(\wb32_avalon16|Selector32~3_combout ),
	.datab(\wb32_avalon16|wishbone_sel_r [0]),
	.datac(\wb32_avalon16|avalon_sdram_byteenable_n_o [0]),
	.datad(\wb32_avalon16|Selector32~2_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|Selector32~4_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Selector32~4 .lut_mask = 16'hF111;
defparam \wb32_avalon16|Selector32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N1
dffeas \wb32_avalon16|avalon_sdram_byteenable_n_o[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|Selector32~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset_n~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_byteenable_n_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_byteenable_n_o[0] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_byteenable_n_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N16
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|comb~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|comb~1_combout  = (!\wb32_avalon16|avalon_sdram_write_n_o~q  & \wb32_avalon16|avalon_sdram_byteenable_n_o [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb32_avalon16|avalon_sdram_write_n_o~q ),
	.datad(\wb32_avalon16|avalon_sdram_byteenable_n_o [0]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|comb~1 .lut_mask = 16'h0F00;
defparam \sdram0|new_sdram_controller_0|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N17
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|comb~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N18
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16]~feeder_combout  = \sdram0|new_sdram_controller_0|comb~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|comb~1_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N19
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N4
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[16]~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[16]~0_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [16]))) # (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [16]))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [16]),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [16]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[16]~0 .lut_mask = 16'hFA50;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N5
dffeas \sdram0|new_sdram_controller_0|active_dqm[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[16]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|active_rnw~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|active_dqm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_dqm[0] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|active_dqm[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N8
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector114~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector114~0_combout  = (\sdram0|new_sdram_controller_0|m_state.000000010~q  & (\sdram0|new_sdram_controller_0|active_dqm [0])) # (!\sdram0|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram0|new_sdram_controller_0|f_select~combout  & ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[16]~0_combout ))) # (!\sdram0|new_sdram_controller_0|f_select~combout  & 
// (\sdram0|new_sdram_controller_0|active_dqm [0]))))

	.dataa(\sdram0|new_sdram_controller_0|active_dqm [0]),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[16]~0_combout ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.datad(\sdram0|new_sdram_controller_0|f_select~combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector114~0 .lut_mask = 16'hACAA;
defparam \sdram0|new_sdram_controller_0|Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N18
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector86~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector86~0_combout  = (!\sdram0|new_sdram_controller_0|m_state.000001000~q  & (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & !\sdram0|new_sdram_controller_0|m_state.000000010~q ))

	.dataa(gnd),
	.datab(\sdram0|new_sdram_controller_0|m_state.000001000~q ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector86~0 .lut_mask = 16'h0003;
defparam \sdram0|new_sdram_controller_0|Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X14_Y29_N4
dffeas \sdram0|new_sdram_controller_0|m_dqm[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector114~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sdram0|new_sdram_controller_0|Selector86~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_dqm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_dqm[0] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_dqm[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X30_Y29_N18
dffeas \sdram0|new_sdram_controller_0|m_dqm[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector114~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sdram0|new_sdram_controller_0|Selector86~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_dqm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_dqm[1] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_dqm[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N26
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector94~6 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector94~6_combout  = (\sdram0|new_sdram_controller_0|Selector94~4_combout  & (!\sdram0|new_sdram_controller_0|m_state.010000000~q  & ((\sdram0|new_sdram_controller_0|m_state.000000001~q ) # 
// (!\sdram0|new_sdram_controller_0|init_done~q ))))

	.dataa(\sdram0|new_sdram_controller_0|Selector94~4_combout ),
	.datab(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.datac(\sdram0|new_sdram_controller_0|init_done~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.010000000~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector94~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector94~6 .lut_mask = 16'h008A;
defparam \sdram0|new_sdram_controller_0|Selector94~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N18
cyclone10lp_lcell_comb \wb32_avalon16|Selector54~0 (
// Equation(s):
// \wb32_avalon16|Selector54~0_combout  = (\wb32_avalon16|state.state_write_wait_lo~q ) # ((!\wb32_avalon16|state.state_read_wait_lo~q  & \wb32_avalon16|state.state_idle~q ))

	.dataa(gnd),
	.datab(\wb32_avalon16|state.state_read_wait_lo~q ),
	.datac(\wb32_avalon16|state.state_write_wait_lo~q ),
	.datad(\wb32_avalon16|state.state_idle~q ),
	.cin(gnd),
	.combout(\wb32_avalon16|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Selector54~0 .lut_mask = 16'hF3F0;
defparam \wb32_avalon16|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N16
cyclone10lp_lcell_comb \wb32_avalon16|Selector54~1 (
// Equation(s):
// \wb32_avalon16|Selector54~1_combout  = (\wb32_avalon16|Selector54~0_combout ) # ((!\wb32_avalon16|state.state_idle~q  & ((!\wb32_avalon16|state~26_combout ) # (!\wb32_avalon16|wishbone_we_r~q ))))

	.dataa(\wb32_avalon16|state.state_idle~q ),
	.datab(\wb32_avalon16|Selector54~0_combout ),
	.datac(\wb32_avalon16|wishbone_we_r~q ),
	.datad(\wb32_avalon16|state~26_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Selector54~1 .lut_mask = 16'hCDDD;
defparam \wb32_avalon16|Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N30
cyclone10lp_lcell_comb \wb32_avalon16|Selector54~2 (
// Equation(s):
// \wb32_avalon16|Selector54~2_combout  = (\wb32_avalon16|Selector8~0_combout ) # ((\wb32_avalon16|state.state_read_wait_hi~q ) # ((\wb32_avalon16|avalon_sdram_address_o [0] & \wb32_avalon16|Selector54~1_combout )))

	.dataa(\wb32_avalon16|Selector8~0_combout ),
	.datab(\wb32_avalon16|state.state_read_wait_hi~q ),
	.datac(\wb32_avalon16|avalon_sdram_address_o [0]),
	.datad(\wb32_avalon16|Selector54~1_combout ),
	.cin(gnd),
	.combout(\wb32_avalon16|Selector54~2_combout ),
	.cout());
// synopsys translate_off
defparam \wb32_avalon16|Selector54~2 .lut_mask = 16'hFEEE;
defparam \wb32_avalon16|Selector54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N31
dffeas \wb32_avalon16|avalon_sdram_address_o[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|Selector54~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_address_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_address_o[0] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_address_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N2
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18]~feeder_combout  = \wb32_avalon16|avalon_sdram_address_o [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|avalon_sdram_address_o [0]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N3
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N28
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18]~feeder (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18]~feeder_combout  = \wb32_avalon16|avalon_sdram_address_o [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb32_avalon16|avalon_sdram_address_o [0]),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18]~feeder .lut_mask = 16'hFF00;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N29
dffeas \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N6
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[18]~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[18]~1_combout  = (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [18])) # (!\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [18])))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_1 [18]),
	.datab(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|entry_0 [18]),
	.datac(gnd),
	.datad(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[18]~1 .lut_mask = 16'hAACC;
defparam \sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N7
dffeas \sdram0|new_sdram_controller_0|active_addr[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[18]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|active_rnw~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|active_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|active_addr[0] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|active_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N0
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector94~2 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector94~2_combout  = (!\sdram0|new_sdram_controller_0|WideOr9~1_combout  & ((\sdram0|new_sdram_controller_0|f_select~combout  & 
// (\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[18]~1_combout )) # (!\sdram0|new_sdram_controller_0|f_select~combout  & ((\sdram0|new_sdram_controller_0|active_addr [0])))))

	.dataa(\sdram0|new_sdram_controller_0|the_sdram_new_sdram_controller_0_input_efifo_module|rd_data[18]~1_combout ),
	.datab(\sdram0|new_sdram_controller_0|WideOr9~1_combout ),
	.datac(\sdram0|new_sdram_controller_0|active_addr [0]),
	.datad(\sdram0|new_sdram_controller_0|f_select~combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector94~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector94~2 .lut_mask = 16'h2230;
defparam \sdram0|new_sdram_controller_0|Selector94~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N1
dffeas \sdram0|new_sdram_controller_0|m_addr[0]~_Duplicate_1 (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector94~5_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_addr[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_addr[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_addr[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N13
dffeas \sdram0|new_sdram_controller_0|i_addr[11] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram0|new_sdram_controller_0|i_state.111~q ),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|i_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|i_addr[11] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|i_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N12
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector94~3 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector94~3_combout  = (\sdram0|new_sdram_controller_0|m_state.001000000~q ) # ((!\sdram0|new_sdram_controller_0|m_state.000000001~q  & (!\sdram0|new_sdram_controller_0|i_addr [11] & 
// !\sdram0|new_sdram_controller_0|init_done~q )))

	.dataa(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.datab(\sdram0|new_sdram_controller_0|m_state.000000001~q ),
	.datac(\sdram0|new_sdram_controller_0|i_addr [11]),
	.datad(\sdram0|new_sdram_controller_0|init_done~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector94~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector94~3 .lut_mask = 16'hAAAB;
defparam \sdram0|new_sdram_controller_0|Selector94~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N0
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector94~5 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector94~5_combout  = (\sdram0|new_sdram_controller_0|Selector94~2_combout ) # ((\sdram0|new_sdram_controller_0|Selector94~3_combout ) # ((!\sdram0|new_sdram_controller_0|Selector94~6_combout  & 
// \sdram0|new_sdram_controller_0|m_addr[0]~_Duplicate_1_q )))

	.dataa(\sdram0|new_sdram_controller_0|Selector94~6_combout ),
	.datab(\sdram0|new_sdram_controller_0|Selector94~2_combout ),
	.datac(\sdram0|new_sdram_controller_0|m_addr[0]~_Duplicate_1_q ),
	.datad(\sdram0|new_sdram_controller_0|Selector94~3_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector94~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector94~5 .lut_mask = 16'hFFDC;
defparam \sdram0|new_sdram_controller_0|Selector94~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X14_Y29_N11
dffeas \sdram0|new_sdram_controller_0|m_addr[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector94~5_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_addr[0] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N16
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector93~0 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector93~0_combout  = (!\sdram0|new_sdram_controller_0|i_addr [11] & (!\sdram0|new_sdram_controller_0|m_state.000001000~q  & (!\sdram0|new_sdram_controller_0|m_state.000010000~q  & 
// !\sdram0|new_sdram_controller_0|m_state.000000010~q )))

	.dataa(\sdram0|new_sdram_controller_0|i_addr [11]),
	.datab(\sdram0|new_sdram_controller_0|m_state.000001000~q ),
	.datac(\sdram0|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector93~0 .lut_mask = 16'h0001;
defparam \sdram0|new_sdram_controller_0|Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X7_Y29_N32
dffeas \sdram0|new_sdram_controller_0|m_addr[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector93~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.ena(\sdram0|new_sdram_controller_0|Selector94~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_addr[1] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_addr[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X5_Y29_N25
dffeas \sdram0|new_sdram_controller_0|m_addr[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector93~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.ena(\sdram0|new_sdram_controller_0|Selector94~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_addr[2] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_addr[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X23_Y29_N11
dffeas \sdram0|new_sdram_controller_0|m_addr[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector93~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.ena(\sdram0|new_sdram_controller_0|Selector94~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_addr[3] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_addr[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X21_Y29_N11
dffeas \sdram0|new_sdram_controller_0|m_addr[4] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector86~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.ena(\sdram0|new_sdram_controller_0|Selector94~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_addr[4] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_addr[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X39_Y29_N32
dffeas \sdram0|new_sdram_controller_0|m_addr[5] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector86~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.ena(\sdram0|new_sdram_controller_0|Selector94~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_addr[5] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_addr[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X26_Y29_N18
dffeas \sdram0|new_sdram_controller_0|m_addr[6] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector93~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.ena(\sdram0|new_sdram_controller_0|Selector94~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_addr[6] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_addr[6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X32_Y29_N4
dffeas \sdram0|new_sdram_controller_0|m_addr[7] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector93~0_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.ena(\sdram0|new_sdram_controller_0|Selector94~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_addr[7] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N6
cyclone10lp_lcell_comb \sdram0|new_sdram_controller_0|Selector86~1 (
// Equation(s):
// \sdram0|new_sdram_controller_0|Selector86~1_combout  = (\sdram0|new_sdram_controller_0|m_state.001000000~q ) # ((!\sdram0|new_sdram_controller_0|i_addr [11] & (!\sdram0|new_sdram_controller_0|m_state.000000010~q  & 
// \sdram0|new_sdram_controller_0|WideOr9~1_combout )))

	.dataa(\sdram0|new_sdram_controller_0|i_addr [11]),
	.datab(\sdram0|new_sdram_controller_0|m_state.000000010~q ),
	.datac(\sdram0|new_sdram_controller_0|m_state.001000000~q ),
	.datad(\sdram0|new_sdram_controller_0|WideOr9~1_combout ),
	.cin(gnd),
	.combout(\sdram0|new_sdram_controller_0|Selector86~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|Selector86~1 .lut_mask = 16'hF1F0;
defparam \sdram0|new_sdram_controller_0|Selector86~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X39_Y29_N4
dffeas \sdram0|new_sdram_controller_0|m_addr[8] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector86~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|Selector94~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_addr[8] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_addr[8] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X32_Y29_N11
dffeas \sdram0|new_sdram_controller_0|m_addr[9] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector86~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|Selector94~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_addr[9] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_addr[9] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X11_Y29_N32
dffeas \sdram0|new_sdram_controller_0|m_addr[10] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector86~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|Selector94~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_addr[10] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_addr[10] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X37_Y29_N18
dffeas \sdram0|new_sdram_controller_0|m_addr[11] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram0|new_sdram_controller_0|Selector86~1_combout ),
	.asdata(vcc),
	.clrn(\sdram0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram0|new_sdram_controller_0|Selector94~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram0|new_sdram_controller_0|m_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram0|new_sdram_controller_0|m_addr[11] .is_wysiwyg = "true";
defparam \sdram0|new_sdram_controller_0|m_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N30
cyclone10lp_lcell_comb \wishbone_uart_lite0|req~0 (
// Equation(s):
// \wishbone_uart_lite0|req~0_combout  = (\sdram_naked_master0|wishbone_cyc_o~q  & (\wb_conmax_top0|m0|s1_cyc_o~q  & ((\sdram_naked_master0|state.state_print~q ) # (\sdram_naked_master0|state.state_print_wait~q ))))

	.dataa(\sdram_naked_master0|state.state_print~q ),
	.datab(\sdram_naked_master0|state.state_print_wait~q ),
	.datac(\sdram_naked_master0|wishbone_cyc_o~q ),
	.datad(\wb_conmax_top0|m0|s1_cyc_o~q ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|req~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|req~0 .lut_mask = 16'hE000;
defparam \wishbone_uart_lite0|req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector12~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector12~0_combout  = (((\wishbone_uart_lite0|state.StateIdle~q ) # (!\sdram_naked_master0|wishbone_we_o~q )) # (!\wb_conmax_top0|s1|m0_cyc_r~q )) # (!\wishbone_uart_lite0|req~0_combout )

	.dataa(\wishbone_uart_lite0|req~0_combout ),
	.datab(\wb_conmax_top0|s1|m0_cyc_r~q ),
	.datac(\wishbone_uart_lite0|state.StateIdle~q ),
	.datad(\sdram_naked_master0|wishbone_we_o~q ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector12~0 .lut_mask = 16'hF7FF;
defparam \wishbone_uart_lite0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector11~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector11~0_combout  = ((\sdram_naked_master0|wishbone_data_o [0]) # ((!\wb_conmax_top0|s1|m0_cyc_r~q ) # (!\wishbone_uart_lite0|req~0_combout ))) # (!\sdram_naked_master0|wishbone_we_o~q )

	.dataa(\sdram_naked_master0|wishbone_we_o~q ),
	.datab(\sdram_naked_master0|wishbone_data_o [0]),
	.datac(\wishbone_uart_lite0|req~0_combout ),
	.datad(\wb_conmax_top0|s1|m0_cyc_r~q ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector11~0 .lut_mask = 16'hDFFF;
defparam \wishbone_uart_lite0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cyclone10lp_lcell_comb \wishbone_uart_lite0|send_pattern[1]~feeder (
// Equation(s):
// \wishbone_uart_lite0|send_pattern[1]~feeder_combout  = \wishbone_uart_lite0|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wishbone_uart_lite0|Selector11~0_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|send_pattern[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern[1]~feeder .lut_mask = 16'hFF00;
defparam \wishbone_uart_lite0|send_pattern[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector10~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector10~0_combout  = ((\sdram_naked_master0|wishbone_data_o [1]) # ((!\wb_conmax_top0|s1|m0_cyc_r~q ) # (!\wishbone_uart_lite0|req~0_combout ))) # (!\sdram_naked_master0|wishbone_we_o~q )

	.dataa(\sdram_naked_master0|wishbone_we_o~q ),
	.datab(\sdram_naked_master0|wishbone_data_o [1]),
	.datac(\wishbone_uart_lite0|req~0_combout ),
	.datad(\wb_conmax_top0|s1|m0_cyc_r~q ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector10~0 .lut_mask = 16'hDFFF;
defparam \wishbone_uart_lite0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
cyclone10lp_lcell_comb \wishbone_uart_lite0|send_pattern[2]~feeder (
// Equation(s):
// \wishbone_uart_lite0|send_pattern[2]~feeder_combout  = \wishbone_uart_lite0|Selector10~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wishbone_uart_lite0|Selector10~0_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|send_pattern[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern[2]~feeder .lut_mask = 16'hFF00;
defparam \wishbone_uart_lite0|send_pattern[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector9~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector9~0_combout  = (((\sdram_naked_master0|wishbone_data_o [2]) # (!\sdram_naked_master0|wishbone_we_o~q )) # (!\wb_conmax_top0|s1|m0_cyc_r~q )) # (!\wishbone_uart_lite0|req~0_combout )

	.dataa(\wishbone_uart_lite0|req~0_combout ),
	.datab(\wb_conmax_top0|s1|m0_cyc_r~q ),
	.datac(\sdram_naked_master0|wishbone_we_o~q ),
	.datad(\sdram_naked_master0|wishbone_data_o [2]),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector9~0 .lut_mask = 16'hFF7F;
defparam \wishbone_uart_lite0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
cyclone10lp_lcell_comb \wishbone_uart_lite0|send_pattern[3]~feeder (
// Equation(s):
// \wishbone_uart_lite0|send_pattern[3]~feeder_combout  = \wishbone_uart_lite0|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wishbone_uart_lite0|Selector9~0_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|send_pattern[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern[3]~feeder .lut_mask = 16'hFF00;
defparam \wishbone_uart_lite0|send_pattern[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector8~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector8~0_combout  = ((\sdram_naked_master0|wishbone_data_o [3]) # ((!\wb_conmax_top0|s1|m0_cyc_r~q ) # (!\sdram_naked_master0|wishbone_we_o~q ))) # (!\wishbone_uart_lite0|req~0_combout )

	.dataa(\wishbone_uart_lite0|req~0_combout ),
	.datab(\sdram_naked_master0|wishbone_data_o [3]),
	.datac(\sdram_naked_master0|wishbone_we_o~q ),
	.datad(\wb_conmax_top0|s1|m0_cyc_r~q ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector8~0 .lut_mask = 16'hDFFF;
defparam \wishbone_uart_lite0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N30
cyclone10lp_lcell_comb \wishbone_uart_lite0|send_pattern[4]~feeder (
// Equation(s):
// \wishbone_uart_lite0|send_pattern[4]~feeder_combout  = \wishbone_uart_lite0|Selector8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wishbone_uart_lite0|Selector8~0_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|send_pattern[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern[4]~feeder .lut_mask = 16'hFF00;
defparam \wishbone_uart_lite0|send_pattern[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector7~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector7~0_combout  = (((\sdram_naked_master0|wishbone_data_o [4]) # (!\sdram_naked_master0|wishbone_we_o~q )) # (!\wb_conmax_top0|s1|m0_cyc_r~q )) # (!\wishbone_uart_lite0|req~0_combout )

	.dataa(\wishbone_uart_lite0|req~0_combout ),
	.datab(\wb_conmax_top0|s1|m0_cyc_r~q ),
	.datac(\sdram_naked_master0|wishbone_we_o~q ),
	.datad(\sdram_naked_master0|wishbone_data_o [4]),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector7~0 .lut_mask = 16'hFF7F;
defparam \wishbone_uart_lite0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N14
cyclone10lp_lcell_comb \wishbone_uart_lite0|send_pattern[5]~feeder (
// Equation(s):
// \wishbone_uart_lite0|send_pattern[5]~feeder_combout  = \wishbone_uart_lite0|Selector7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wishbone_uart_lite0|Selector7~0_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|send_pattern[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern[5]~feeder .lut_mask = 16'hFF00;
defparam \wishbone_uart_lite0|send_pattern[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector6~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector6~0_combout  = ((\sdram_naked_master0|wishbone_data_o [5]) # ((!\wb_conmax_top0|s1|m0_cyc_r~q ) # (!\sdram_naked_master0|wishbone_we_o~q ))) # (!\wishbone_uart_lite0|req~0_combout )

	.dataa(\wishbone_uart_lite0|req~0_combout ),
	.datab(\sdram_naked_master0|wishbone_data_o [5]),
	.datac(\sdram_naked_master0|wishbone_we_o~q ),
	.datad(\wb_conmax_top0|s1|m0_cyc_r~q ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector6~0 .lut_mask = 16'hDFFF;
defparam \wishbone_uart_lite0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N4
cyclone10lp_lcell_comb \wishbone_uart_lite0|send_pattern[6]~feeder (
// Equation(s):
// \wishbone_uart_lite0|send_pattern[6]~feeder_combout  = \wishbone_uart_lite0|Selector6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wishbone_uart_lite0|Selector6~0_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|send_pattern[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern[6]~feeder .lut_mask = 16'hFF00;
defparam \wishbone_uart_lite0|send_pattern[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector5~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector5~0_combout  = ((\sdram_naked_master0|wishbone_data_o [6]) # ((!\wb_conmax_top0|s1|m0_cyc_r~q ) # (!\sdram_naked_master0|wishbone_we_o~q ))) # (!\wishbone_uart_lite0|req~0_combout )

	.dataa(\wishbone_uart_lite0|req~0_combout ),
	.datab(\sdram_naked_master0|wishbone_data_o [6]),
	.datac(\sdram_naked_master0|wishbone_we_o~q ),
	.datad(\wb_conmax_top0|s1|m0_cyc_r~q ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector5~0 .lut_mask = 16'hDFFF;
defparam \wishbone_uart_lite0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cyclone10lp_lcell_comb \wishbone_uart_lite0|send_pattern[7]~feeder (
// Equation(s):
// \wishbone_uart_lite0|send_pattern[7]~feeder_combout  = \wishbone_uart_lite0|Selector5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wishbone_uart_lite0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|send_pattern[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern[7]~feeder .lut_mask = 16'hFF00;
defparam \wishbone_uart_lite0|send_pattern[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector4~0 (
// Equation(s):
// \wishbone_uart_lite0|Selector4~0_combout  = ((\sdram_naked_master0|wishbone_data_o [7]) # ((!\wb_conmax_top0|s1|m0_cyc_r~q ) # (!\wishbone_uart_lite0|req~0_combout ))) # (!\sdram_naked_master0|wishbone_we_o~q )

	.dataa(\sdram_naked_master0|wishbone_we_o~q ),
	.datab(\sdram_naked_master0|wishbone_data_o [7]),
	.datac(\wishbone_uart_lite0|req~0_combout ),
	.datad(\wb_conmax_top0|s1|m0_cyc_r~q ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector4~0 .lut_mask = 16'hDFFF;
defparam \wishbone_uart_lite0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
cyclone10lp_lcell_comb \wishbone_uart_lite0|send_pattern[8]~feeder (
// Equation(s):
// \wishbone_uart_lite0|send_pattern[8]~feeder_combout  = \wishbone_uart_lite0|Selector4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wishbone_uart_lite0|Selector4~0_combout ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|send_pattern[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern[8]~feeder .lut_mask = 16'hFF00;
defparam \wishbone_uart_lite0|send_pattern[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N21
dffeas \wishbone_uart_lite0|send_pattern[8] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|send_pattern[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\wishbone_uart_lite0|state.StateReq~q ),
	.ena(\wishbone_uart_lite0|send_bitcnt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_pattern [8]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern[8] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_pattern[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N23
dffeas \wishbone_uart_lite0|send_pattern[7] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|send_pattern[7]~feeder_combout ),
	.asdata(\wishbone_uart_lite0|send_pattern [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\wishbone_uart_lite0|state.StateReq~q ),
	.ena(\wishbone_uart_lite0|send_bitcnt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_pattern [7]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern[7] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_pattern[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N5
dffeas \wishbone_uart_lite0|send_pattern[6] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|send_pattern[6]~feeder_combout ),
	.asdata(\wishbone_uart_lite0|send_pattern [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\wishbone_uart_lite0|state.StateReq~q ),
	.ena(\wishbone_uart_lite0|send_bitcnt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_pattern [6]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern[6] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_pattern[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N15
dffeas \wishbone_uart_lite0|send_pattern[5] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|send_pattern[5]~feeder_combout ),
	.asdata(\wishbone_uart_lite0|send_pattern [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\wishbone_uart_lite0|state.StateReq~q ),
	.ena(\wishbone_uart_lite0|send_bitcnt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_pattern [5]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern[5] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_pattern[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N31
dffeas \wishbone_uart_lite0|send_pattern[4] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|send_pattern[4]~feeder_combout ),
	.asdata(\wishbone_uart_lite0|send_pattern [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\wishbone_uart_lite0|state.StateReq~q ),
	.ena(\wishbone_uart_lite0|send_bitcnt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_pattern [4]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern[4] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_pattern[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N27
dffeas \wishbone_uart_lite0|send_pattern[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|send_pattern[3]~feeder_combout ),
	.asdata(\wishbone_uart_lite0|send_pattern [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\wishbone_uart_lite0|state.StateReq~q ),
	.ena(\wishbone_uart_lite0|send_bitcnt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_pattern [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern[3] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_pattern[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N9
dffeas \wishbone_uart_lite0|send_pattern[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|send_pattern[2]~feeder_combout ),
	.asdata(\wishbone_uart_lite0|send_pattern [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\wishbone_uart_lite0|state.StateReq~q ),
	.ena(\wishbone_uart_lite0|send_bitcnt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_pattern [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern[2] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_pattern[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \wishbone_uart_lite0|send_pattern[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|send_pattern[1]~feeder_combout ),
	.asdata(\wishbone_uart_lite0|send_pattern [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\wishbone_uart_lite0|state.StateReq~q ),
	.ena(\wishbone_uart_lite0|send_bitcnt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_pattern [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern[1] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_pattern[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector12~1 (
// Equation(s):
// \wishbone_uart_lite0|Selector12~1_combout  = (\wishbone_uart_lite0|Selector12~0_combout  & ((\wishbone_uart_lite0|send_pattern~0_combout  & ((\wishbone_uart_lite0|send_pattern [0]))) # (!\wishbone_uart_lite0|send_pattern~0_combout  & 
// (\wishbone_uart_lite0|send_pattern [1]))))

	.dataa(\wishbone_uart_lite0|Selector12~0_combout ),
	.datab(\wishbone_uart_lite0|send_pattern [1]),
	.datac(\wishbone_uart_lite0|send_pattern~0_combout ),
	.datad(\wishbone_uart_lite0|send_pattern [0]),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector12~1 .lut_mask = 16'hA808;
defparam \wishbone_uart_lite0|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cyclone10lp_lcell_comb \wishbone_uart_lite0|Selector12~2 (
// Equation(s):
// \wishbone_uart_lite0|Selector12~2_combout  = (\wishbone_uart_lite0|Selector12~1_combout ) # ((\wishbone_uart_lite0|Selector12~0_combout  & !\wishbone_uart_lite0|state.StateReq~q ))

	.dataa(\wishbone_uart_lite0|Selector12~1_combout ),
	.datab(\wishbone_uart_lite0|Selector12~0_combout ),
	.datac(gnd),
	.datad(\wishbone_uart_lite0|state.StateReq~q ),
	.cin(gnd),
	.combout(\wishbone_uart_lite0|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \wishbone_uart_lite0|Selector12~2 .lut_mask = 16'hAAEE;
defparam \wishbone_uart_lite0|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N29
dffeas \wishbone_uart_lite0|send_pattern[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wishbone_uart_lite0|Selector12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset_n~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wishbone_uart_lite0|send_pattern [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wishbone_uart_lite0|send_pattern[0] .is_wysiwyg = "true";
defparam \wishbone_uart_lite0|send_pattern[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N5
dffeas \wb32_avalon16|avalon_sdram_readdata_valid_r (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_readdata_valid_r~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_readdata_valid_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_valid_r .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_readdata_valid_r .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N15
dffeas \wb32_avalon16|avalon_sdram_waitrequest_r (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_waitrequest_r~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_waitrequest_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_waitrequest_r .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_waitrequest_r .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y27_N5
dffeas \wb32_avalon16|avalon_sdram_readdata_r[0] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_readdata_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_readdata_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[0] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_readdata_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y27_N11
dffeas \wb32_avalon16|avalon_sdram_readdata_r[1] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_readdata_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_readdata_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[1] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_readdata_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y27_N13
dffeas \wb32_avalon16|avalon_sdram_readdata_r[2] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_readdata_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_readdata_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[2] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_readdata_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y27_N19
dffeas \wb32_avalon16|avalon_sdram_readdata_r[3] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_readdata_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_readdata_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[3] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_readdata_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y27_N21
dffeas \wb32_avalon16|avalon_sdram_readdata_r[4] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_readdata_r[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_readdata_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[4] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_readdata_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y27_N23
dffeas \wb32_avalon16|avalon_sdram_readdata_r[5] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_readdata_r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_readdata_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[5] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_readdata_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y27_N27
dffeas \wb32_avalon16|avalon_sdram_readdata_r[6] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_readdata_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_readdata_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[6] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_readdata_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y27_N29
dffeas \wb32_avalon16|avalon_sdram_readdata_r[7] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_readdata_r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_readdata_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[7] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_readdata_r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N1
dffeas \wb32_avalon16|avalon_sdram_readdata_r[8] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_readdata_r[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_readdata_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[8] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_readdata_r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N1
dffeas \wb32_avalon16|avalon_sdram_readdata_r[9] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_readdata_r[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_readdata_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[9] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_readdata_r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N1
dffeas \wb32_avalon16|avalon_sdram_readdata_r[10] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_readdata_r[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_readdata_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[10] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_readdata_r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y27_N1
dffeas \wb32_avalon16|avalon_sdram_readdata_r[11] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_readdata_r[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_readdata_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[11] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_readdata_r[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N1
dffeas \wb32_avalon16|avalon_sdram_readdata_r[12] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_readdata_r[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_readdata_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[12] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_readdata_r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N1
dffeas \wb32_avalon16|avalon_sdram_readdata_r[13] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_readdata_r[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_readdata_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[13] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_readdata_r[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N1
dffeas \wb32_avalon16|avalon_sdram_readdata_r[14] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_readdata_r[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_readdata_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[14] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_readdata_r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y28_N1
dffeas \wb32_avalon16|avalon_sdram_readdata_r[15] (
	.clk(\ip_pll_sdram0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\wb32_avalon16|avalon_sdram_readdata_r[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb32_avalon16|avalon_sdram_readdata_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \wb32_avalon16|avalon_sdram_readdata_r[15] .is_wysiwyg = "true";
defparam \wb32_avalon16|avalon_sdram_readdata_r[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cyclone10lp_io_ibuf \uart_rxd_i~input (
	.i(uart_rxd_i),
	.ibar(gnd),
	.o(\uart_rxd_i~input_o ));
// synopsys translate_off
defparam \uart_rxd_i~input .bus_hold = "false";
defparam \uart_rxd_i~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
