Simulator Type 2 Interface Hardware<br>
Rev B 12/2017<br>
Added CRO pin test point TP7<br>
Rev C 09/2018<br>
Adjusted voltage regulator position and add lead forming guide<br>
Rev D 01/2019<br>
Adjusted C1 position to better accommodate alternative TSR-1-2450 voltage regulator<br>
Added second serial transmit pin to data RJ45 for future use.

<pre>
Note VR library package is 90deg to VR on board
VR package bolt hole centre Y = +0.19
VR package pad centres Y = -0.4
VR package drill size = 0.044
Hence bolt hole centre Y to pad hole centre Y = 0.4 + 0.19 = 0.59
Half the pad hole = 0.044 / 2 = 0.022
Hence bolt hole centre Y to nearer edge of pad holes Y = 0.59 - 0.022 = 0.568

Top edge of board Y = 3.15
Old VR location Y = 2.65
Hence edge to centre line of bolt hole must be 3.15 - 0.568 = 2.582
Hence new VR location Y = 2.582
(Delta = 0.068)

VR package tplace silk right edge X = +0.205
VR package tplace silk left edge X = -0.205
VR package bolt hole centre X = 0

VR tOrigin on board X = 1.35
Bolt hole centre on board X = 1.35 + 0.19 = 1.54
Hence silk screen guide line  at
X = 1.54 + 0.205 = 1.754
X = 1.54 - 0.205 = 1.335

VR package top edge silkscreen Y = +0.325
Hence bolt hole centre to top edge = 0.325 - 0.19 = 0.135
Bolt hole centre on board Y = 2.582
Hence edge of silk screen guide line Y = 2.582 - 0.135 = 2.447
This allows the edge of the board to be used as a guide for forming the VR legs
</pre>

Rev E 05/2019<br>
Added Murata ceramic resonator and adjusted board layout to suit.<br>
8MHz - CSTLS8M00G53-B0
