{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678870832239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678870832239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 17:00:32 2023 " "Processing started: Wed Mar 15 17:00:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678870832239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678870832239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off binary_to_bcd_converter -c binary_to_bcd_converter " "Command: quartus_map --read_settings_files=on --write_settings_files=off binary_to_bcd_converter -c binary_to_bcd_converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678870832239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1678870832432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd_converter.v 2 2 " "Found 2 design units, including 2 entities, in source file binary_to_bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd_converter " "Found entity 1: binary_to_bcd_converter" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678870832459 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg_display " "Found entity 2: seg_display" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678870832459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678870832459 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(62) " "Verilog HDL error at binary_to_bcd_converter.v(62): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 62 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832459 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(63) " "Verilog HDL error at binary_to_bcd_converter.v(63): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(64) " "Verilog HDL error at binary_to_bcd_converter.v(64): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 64 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(65) " "Verilog HDL error at binary_to_bcd_converter.v(65): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 65 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(66) " "Verilog HDL error at binary_to_bcd_converter.v(66): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 66 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(67) " "Verilog HDL error at binary_to_bcd_converter.v(67): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 67 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(68) " "Verilog HDL error at binary_to_bcd_converter.v(68): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 68 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(69) " "Verilog HDL error at binary_to_bcd_converter.v(69): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 69 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(70) " "Verilog HDL error at binary_to_bcd_converter.v(70): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 70 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(71) " "Verilog HDL error at binary_to_bcd_converter.v(71): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 71 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(72) " "Verilog HDL error at binary_to_bcd_converter.v(72): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 72 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(76) " "Verilog HDL error at binary_to_bcd_converter.v(76): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 76 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(77) " "Verilog HDL error at binary_to_bcd_converter.v(77): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 77 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(78) " "Verilog HDL error at binary_to_bcd_converter.v(78): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 78 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(79) " "Verilog HDL error at binary_to_bcd_converter.v(79): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 79 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(80) " "Verilog HDL error at binary_to_bcd_converter.v(80): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 80 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(81) " "Verilog HDL error at binary_to_bcd_converter.v(81): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 81 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(82) " "Verilog HDL error at binary_to_bcd_converter.v(82): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 82 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "seg_out binary_to_bcd_converter.v(83) " "Verilog HDL error at binary_to_bcd_converter.v(83): object \"seg_out\" is not declared" {  } { { "binary_to_bcd_converter.v" "" { Text "D:/altera/binary_to_bcd_converter/binary_to_bcd_converter.v" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1678870832460 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678870832504 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 15 17:00:32 2023 " "Processing ended: Wed Mar 15 17:00:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678870832504 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678870832504 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678870832504 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678870832504 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 0 s " "Quartus II Full Compilation was unsuccessful. 21 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678870833078 ""}
