# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/clock_divider.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/fsm.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/reg_out_fsm.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" \
"../../../../Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
