// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "LC3FPGA")
  (DATE "03/03/2019 12:19:04")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3435:3435:3435) (3347:3347:3347))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3221:3221:3221) (3018:3018:3018))
        (IOPATH i o (3713:3713:3713) (3750:3750:3750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2543:2543:2543) (2509:2509:2509))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2259:2259:2259) (2088:2088:2088))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1779:1779:1779) (1670:1670:1670))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2952:2952:2952) (2791:2791:2791))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2130:2130:2130) (2052:2052:2052))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1342:1342:1342) (1225:1225:1225))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1064:1064:1064) (953:953:953))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1349:1349:1349) (1234:1234:1234))
        (IOPATH i o (2538:2538:2538) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1100:1100:1100) (992:992:992))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1623:1623:1623) (1486:1486:1486))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1436:1436:1436) (1334:1334:1334))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1179:1179:1179) (1088:1088:1088))
        (IOPATH i o (3639:3639:3639) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1740:1740:1740) (1643:1643:1643))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1697:1697:1697) (1581:1581:1581))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1446:1446:1446) (1363:1363:1363))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1409:1409:1409) (1303:1303:1303))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1355:1355:1355) (1245:1245:1245))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1460:1460:1460) (1363:1363:1363))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1522:1522:1522) (1447:1447:1447))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1357:1357:1357) (1230:1230:1230))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1104:1104:1104) (994:994:994))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2209:2209:2209) (2142:2142:2142))
        (IOPATH i o (4330:4330:4330) (3890:3890:3890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1956:1956:1956) (1828:1828:1828))
        (IOPATH i o (2471:2471:2471) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1888:1888:1888) (1812:1812:1812))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2227:2227:2227) (2134:2134:2134))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2714:2714:2714) (2566:2566:2566))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4397:4397:4397) (4052:4052:4052))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5694:5694:5694) (5476:5476:5476))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2286:2286:2286) (2265:2265:2265))
        (IOPATH i o (2471:2471:2471) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2073:2073:2073) (1991:1991:1991))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2529:2529:2529) (2470:2470:2470))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3422:3422:3422) (3322:3322:3322))
        (IOPATH i o (4320:4320:4320) (3880:3880:3880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2895:2895:2895) (2857:2857:2857))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3152:3152:3152) (3091:3091:3091))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1046:1046:1046) (917:917:917))
        (IOPATH i o (2531:2531:2531) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2884:2884:2884) (2826:2826:2826))
        (IOPATH i o (2541:2541:2541) (2444:2444:2444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3717:3717:3717) (3638:3638:3638))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3121:3121:3121) (3179:3179:3179))
        (IOPATH i o (2434:2434:2434) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4698:4698:4698) (4595:4595:4595))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3926:3926:3926) (3696:3696:3696))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2948:2948:2948) (2846:2846:2846))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3933:3933:3933) (3786:3786:3786))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3449:3449:3449) (3257:3257:3257))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3916:3916:3916) (3828:3828:3828))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3859:3859:3859) (3721:3721:3721))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4605:4605:4605) (4357:4357:4357))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2829:2829:2829) (2805:2805:2805))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4357:4357:4357) (4237:4237:4237))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3694:3694:3694) (3564:3564:3564))
        (IOPATH i o (3703:3703:3703) (3740:3740:3740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5294:5294:5294) (5177:5177:5177))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5394:5394:5394) (5162:5162:5162))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4030:4030:4030) (3912:3912:3912))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5282:5282:5282) (5144:5144:5144))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3880:3880:3880) (3874:3874:3874))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4344:4344:4344) (4192:4192:4192))
        (IOPATH i o (3693:3693:3693) (3730:3730:3730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5860:5860:5860) (5834:5834:5834))
        (IOPATH i o (2489:2489:2489) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4142:4142:4142) (4371:4371:4371))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2411:2411:2411))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4120:4120:4120) (4343:4343:4343))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2137:2137:2137))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1017:1017:1017))
        (PORT datab (1055:1055:1055) (1046:1046:1046))
        (PORT datad (1026:1026:1026) (1015:1015:1015))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (211:211:211) (252:252:252))
        (PORT datad (240:240:240) (269:269:269))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (715:715:715))
        (PORT datab (242:242:242) (269:269:269))
        (PORT datac (784:784:784) (817:817:817))
        (PORT datad (805:805:805) (834:834:834))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1008:1008:1008) (985:985:985))
        (PORT datad (961:961:961) (934:934:934))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (715:715:715))
        (PORT datab (776:776:776) (804:804:804))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (614:614:614) (566:566:566))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1062:1062:1062))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (579:579:579) (540:540:540))
        (PORT datad (369:369:369) (347:347:347))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|ir\|register\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (646:646:646) (617:617:617))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (410:410:410))
        (PORT datad (1017:1017:1017) (1022:1022:1022))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (876:876:876))
        (PORT datab (880:880:880) (924:924:924))
        (PORT datac (1034:1034:1034) (1023:1023:1023))
        (PORT datad (1095:1095:1095) (1111:1111:1111))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (885:885:885))
        (PORT datab (389:389:389) (385:385:385))
        (PORT datac (1013:1013:1013) (1011:1011:1011))
        (PORT datad (675:675:675) (647:647:647))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (876:876:876))
        (PORT datab (390:390:390) (386:386:386))
        (PORT datac (1010:1010:1010) (1007:1007:1007))
        (PORT datad (672:672:672) (643:643:643))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (264:264:264))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1527:1527:1527) (1471:1471:1471))
        (PORT datad (990:990:990) (984:984:984))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (747:747:747) (767:767:767))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|ldIR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1540:1540:1540))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2500:2500:2500))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1594:1594:1594) (1543:1543:1543))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (617:617:617) (576:576:576))
        (PORT datac (924:924:924) (908:908:908))
        (PORT datad (237:237:237) (267:267:267))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|SYNTHESIZED_WIRE_56)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (409:409:409))
        (PORT datad (1018:1018:1018) (1023:1023:1023))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|SYNTHESIZED_WIRE_25\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (PORT datad (280:280:280) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (948:948:948))
        (PORT datab (447:447:447) (424:424:424))
        (PORT datac (670:670:670) (642:642:642))
        (PORT datad (743:743:743) (763:763:763))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (751:751:751))
        (PORT datab (320:320:320) (410:410:410))
        (PORT datac (984:984:984) (978:978:978))
        (PORT datad (1006:1006:1006) (1007:1007:1007))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (779:779:779) (806:806:806))
        (PORT datac (784:784:784) (817:817:817))
        (PORT datad (993:993:993) (987:987:987))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (400:400:400))
        (PORT datab (1051:1051:1051) (1041:1041:1041))
        (PORT datac (564:564:564) (510:510:510))
        (PORT datad (812:812:812) (843:843:843))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (409:409:409))
        (PORT datab (376:376:376) (368:368:368))
        (PORT datac (216:216:216) (257:257:257))
        (PORT datad (238:238:238) (267:267:267))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (633:633:633) (614:614:614))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1709:1709:1709))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (663:663:663) (671:671:671))
        (PORT datad (904:904:904) (890:890:890))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1063:1063:1063))
        (PORT datab (461:461:461) (443:443:443))
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (783:783:783) (805:805:805))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1541:1541:1541) (1475:1475:1475))
        (PORT datab (877:877:877) (922:922:922))
        (PORT datad (1072:1072:1072) (1084:1084:1084))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaPC\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1068:1068:1068))
        (PORT datab (1052:1052:1052) (1042:1042:1042))
        (PORT datac (682:682:682) (681:681:681))
        (PORT datad (1025:1025:1025) (1013:1013:1013))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaPC\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1069:1069:1069))
        (PORT datab (1050:1050:1050) (1039:1039:1039))
        (PORT datac (682:682:682) (681:681:681))
        (PORT datad (1023:1023:1023) (1011:1011:1011))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaPC\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1017:1017:1017))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (692:692:692) (717:717:717))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaPC\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (398:398:398))
        (PORT datab (446:446:446) (423:423:423))
        (PORT datac (1013:1013:1013) (1011:1011:1011))
        (PORT datad (670:670:670) (642:642:642))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|enaPC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (2074:2074:2074))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (3700:3700:3700) (3574:3574:3574))
        (PORT sclr (1596:1596:1596) (1638:1638:1638))
        (PORT sload (1757:1757:1757) (1781:1781:1781))
        (PORT ena (1379:1379:1379) (1319:1319:1319))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (783:783:783))
        (PORT datad (712:712:712) (726:726:726))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[0\]\~45)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1089:1089:1089))
        (PORT datab (778:778:778) (796:796:796))
        (PORT datac (679:679:679) (688:688:688))
        (PORT datad (1000:1000:1000) (987:987:987))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1091:1091:1091))
        (PORT datab (778:778:778) (796:796:796))
        (PORT datac (674:674:674) (683:683:683))
        (PORT datad (996:996:996) (982:982:982))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1004:1004:1004))
        (PORT datab (291:291:291) (365:365:365))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (1045:1045:1045) (1045:1045:1045))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1004:1004:1004))
        (PORT datab (292:292:292) (366:366:366))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (1044:1044:1044) (1044:1044:1044))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (367:367:367))
        (PORT datac (737:737:737) (766:766:766))
        (PORT datad (998:998:998) (994:994:994))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (380:380:380))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (194:194:194) (226:226:226))
        (PORT datad (199:199:199) (221:221:221))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (227:227:227) (256:256:256))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|ldPC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1490:1490:1490))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1856:1856:1856))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1824:1824:1824) (1733:1733:1733))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (482:482:482))
        (PORT datab (616:616:616) (620:620:620))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1856:1856:1856))
        (PORT asdata (963:963:963) (904:904:904))
        (PORT ena (1824:1824:1824) (1733:1733:1733))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2123:2123:2123))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2123:2123:2123))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2123:2123:2123))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2123:2123:2123))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2123:2123:2123))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2123:2123:2123))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2123:2123:2123))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2123:2123:2123))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2123:2123:2123))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2123:2123:2123))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[12\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2123:2123:2123))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2294:2294:2294))
        (PORT asdata (1068:1068:1068) (1073:1073:1073))
        (PORT ena (1633:1633:1633) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (732:732:732) (737:737:737))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2294:2294:2294))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1633:1633:1633) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|SYNTHESIZED_WIRE_59\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (413:413:413))
        (PORT datad (1017:1017:1017) (1022:1022:1022))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|aluControl\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1071:1071:1071))
        (PORT datab (320:320:320) (410:410:410))
        (PORT datac (688:688:688) (712:712:712))
        (PORT datad (998:998:998) (998:998:998))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|aluControl\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1022:1022:1022))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1022:1022:1022) (1009:1009:1009))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|aluControl\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1487:1487:1487))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1225:1225:1225) (1267:1267:1267))
        (PORT ena (1052:1052:1052) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|aluControl\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (229:229:229))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|aluControl\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1487:1487:1487))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1225:1225:1225) (1267:1267:1267))
        (PORT ena (1052:1052:1052) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[13\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2123:2123:2123))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2009:2009:2009))
        (PORT asdata (612:612:612) (686:686:686))
        (PORT ena (1645:1645:1645) (1605:1605:1605))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector24\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (876:876:876))
        (PORT datab (879:879:879) (924:924:924))
        (PORT datac (1036:1036:1036) (1025:1025:1025))
        (PORT datad (1093:1093:1093) (1109:1109:1109))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector24\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1515:1515:1515))
        (PORT datab (1082:1082:1082) (1056:1056:1056))
        (PORT datac (665:665:665) (654:654:654))
        (PORT datad (371:371:371) (350:350:350))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (716:716:716))
        (PORT datab (780:780:780) (807:807:807))
        (PORT datac (784:784:784) (818:818:818))
        (PORT datad (994:994:994) (988:988:988))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (393:393:393))
        (PORT datab (463:463:463) (445:445:445))
        (PORT datac (387:387:387) (373:373:373))
        (PORT datad (729:729:729) (738:738:738))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|regWE\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (821:821:821) (845:845:845))
        (PORT datad (686:686:686) (647:647:647))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|regWE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1615:1615:1615))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1036:1036:1036) (1021:1021:1021))
        (PORT sload (1399:1399:1399) (1425:1425:1425))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|DR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1237:1237:1237))
        (PORT datab (1244:1244:1244) (1194:1194:1194))
        (PORT datac (1332:1332:1332) (1322:1322:1322))
        (PORT datad (1257:1257:1257) (1211:1211:1211))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2135:2135:2135))
        (PORT asdata (704:704:704) (820:820:820))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|memWE\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1060:1060:1060) (1051:1051:1051))
        (PORT datad (685:685:685) (695:695:695))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|memWE\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1092:1092:1092))
        (PORT datab (1036:1036:1036) (1022:1022:1022))
        (PORT datad (995:995:995) (981:981:981))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|memWE\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1540:1540:1540) (1479:1479:1479))
        (PORT datab (1267:1267:1267) (1208:1208:1208))
        (PORT datad (2136:2136:2136) (2045:2045:2045))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|memWE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1682w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1183:1183:1183))
        (PORT datab (1065:1065:1065) (1070:1070:1070))
        (PORT datad (1493:1493:1493) (1423:1423:1423))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1682w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3829:3829:3829) (4062:4062:4062))
        (PORT datab (3991:3991:3991) (4242:4242:4242))
        (PORT datac (4108:4108:4108) (4324:4324:4324))
        (PORT datad (306:306:306) (380:380:380))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1682w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1220:1220:1220))
        (PORT datab (364:364:364) (482:482:482))
        (PORT datac (1113:1113:1113) (1137:1137:1137))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1773w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3995:3995:3995) (4247:4247:4247))
        (PORT datac (4112:4112:4112) (4329:4329:4329))
        (PORT datad (3798:3798:3798) (4018:4018:4018))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|selEAB1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (847:847:847))
        (PORT datab (818:818:818) (842:842:842))
        (PORT datac (272:272:272) (344:344:344))
        (PORT datad (1013:1013:1013) (1008:1008:1008))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaPC\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1333:1333:1333) (1323:1323:1323))
        (PORT datad (1227:1227:1227) (1194:1194:1194))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|selEAB1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1512:1512:1512))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (560:560:560) (516:516:516))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|selEAB1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1615:1615:1615))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2606:2606:2606))
        (PORT asdata (1529:1529:1529) (1455:1455:1455))
        (PORT ena (1922:1922:1922) (1853:1853:1853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (266:266:266))
        (PORT datac (1064:1064:1064) (1070:1070:1070))
        (PORT datad (1392:1392:1392) (1300:1300:1300))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1226:1226:1226))
        (PORT datab (1136:1136:1136) (1143:1143:1143))
        (PORT datac (1236:1236:1236) (1195:1195:1195))
        (PORT datad (1259:1259:1259) (1221:1221:1221))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1011:1011:1011) (1012:1012:1012))
        (PORT datac (1250:1250:1250) (1232:1232:1232))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1269:1269:1269))
        (PORT datab (1128:1128:1128) (1133:1133:1133))
        (PORT datac (1241:1241:1241) (1201:1201:1201))
        (PORT datad (1224:1224:1224) (1184:1184:1184))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|DR\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1268:1268:1268))
        (PORT datab (1011:1011:1011) (1012:1012:1012))
        (PORT datac (1239:1239:1239) (1198:1198:1198))
        (PORT datad (1084:1084:1084) (1100:1100:1100))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|DR\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (1255:1255:1255) (1237:1237:1237))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|DR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1984:1984:1984))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1231:1231:1231))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (725:725:725) (734:734:734))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2294:2294:2294))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1633:1633:1633) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2135:2135:2135))
        (PORT asdata (1483:1483:1483) (1504:1504:1504))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1702w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1185:1185:1185))
        (PORT datab (362:362:362) (479:479:479))
        (PORT datac (1150:1150:1150) (1184:1184:1184))
        (PORT datad (1492:1492:1492) (1422:1422:1422))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1702w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3830:3830:3830) (4063:4063:4063))
        (PORT datab (3992:3992:3992) (4244:4244:4244))
        (PORT datac (4110:4110:4110) (4326:4326:4326))
        (PORT datad (305:305:305) (378:378:378))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1795w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1213:1213:1213))
        (PORT datab (369:369:369) (487:487:487))
        (PORT datac (1109:1109:1109) (1134:1134:1134))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1795w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3997:3997:3997) (4249:4249:4249))
        (PORT datac (4114:4114:4114) (4331:4331:4331))
        (PORT datad (3799:3799:3799) (4020:4020:4020))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (456:456:456) (476:476:476))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2114:2114:2114))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1881:1881:1881) (1802:1802:1802))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2247:2247:2247))
        (PORT asdata (985:985:985) (950:950:950))
        (PORT ena (2149:2149:2149) (2056:2056:2056))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1590:1590:1590) (1565:1565:1565))
        (PORT datab (1375:1375:1375) (1356:1356:1356))
        (PORT datac (1333:1333:1333) (1327:1327:1327))
        (PORT datad (1274:1274:1274) (1224:1224:1224))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1683:1683:1683))
        (PORT asdata (580:580:580) (605:605:605))
        (PORT ena (1370:1370:1370) (1318:1318:1318))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1659:1659:1659))
        (PORT asdata (985:985:985) (950:950:950))
        (PORT ena (2230:2230:2230) (2120:2120:2120))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1361:1361:1361))
        (PORT datab (1243:1243:1243) (1193:1193:1193))
        (PORT datac (1062:1062:1062) (1067:1067:1067))
        (PORT datad (1257:1257:1257) (1211:1211:1211))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1662w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1225:1225:1225))
        (PORT datab (362:362:362) (480:480:480))
        (PORT datac (1115:1115:1115) (1140:1140:1140))
        (PORT datad (1493:1493:1493) (1422:1422:1422))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1662w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4077:4077:4077) (4295:4295:4295))
        (PORT datab (3998:3998:3998) (4251:4251:4251))
        (PORT datac (3810:3810:3810) (4028:4028:4028))
        (PORT datad (449:449:449) (474:474:474))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1662w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1176:1176:1176))
        (PORT datac (332:332:332) (450:450:450))
        (PORT datad (988:988:988) (985:985:985))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1751w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3992:3992:3992) (4243:4243:4243))
        (PORT datac (4109:4109:4109) (4325:4325:4325))
        (PORT datad (3795:3795:3795) (4015:4015:4015))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (643:643:643) (611:611:611))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1094:1094:1094))
        (PORT datab (1124:1124:1124) (1147:1147:1147))
        (PORT datac (685:685:685) (684:684:684))
        (PORT datad (1076:1076:1076) (1089:1089:1089))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1094:1094:1094))
        (PORT datab (1119:1119:1119) (1142:1142:1142))
        (PORT datac (686:686:686) (686:686:686))
        (PORT datad (1072:1072:1072) (1084:1084:1084))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1054:1054:1054))
        (PORT datab (820:820:820) (845:845:845))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (383:383:383) (369:369:369))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1054:1054:1054))
        (PORT datab (816:816:816) (841:841:841))
        (PORT datac (272:272:272) (352:352:352))
        (PORT datad (385:385:385) (371:371:371))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1517:1517:1517))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (272:272:272) (352:352:352))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1513:1513:1513))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (373:373:373))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|ldMAR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1615:1615:1615))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2018:2018:2018) (1983:1983:1983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2114:2114:2114))
        (PORT asdata (834:834:834) (852:852:852))
        (PORT ena (1881:1881:1881) (1802:1802:1802))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1646:1646:1646))
        (PORT asdata (745:745:745) (744:744:744))
        (PORT ena (1754:1754:1754) (1644:1644:1644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (878:878:878) (838:838:838))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1736:1736:1736))
        (PORT asdata (1265:1265:1265) (1216:1216:1216))
        (PORT ena (2474:2474:2474) (2326:2326:2326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1594:1594:1594) (1569:1569:1569))
        (PORT datab (1381:1381:1381) (1363:1363:1363))
        (PORT datac (1334:1334:1334) (1328:1328:1328))
        (PORT datad (1270:1270:1270) (1220:1220:1220))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (1977:1977:1977))
        (PORT asdata (1098:1098:1098) (1072:1072:1072))
        (PORT ena (2123:2123:2123) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (735:735:735))
        (PORT datad (997:997:997) (981:981:981))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1298:1298:1298))
        (PORT datab (1060:1060:1060) (1051:1051:1051))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1365:1365:1365))
        (PORT datab (234:234:234) (267:267:267))
        (PORT datac (1539:1539:1539) (1440:1440:1440))
        (PORT datad (933:933:933) (922:922:922))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1066:1066:1066))
        (PORT datab (1056:1056:1056) (1046:1046:1046))
        (PORT datac (691:691:691) (716:716:716))
        (PORT datad (1027:1027:1027) (1015:1015:1015))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (748:748:748))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (986:986:986) (981:981:981))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1017:1017:1017))
        (PORT datab (1076:1076:1076) (1054:1054:1054))
        (PORT datac (984:984:984) (979:979:979))
        (PORT datad (1008:1008:1008) (1010:1010:1010))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (751:751:751))
        (PORT datab (321:321:321) (411:411:411))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1541:1541:1541) (1448:1448:1448))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (958:958:958))
        (PORT datab (911:911:911) (933:933:933))
        (PORT datac (699:699:699) (717:717:717))
        (PORT datad (779:779:779) (801:801:801))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1653:1653:1653))
        (PORT asdata (964:964:964) (920:920:920))
        (PORT ena (2339:2339:2339) (2173:2173:2173))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1767:1767:1767))
        (PORT asdata (1265:1265:1265) (1215:1215:1215))
        (PORT ena (2519:2519:2519) (2316:2316:2316))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (908:908:908) (930:930:930))
        (PORT datad (1167:1167:1167) (1109:1109:1109))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (712:712:712) (689:689:689))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1591:1591:1591) (1566:1566:1566))
        (PORT datab (1377:1377:1377) (1358:1358:1358))
        (PORT datac (1333:1333:1333) (1327:1327:1327))
        (PORT datad (1273:1273:1273) (1223:1223:1223))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1483:1483:1483) (1392:1392:1392))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (739:739:739) (733:733:733))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1835:1835:1835))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2157:2157:2157) (2022:2022:2022))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (739:739:739) (733:733:733))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1590:1590:1590) (1565:1565:1565))
        (PORT datab (1374:1374:1374) (1355:1355:1355))
        (PORT datac (1333:1333:1333) (1327:1327:1327))
        (PORT datad (1274:1274:1274) (1224:1224:1224))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1693:1693:1693))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2118:2118:2118) (1988:1988:1988))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1567:1567:1567))
        (PORT datab (1378:1378:1378) (1360:1360:1360))
        (PORT datac (1333:1333:1333) (1327:1327:1327))
        (PORT datad (1272:1272:1272) (1222:1222:1222))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1614:1614:1614))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2695:2695:2695) (2523:2523:2523))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (879:879:879))
        (PORT datab (488:488:488) (510:510:510))
        (PORT datac (1190:1190:1190) (1142:1142:1142))
        (PORT datad (791:791:791) (815:815:815))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (975:975:975))
        (PORT datab (490:490:490) (514:514:514))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (791:791:791) (815:815:815))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (829:829:829))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (665:665:665) (636:636:636))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1261:1261:1261) (1215:1215:1215))
        (PORT datac (1426:1426:1426) (1314:1314:1314))
        (PORT datad (689:689:689) (662:662:662))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2247:2247:2247))
        (PORT asdata (1072:1072:1072) (1057:1057:1057))
        (PORT ena (2149:2149:2149) (2056:2056:2056))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2114:2114:2114))
        (PORT asdata (796:796:796) (824:824:824))
        (PORT ena (1881:1881:1881) (1802:1802:1802))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (985:985:985) (931:931:931))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2350:2350:2350) (2197:2197:2197))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (724:724:724) (702:702:702))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1792:1792:1792))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2162:2162:2162) (2026:2026:2026))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1879:1879:1879))
        (PORT asdata (1392:1392:1392) (1331:1331:1331))
        (PORT ena (2750:2750:2750) (2594:2594:2594))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (227:227:227) (256:256:256))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1770:1770:1770))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2220:2220:2220) (2114:2114:2114))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (PORT datab (1042:1042:1042) (1011:1011:1011))
        (PORT datac (685:685:685) (691:691:691))
        (PORT datad (973:973:973) (945:945:945))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (493:493:493))
        (PORT datab (501:501:501) (518:518:518))
        (PORT datac (1073:1073:1073) (1079:1079:1079))
        (PORT datad (628:628:628) (596:596:596))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (725:725:725) (703:703:703))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1757:1757:1757))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2385:2385:2385) (2225:2225:2225))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1845:1845:1845))
        (PORT asdata (1131:1131:1131) (1107:1107:1107))
        (PORT ena (1836:1836:1836) (1714:1714:1714))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (963:963:963) (909:909:909))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1802:1802:1802))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2174:2174:2174) (2065:2065:2065))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1810:1810:1810))
        (PORT asdata (1131:1131:1131) (1107:1107:1107))
        (PORT ena (1300:1300:1300) (1225:1225:1225))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (673:673:673))
        (PORT datab (471:471:471) (490:490:490))
        (PORT datac (511:511:511) (555:555:555))
        (PORT datad (523:523:523) (572:572:572))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (734:734:734))
        (PORT datab (1036:1036:1036) (1033:1033:1033))
        (PORT datad (365:365:365) (352:352:352))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1049:1049:1049) (1022:1022:1022))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (681:681:681) (648:648:648))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1416:1416:1416))
        (PORT datab (1178:1178:1178) (1122:1122:1122))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2009:2009:2009))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1645:1645:1645) (1605:1605:1605))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (234:234:234))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1683:1683:1683))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1370:1370:1370) (1318:1318:1318))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1802:1802:1802))
        (PORT asdata (1355:1355:1355) (1310:1310:1310))
        (PORT ena (2174:2174:2174) (2065:2065:2065))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1810:1810:1810))
        (PORT asdata (1288:1288:1288) (1240:1240:1240))
        (PORT ena (1300:1300:1300) (1225:1225:1225))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (683:683:683))
        (PORT datab (429:429:429) (465:465:465))
        (PORT datac (513:513:513) (556:556:556))
        (PORT datad (519:519:519) (567:567:567))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1845:1845:1845))
        (PORT asdata (1289:1289:1289) (1240:1240:1240))
        (PORT ena (1836:1836:1836) (1714:1714:1714))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (742:742:742))
        (PORT datab (1040:1040:1040) (1015:1015:1015))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1297:1297:1297) (1262:1262:1262))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1687:1687:1687))
        (PORT asdata (799:799:799) (796:796:796))
        (PORT ena (2207:2207:2207) (2097:2097:2097))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1719:1719:1719))
        (PORT asdata (799:799:799) (795:795:795))
        (PORT ena (2651:2651:2651) (2458:2458:2458))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1879:1879:1879))
        (PORT asdata (1356:1356:1356) (1311:1311:1311))
        (PORT ena (2750:2750:2750) (2594:2594:2594))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1614:1614:1614))
        (PORT asdata (1029:1029:1029) (992:992:992))
        (PORT ena (2695:2695:2695) (2523:2523:2523))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (898:898:898))
        (PORT datab (1573:1573:1573) (1497:1497:1497))
        (PORT datad (796:796:796) (823:823:823))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (862:862:862))
        (PORT datab (1037:1037:1037) (1031:1031:1031))
        (PORT datad (594:594:594) (544:544:544))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1216:1216:1216) (1174:1174:1174))
        (PORT datac (656:656:656) (635:635:635))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1213:1213:1213))
        (PORT datab (1141:1141:1141) (1100:1100:1100))
        (PORT datad (383:383:383) (367:367:367))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1646:1646:1646))
        (PORT asdata (1027:1027:1027) (990:990:990))
        (PORT ena (1754:1754:1754) (1644:1644:1644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1646:1646:1646))
        (PORT asdata (1272:1272:1272) (1212:1212:1212))
        (PORT ena (1754:1754:1754) (1644:1644:1644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2114:2114:2114))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1881:1881:1881) (1802:1802:1802))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1653:1653:1653))
        (PORT asdata (1078:1078:1078) (1052:1052:1052))
        (PORT ena (2339:2339:2339) (2173:2173:2173))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1687:1687:1687))
        (PORT asdata (1077:1077:1077) (1051:1051:1051))
        (PORT ena (2034:2034:2034) (1887:1887:1887))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1766:1766:1766))
        (PORT asdata (1263:1263:1263) (1217:1217:1217))
        (PORT ena (2080:2080:2080) (1950:1950:1950))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1845:1845:1845))
        (PORT asdata (1303:1303:1303) (1245:1245:1245))
        (PORT ena (2493:2493:2493) (2355:2355:2355))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (860:860:860))
        (PORT datab (986:986:986) (983:983:983))
        (PORT datac (1197:1197:1197) (1151:1151:1151))
        (PORT datad (780:780:780) (803:803:803))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (911:911:911) (933:933:933))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (711:711:711) (691:691:691))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1702:1702:1702))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1631:1631:1631) (1556:1556:1556))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (711:711:711) (690:690:690))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1742:1742:1742))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1603:1603:1603) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1806:1806:1806))
        (PORT asdata (1264:1264:1264) (1218:1218:1218))
        (PORT ena (2168:2168:2168) (2049:2049:2049))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (865:865:865) (811:811:811))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1748:1748:1748))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2103:2103:2103) (1959:1959:1959))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (931:931:931))
        (PORT datab (999:999:999) (962:962:962))
        (PORT datac (828:828:828) (858:858:858))
        (PORT datad (838:838:838) (874:874:874))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (658:658:658))
        (PORT datab (641:641:641) (647:647:647))
        (PORT datac (828:828:828) (859:859:859))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (827:827:827))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datad (697:697:697) (668:668:668))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1287:1287:1287))
        (PORT datab (696:696:696) (681:681:681))
        (PORT datad (383:383:383) (374:374:374))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2247:2247:2247))
        (PORT asdata (969:969:969) (929:929:929))
        (PORT ena (2149:2149:2149) (2056:2056:2056))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (373:373:373))
        (PORT datab (1252:1252:1252) (1184:1184:1184))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1356:1356:1356))
        (PORT datab (590:590:590) (546:546:546))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1412:1412:1412))
        (PORT datab (702:702:702) (663:663:663))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (658:658:658))
        (PORT datab (1175:1175:1175) (1117:1117:1117))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (614:614:614))
        (PORT datab (1639:1639:1639) (1600:1600:1600))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1324:1324:1324))
        (PORT datab (737:737:737) (695:695:695))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1187:1187:1187))
        (PORT datab (670:670:670) (623:623:623))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1722w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4074:4074:4074) (4291:4291:4291))
        (PORT datab (3993:3993:3993) (4245:4245:4245))
        (PORT datac (3814:3814:3814) (4033:4033:4033))
        (PORT datad (453:453:453) (478:478:478))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1817w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1210:1210:1210))
        (PORT datab (370:370:370) (489:489:489))
        (PORT datac (1108:1108:1108) (1132:1132:1132))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1817w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3998:3998:3998) (4251:4251:4251))
        (PORT datac (4115:4115:4115) (4332:4332:4332))
        (PORT datad (3800:3800:3800) (4021:4021:4021))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2708:2708:2708))
        (PORT asdata (1028:1028:1028) (987:987:987))
        (PORT ena (3215:3215:3215) (3110:3110:3110))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (919:919:919) (858:858:858))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3012:3012:3012))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2307:2307:2307) (2246:2246:2246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (743:743:743) (734:734:734))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3068:3068:3068) (2944:2944:2944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2002:2002:2002) (1959:1959:1959))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (647:647:647) (615:615:615))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2018:2018:2018) (1983:1983:1983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (694:694:694) (668:668:668))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3068:3068:3068) (2944:2944:2944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2002:2002:2002) (1959:1959:1959))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (912:912:912) (860:860:860))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3012:3012:3012))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2307:2307:2307) (2246:2246:2246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (728:728:728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3214:3214:3214) (3122:3122:3122))
        (PORT clk (3091:3091:3091) (3165:3165:3165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4038:4038:4038) (4117:4117:4117))
        (PORT d[1] (3863:3863:3863) (3944:3944:3944))
        (PORT d[2] (3402:3402:3402) (3421:3421:3421))
        (PORT d[3] (3587:3587:3587) (3675:3675:3675))
        (PORT d[4] (3059:3059:3059) (3065:3065:3065))
        (PORT d[5] (2553:2553:2553) (2608:2608:2608))
        (PORT d[6] (3127:3127:3127) (3147:3147:3147))
        (PORT d[7] (3378:3378:3378) (3386:3386:3386))
        (PORT d[8] (3501:3501:3501) (3537:3537:3537))
        (PORT d[9] (3744:3744:3744) (3721:3721:3721))
        (PORT d[10] (2854:2854:2854) (2875:2875:2875))
        (PORT d[11] (3456:3456:3456) (3468:3468:3468))
        (PORT d[12] (3233:3233:3233) (3279:3279:3279))
        (PORT clk (3088:3088:3088) (3161:3161:3161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2435:2435:2435))
        (PORT clk (3088:3088:3088) (3161:3161:3161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3165:3165:3165))
        (PORT d[0] (3187:3187:3187) (3102:3102:3102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3092:3092:3092) (3166:3166:3166))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3092:3092:3092) (3166:3166:3166))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3092:3092:3092) (3166:3166:3166))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3092:3092:3092) (3166:3166:3166))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5374:5374:5374) (5238:5238:5238))
        (PORT clk (3047:3047:3047) (3084:3084:3084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7157:7157:7157) (7311:7311:7311))
        (PORT d[1] (4523:4523:4523) (4749:4749:4749))
        (PORT d[2] (5242:5242:5242) (5482:5482:5482))
        (PORT d[3] (4855:4855:4855) (5032:5032:5032))
        (PORT d[4] (4207:4207:4207) (4433:4433:4433))
        (PORT d[5] (4534:4534:4534) (4785:4785:4785))
        (PORT d[6] (5145:5145:5145) (5329:5329:5329))
        (PORT d[7] (4220:4220:4220) (4447:4447:4447))
        (PORT d[8] (7178:7178:7178) (7354:7354:7354))
        (PORT d[9] (5525:5525:5525) (5748:5748:5748))
        (PORT d[10] (4559:4559:4559) (4816:4816:4816))
        (PORT d[11] (4560:4560:4560) (4810:4810:4810))
        (PORT d[12] (4549:4549:4549) (4798:4798:4798))
        (PORT clk (3043:3043:3043) (3080:3080:3080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2178:2178:2178))
        (PORT clk (3043:3043:3043) (3080:3080:3080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3084:3084:3084))
        (PORT d[0] (5907:5907:5907) (5652:5652:5652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3048:3048:3048) (3085:3085:3085))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3048:3048:3048) (3085:3085:3085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3048:3048:3048) (3085:3085:3085))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3048:3048:3048) (3085:3085:3085))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1712w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3836:3836:3836) (4069:4069:4069))
        (PORT datab (3999:3999:3999) (4252:4252:4252))
        (PORT datac (4117:4117:4117) (4333:4333:4333))
        (PORT datad (298:298:298) (371:371:371))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1806w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1208:1208:1208))
        (PORT datab (371:371:371) (490:490:490))
        (PORT datac (1107:1107:1107) (1131:1131:1131))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1806w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4219:4219:4219) (4438:4438:4438))
        (PORT datac (4093:4093:4093) (4310:4310:4310))
        (PORT datad (4119:4119:4119) (4341:4341:4341))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (2788:2788:2788))
        (PORT clk (3145:3145:3145) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3993:3993:3993) (4065:4065:4065))
        (PORT d[1] (3842:3842:3842) (3920:3920:3920))
        (PORT d[2] (3456:3456:3456) (3506:3506:3506))
        (PORT d[3] (3598:3598:3598) (3687:3687:3687))
        (PORT d[4] (2775:2775:2775) (2780:2780:2780))
        (PORT d[5] (2869:2869:2869) (2907:2907:2907))
        (PORT d[6] (3716:3716:3716) (3676:3676:3676))
        (PORT d[7] (3767:3767:3767) (3794:3794:3794))
        (PORT d[8] (2846:2846:2846) (2897:2897:2897))
        (PORT d[9] (3402:3402:3402) (3390:3390:3390))
        (PORT d[10] (2801:2801:2801) (2820:2820:2820))
        (PORT d[11] (3498:3498:3498) (3513:3513:3513))
        (PORT d[12] (2906:2906:2906) (2963:2963:2963))
        (PORT clk (3142:3142:3142) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2461:2461:2461))
        (PORT clk (3142:3142:3142) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3145:3145:3145) (3233:3233:3233))
        (PORT d[0] (3016:3016:3016) (3016:3016:3016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5103:5103:5103) (4979:4979:4979))
        (PORT clk (3044:3044:3044) (3084:3084:3084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4764:4764:4764) (4939:4939:4939))
        (PORT d[1] (5233:5233:5233) (5469:5469:5469))
        (PORT d[2] (5265:5265:5265) (5506:5506:5506))
        (PORT d[3] (4510:4510:4510) (4696:4696:4696))
        (PORT d[4] (4244:4244:4244) (4470:4470:4470))
        (PORT d[5] (4551:4551:4551) (4804:4804:4804))
        (PORT d[6] (5136:5136:5136) (5320:5320:5320))
        (PORT d[7] (4156:4156:4156) (4380:4380:4380))
        (PORT d[8] (7541:7541:7541) (7705:7705:7705))
        (PORT d[9] (4475:4475:4475) (4693:4693:4693))
        (PORT d[10] (4874:4874:4874) (5119:5119:5119))
        (PORT d[11] (4535:4535:4535) (4744:4744:4744))
        (PORT d[12] (4520:4520:4520) (4762:4762:4762))
        (PORT clk (3040:3040:3040) (3080:3080:3080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2236:2236:2236))
        (PORT clk (3040:3040:3040) (3080:3080:3080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3044:3044:3044) (3084:3084:3084))
        (PORT d[0] (4933:4933:4933) (4755:4755:4755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (3085:3085:3085))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (3085:3085:3085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (3085:3085:3085))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (3085:3085:3085))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (2702:2702:2702))
        (PORT clk (2982:2982:2982) (3104:3104:3104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3835:3835:3835) (3836:3836:3836))
        (PORT d[1] (3566:3566:3566) (3654:3654:3654))
        (PORT d[2] (3444:3444:3444) (3499:3499:3499))
        (PORT d[3] (2736:2736:2736) (2749:2749:2749))
        (PORT d[4] (2679:2679:2679) (2666:2666:2666))
        (PORT d[5] (2833:2833:2833) (2874:2874:2874))
        (PORT d[6] (2681:2681:2681) (2642:2642:2642))
        (PORT d[7] (3391:3391:3391) (3372:3372:3372))
        (PORT d[8] (2989:2989:2989) (2966:2966:2966))
        (PORT d[9] (3070:3070:3070) (3037:3037:3037))
        (PORT d[10] (3344:3344:3344) (3318:3318:3318))
        (PORT d[11] (3425:3425:3425) (3427:3427:3427))
        (PORT d[12] (1834:1834:1834) (1866:1866:1866))
        (PORT clk (2979:2979:2979) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2188:2188:2188))
        (PORT clk (2979:2979:2979) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3104:3104:3104))
        (PORT d[0] (2783:2783:2783) (2697:2697:2697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5290:5290:5290) (5184:5184:5184))
        (PORT clk (2950:2950:2950) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7731:7731:7731) (7939:7939:7939))
        (PORT d[1] (5658:5658:5658) (5916:5916:5916))
        (PORT d[2] (4110:4110:4110) (4304:4304:4304))
        (PORT d[3] (5592:5592:5592) (5818:5818:5818))
        (PORT d[4] (4465:4465:4465) (4680:4680:4680))
        (PORT d[5] (6029:6029:6029) (6287:6287:6287))
        (PORT d[6] (7449:7449:7449) (7581:7581:7581))
        (PORT d[7] (4175:4175:4175) (4393:4393:4393))
        (PORT d[8] (4959:4959:4959) (5112:5112:5112))
        (PORT d[9] (7408:7408:7408) (7659:7659:7659))
        (PORT d[10] (5712:5712:5712) (5865:5865:5865))
        (PORT d[11] (7621:7621:7621) (7846:7846:7846))
        (PORT d[12] (5552:5552:5552) (5799:5799:5799))
        (PORT clk (2946:2946:2946) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (1958:1958:1958))
        (PORT clk (2946:2946:2946) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3028:3028:3028))
        (PORT d[0] (3171:3171:3171) (2962:2962:2962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2951:2951:2951) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2951:2951:2951) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2951:2951:2951) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2951:2951:2951) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1692w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1183:1183:1183))
        (PORT datab (364:364:364) (482:482:482))
        (PORT datac (1146:1146:1146) (1179:1179:1179))
        (PORT datad (1493:1493:1493) (1423:1423:1423))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1692w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3835:3835:3835) (4068:4068:4068))
        (PORT datab (3997:3997:3997) (4250:4250:4250))
        (PORT datac (4115:4115:4115) (4332:4332:4332))
        (PORT datad (300:300:300) (373:373:373))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1784w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1219:1219:1219))
        (PORT datab (365:365:365) (483:483:483))
        (PORT datac (1112:1112:1112) (1137:1137:1137))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1692w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3994:3994:3994) (4246:4246:4246))
        (PORT datac (4111:4111:4111) (4328:4328:4328))
        (PORT datad (3797:3797:3797) (4017:4017:4017))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3127:3127:3127))
        (PORT clk (3193:3193:3193) (3264:3264:3264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4005:4005:4005) (4084:4084:4084))
        (PORT d[1] (3658:3658:3658) (3772:3772:3772))
        (PORT d[2] (3747:3747:3747) (3785:3785:3785))
        (PORT d[3] (3604:3604:3604) (3691:3691:3691))
        (PORT d[4] (2929:2929:2929) (2910:2910:2910))
        (PORT d[5] (3161:3161:3161) (3186:3186:3186))
        (PORT d[6] (3133:3133:3133) (3150:3150:3150))
        (PORT d[7] (3740:3740:3740) (3770:3770:3770))
        (PORT d[8] (3386:3386:3386) (3395:3395:3395))
        (PORT d[9] (3711:3711:3711) (3689:3689:3689))
        (PORT d[10] (2847:2847:2847) (2867:2867:2867))
        (PORT d[11] (3763:3763:3763) (3762:3762:3762))
        (PORT d[12] (3192:3192:3192) (3238:3238:3238))
        (PORT clk (3190:3190:3190) (3260:3260:3260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2409:2409:2409))
        (PORT clk (3190:3190:3190) (3260:3260:3260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3193:3193:3193) (3264:3264:3264))
        (PORT d[0] (3304:3304:3304) (3253:3253:3253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3194:3194:3194) (3265:3265:3265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3194:3194:3194) (3265:3265:3265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3194:3194:3194) (3265:3265:3265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3194:3194:3194) (3265:3265:3265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5092:5092:5092) (4969:4969:4969))
        (PORT clk (3081:3081:3081) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4448:4448:4448) (4636:4636:4636))
        (PORT d[1] (4189:4189:4189) (4425:4425:4425))
        (PORT d[2] (5239:5239:5239) (5481:5481:5481))
        (PORT d[3] (4511:4511:4511) (4695:4695:4695))
        (PORT d[4] (4198:4198:4198) (4422:4422:4422))
        (PORT d[5] (4564:4564:4564) (4816:4816:4816))
        (PORT d[6] (5153:5153:5153) (5338:5338:5338))
        (PORT d[7] (4244:4244:4244) (4469:4469:4469))
        (PORT d[8] (7558:7558:7558) (7736:7736:7736))
        (PORT d[9] (4150:4150:4150) (4382:4382:4382))
        (PORT d[10] (4808:4808:4808) (5039:5039:5039))
        (PORT d[11] (4600:4600:4600) (4849:4849:4849))
        (PORT d[12] (4880:4880:4880) (5121:5121:5121))
        (PORT clk (3077:3077:3077) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2293:2293:2293))
        (PORT clk (3077:3077:3077) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3081:3081:3081) (3117:3117:3117))
        (PORT d[0] (3883:3883:3883) (3588:3588:3588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1664:1664:1664) (1680:1680:1680))
        (PORT datab (2347:2347:2347) (2253:2253:2253))
        (PORT datac (1562:1562:1562) (1462:1462:1462))
        (PORT datad (1619:1619:1619) (1562:1562:1562))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1663:1663:1663) (1679:1679:1679))
        (PORT datab (1835:1835:1835) (1743:1743:1743))
        (PORT datac (2180:2180:2180) (2085:2085:2085))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2378:2378:2378))
        (PORT clk (2992:2992:2992) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3539:3539:3539) (3551:3551:3551))
        (PORT d[1] (3271:3271:3271) (3357:3357:3357))
        (PORT d[2] (3788:3788:3788) (3827:3827:3827))
        (PORT d[3] (2758:2758:2758) (2760:2760:2760))
        (PORT d[4] (2659:2659:2659) (2644:2644:2644))
        (PORT d[5] (2796:2796:2796) (2834:2834:2834))
        (PORT d[6] (3867:3867:3867) (3892:3892:3892))
        (PORT d[7] (3033:3033:3033) (3020:3020:3020))
        (PORT d[8] (3106:3106:3106) (3101:3101:3101))
        (PORT d[9] (2711:2711:2711) (2689:2689:2689))
        (PORT d[10] (2548:2548:2548) (2500:2500:2500))
        (PORT d[11] (3820:3820:3820) (3807:3807:3807))
        (PORT d[12] (2602:2602:2602) (2681:2681:2681))
        (PORT clk (2989:2989:2989) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2282:2282:2282))
        (PORT clk (2989:2989:2989) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3103:3103:3103))
        (PORT d[0] (2900:2900:2900) (2841:2841:2841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4952:4952:4952) (4854:4854:4854))
        (PORT clk (3028:3028:3028) (3071:3071:3071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4878:4878:4878) (5086:5086:5086))
        (PORT d[1] (6003:6003:6003) (6252:6252:6252))
        (PORT d[2] (4110:4110:4110) (4316:4316:4316))
        (PORT d[3] (5913:5913:5913) (6123:6123:6123))
        (PORT d[4] (4533:4533:4533) (4754:4754:4754))
        (PORT d[5] (6337:6337:6337) (6590:6590:6590))
        (PORT d[6] (3897:3897:3897) (4116:4116:4116))
        (PORT d[7] (4482:4482:4482) (4692:4692:4692))
        (PORT d[8] (5017:5017:5017) (5180:5180:5180))
        (PORT d[9] (7717:7717:7717) (7951:7951:7951))
        (PORT d[10] (5349:5349:5349) (5519:5519:5519))
        (PORT d[11] (5246:5246:5246) (5500:5500:5500))
        (PORT d[12] (5896:5896:5896) (6137:6137:6137))
        (PORT clk (3024:3024:3024) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (1909:1909:1909))
        (PORT clk (3024:3024:3024) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3028:3028:3028) (3071:3071:3071))
        (PORT d[0] (3675:3675:3675) (3631:3631:3631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3072:3072:3072))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3072:3072:3072))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3072:3072:3072))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3072:3072:3072))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1316:1316:1316))
        (PORT clk (2928:2928:2928) (3077:3077:3077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3169:3169:3169))
        (PORT d[1] (3439:3439:3439) (3472:3472:3472))
        (PORT d[2] (3730:3730:3730) (3742:3742:3742))
        (PORT d[3] (3399:3399:3399) (3383:3383:3383))
        (PORT d[4] (2671:2671:2671) (2678:2678:2678))
        (PORT d[5] (2443:2443:2443) (2472:2472:2472))
        (PORT d[6] (3063:3063:3063) (3027:3027:3027))
        (PORT d[7] (3390:3390:3390) (3375:3375:3375))
        (PORT d[8] (3649:3649:3649) (3603:3603:3603))
        (PORT d[9] (2652:2652:2652) (2629:2629:2629))
        (PORT d[10] (4025:4025:4025) (3982:3982:3982))
        (PORT d[11] (3461:3461:3461) (3454:3454:3454))
        (PORT d[12] (1560:1560:1560) (1613:1613:1613))
        (PORT clk (2925:2925:2925) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2080:2080:2080))
        (PORT clk (2925:2925:2925) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2928:2928:2928) (3077:3077:3077))
        (PORT d[0] (2752:2752:2752) (2642:2642:2642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (3078:3078:3078))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (3078:3078:3078))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (3078:3078:3078))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (3078:3078:3078))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6028:6028:6028) (5915:5915:5915))
        (PORT clk (2896:2896:2896) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6675:6675:6675) (6894:6894:6894))
        (PORT d[1] (4986:4986:4986) (5262:5262:5262))
        (PORT d[2] (4821:4821:4821) (5025:5025:5025))
        (PORT d[3] (5032:5032:5032) (5304:5304:5304))
        (PORT d[4] (4823:4823:4823) (5025:5025:5025))
        (PORT d[5] (5590:5590:5590) (5849:5849:5849))
        (PORT d[6] (6752:6752:6752) (6907:6907:6907))
        (PORT d[7] (4834:4834:4834) (5066:5066:5066))
        (PORT d[8] (7566:7566:7566) (7772:7772:7772))
        (PORT d[9] (6749:6749:6749) (7021:7021:7021))
        (PORT d[10] (5074:5074:5074) (5251:5251:5251))
        (PORT d[11] (6940:6940:6940) (7176:7176:7176))
        (PORT d[12] (5267:5267:5267) (5523:5523:5523))
        (PORT clk (2892:2892:2892) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (1830:1830:1830))
        (PORT clk (2892:2892:2892) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2896:2896:2896) (2981:2981:2981))
        (PORT d[0] (2801:2801:2801) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1672w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1180:1180:1180))
        (PORT datab (367:367:367) (485:485:485))
        (PORT datac (1142:1142:1142) (1174:1174:1174))
        (PORT datad (1495:1495:1495) (1425:1425:1425))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1672w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3832:3832:3832) (4065:4065:4065))
        (PORT datab (3994:3994:3994) (4246:4246:4246))
        (PORT datac (4112:4112:4112) (4328:4328:4328))
        (PORT datad (303:303:303) (376:376:376))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1762w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1177:1177:1177))
        (PORT datab (369:369:369) (488:488:488))
        (PORT datac (1139:1139:1139) (1169:1169:1169))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1762w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3993:3993:3993) (4244:4244:4244))
        (PORT datac (4110:4110:4110) (4326:4326:4326))
        (PORT datad (3796:3796:3796) (4016:4016:4016))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3008:3008:3008))
        (PORT clk (3153:3153:3153) (3240:3240:3240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3679:3679:3679) (3772:3772:3772))
        (PORT d[1] (3635:3635:3635) (3747:3747:3747))
        (PORT d[2] (3742:3742:3742) (3777:3777:3777))
        (PORT d[3] (3570:3570:3570) (3657:3657:3657))
        (PORT d[4] (2959:2959:2959) (2932:2932:2932))
        (PORT d[5] (2896:2896:2896) (2936:2936:2936))
        (PORT d[6] (3109:3109:3109) (3116:3116:3116))
        (PORT d[7] (3721:3721:3721) (3750:3750:3750))
        (PORT d[8] (2846:2846:2846) (2897:2897:2897))
        (PORT d[9] (3409:3409:3409) (3396:3396:3396))
        (PORT d[10] (3345:3345:3345) (3327:3327:3327))
        (PORT d[11] (3881:3881:3881) (3897:3897:3897))
        (PORT d[12] (2905:2905:2905) (2963:2963:2963))
        (PORT clk (3150:3150:3150) (3236:3236:3236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2293:2293:2293))
        (PORT clk (3150:3150:3150) (3236:3236:3236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3153:3153:3153) (3240:3240:3240))
        (PORT d[0] (3223:3223:3223) (3179:3179:3179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3154:3154:3154) (3241:3241:3241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3154:3154:3154) (3241:3241:3241))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3154:3154:3154) (3241:3241:3241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3154:3154:3154) (3241:3241:3241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5036:5036:5036) (4908:4908:4908))
        (PORT clk (3035:3035:3035) (3089:3089:3089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4753:4753:4753) (4931:4931:4931))
        (PORT d[1] (4220:4220:4220) (4446:4446:4446))
        (PORT d[2] (4129:4129:4129) (4354:4354:4354))
        (PORT d[3] (4501:4501:4501) (4686:4686:4686))
        (PORT d[4] (4224:4224:4224) (4452:4452:4452))
        (PORT d[5] (4556:4556:4556) (4810:4810:4810))
        (PORT d[6] (5451:5451:5451) (5618:5618:5618))
        (PORT d[7] (4162:4162:4162) (4389:4389:4389))
        (PORT d[8] (7510:7510:7510) (7674:7674:7674))
        (PORT d[9] (4456:4456:4456) (4676:4676:4676))
        (PORT d[10] (4844:4844:4844) (5079:5079:5079))
        (PORT d[11] (4528:4528:4528) (4777:4777:4777))
        (PORT d[12] (5190:5190:5190) (5414:5414:5414))
        (PORT clk (3031:3031:3031) (3085:3085:3085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2219:2219:2219))
        (PORT clk (3031:3031:3031) (3085:3085:3085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3035:3035:3035) (3089:3089:3089))
        (PORT d[0] (5309:5309:5309) (5078:5078:5078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3036:3036:3036) (3090:3090:3090))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3036:3036:3036) (3090:3090:3090))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3036:3036:3036) (3090:3090:3090))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3036:3036:3036) (3090:3090:3090))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1645w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1184:1184:1184))
        (PORT datab (363:363:363) (481:481:481))
        (PORT datac (1148:1148:1148) (1181:1181:1181))
        (PORT datad (1493:1493:1493) (1423:1423:1423))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1645w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4076:4076:4076) (4293:4293:4293))
        (PORT datab (3996:3996:3996) (4249:4249:4249))
        (PORT datac (3812:3812:3812) (4030:4030:4030))
        (PORT datad (451:451:451) (476:476:476))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1733w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1214:1214:1214))
        (PORT datab (368:368:368) (486:486:486))
        (PORT datac (1110:1110:1110) (1134:1134:1134))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1645w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4000:4000:4000) (4253:4253:4253))
        (PORT datac (4118:4118:4118) (4335:4335:4335))
        (PORT datad (3802:3802:3802) (4023:4023:4023))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3421:3421:3421))
        (PORT clk (3019:3019:3019) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3692:3692:3692) (3764:3764:3764))
        (PORT d[1] (2855:2855:2855) (2920:2920:2920))
        (PORT d[2] (3420:3420:3420) (3435:3435:3435))
        (PORT d[3] (3593:3593:3593) (3686:3686:3686))
        (PORT d[4] (3386:3386:3386) (3380:3380:3380))
        (PORT d[5] (2946:2946:2946) (2990:2990:2990))
        (PORT d[6] (2463:2463:2463) (2474:2474:2474))
        (PORT d[7] (3667:3667:3667) (3662:3662:3662))
        (PORT d[8] (3150:3150:3150) (3214:3214:3214))
        (PORT d[9] (3382:3382:3382) (3395:3395:3395))
        (PORT d[10] (3938:3938:3938) (3864:3864:3864))
        (PORT d[11] (3666:3666:3666) (3628:3628:3628))
        (PORT d[12] (1991:1991:1991) (2055:2055:2055))
        (PORT clk (3016:3016:3016) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2414:2414:2414))
        (PORT clk (3016:3016:3016) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3160:3160:3160))
        (PORT d[0] (3081:3081:3081) (3000:3000:3000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3161:3161:3161))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3161:3161:3161))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3161:3161:3161))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3161:3161:3161))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5690:5690:5690) (5531:5531:5531))
        (PORT clk (3018:3018:3018) (3085:3085:3085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6868:6868:6868) (7030:7030:7030))
        (PORT d[1] (4604:4604:4604) (4861:4861:4861))
        (PORT d[2] (4902:4902:4902) (5150:5150:5150))
        (PORT d[3] (6595:6595:6595) (6786:6786:6786))
        (PORT d[4] (4959:4959:4959) (5210:5210:5210))
        (PORT d[5] (4598:4598:4598) (4856:4856:4856))
        (PORT d[6] (4783:4783:4783) (4971:4971:4971))
        (PORT d[7] (4886:4886:4886) (5130:5130:5130))
        (PORT d[8] (6851:6851:6851) (7034:7034:7034))
        (PORT d[9] (4920:4920:4920) (5168:5168:5168))
        (PORT d[10] (7986:7986:7986) (8208:8208:8208))
        (PORT d[11] (4550:4550:4550) (4801:4801:4801))
        (PORT d[12] (4560:4560:4560) (4807:4807:4807))
        (PORT clk (3014:3014:3014) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2159:2159:2159))
        (PORT clk (3014:3014:3014) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3085:3085:3085))
        (PORT d[0] (5100:5100:5100) (4755:4755:4755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3086:3086:3086))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3086:3086:3086))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3086:3086:3086))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3086:3086:3086))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1678:1678:1678))
        (PORT datab (2345:2345:2345) (2251:2251:2251))
        (PORT datac (1601:1601:1601) (1556:1556:1556))
        (PORT datad (1792:1792:1792) (1753:1753:1753))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1542:1542:1542))
        (PORT datab (2348:2348:2348) (2255:2255:2255))
        (PORT datac (1379:1379:1379) (1312:1312:1312))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1901:1901:1901) (1742:1742:1742))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1094:1094:1094))
        (PORT datab (1119:1119:1119) (1141:1141:1141))
        (PORT datac (1040:1040:1040) (1029:1029:1029))
        (PORT datad (842:842:842) (880:880:880))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector13\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (259:259:259) (334:334:334))
        (PORT datad (674:674:674) (641:641:641))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp2\|SYNTHESIZED_WIRE_38\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1043:1043:1043) (1053:1053:1053))
        (PORT datad (1091:1091:1091) (1107:1107:1107))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (792:792:792) (794:794:794))
        (PORT datac (1034:1034:1034) (1023:1023:1023))
        (PORT datad (847:847:847) (886:886:886))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|selMDR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (251:251:251))
        (PORT datab (607:607:607) (552:552:552))
        (PORT datad (741:741:741) (766:766:766))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|selMDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1621:1621:1621))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (702:702:702))
        (PORT sload (1409:1409:1409) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (721:721:721))
        (PORT datab (1041:1041:1041) (1028:1028:1028))
        (PORT datac (737:737:737) (765:765:765))
        (PORT datad (999:999:999) (985:985:985))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (290:290:290))
        (PORT datab (1045:1045:1045) (1023:1023:1023))
        (PORT datac (260:260:260) (334:334:334))
        (PORT datad (1044:1044:1044) (1044:1044:1044))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (290:290:290))
        (PORT datac (261:261:261) (336:336:336))
        (PORT datad (1043:1043:1043) (1043:1043:1043))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1005:1005:1005))
        (PORT datab (778:778:778) (796:796:796))
        (PORT datad (259:259:259) (326:326:326))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (1044:1044:1044) (1031:1031:1031))
        (PORT datac (737:737:737) (765:765:765))
        (PORT datad (198:198:198) (220:220:220))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (260:260:260))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (291:291:291))
        (PORT datab (1039:1039:1039) (1025:1025:1025))
        (PORT datac (738:738:738) (766:766:766))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (198:198:198) (222:222:222))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|ldMDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1490:1490:1490))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3175:3175:3175) (3091:3091:3091))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1706:1706:1706) (1688:1688:1688))
        (PORT sload (3105:3105:3105) (3374:3374:3374))
        (PORT ena (2528:2528:2528) (2513:2513:2513))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (1336:1336:1336) (1326:1326:1326))
        (PORT datad (1257:1257:1257) (1211:1211:1211))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1221:1221:1221))
        (PORT datac (1008:1008:1008) (1007:1007:1007))
        (PORT datad (979:979:979) (974:974:974))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1256:1256:1256))
        (PORT datab (940:940:940) (872:872:872))
        (PORT datad (883:883:883) (826:826:826))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1223:1223:1223))
        (PORT datab (1316:1316:1316) (1301:1301:1301))
        (PORT datac (1254:1254:1254) (1236:1236:1236))
        (PORT datad (1080:1080:1080) (1096:1096:1096))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (932:932:932))
        (PORT datab (1291:1291:1291) (1270:1270:1270))
        (PORT datac (1075:1075:1075) (985:985:985))
        (PORT datad (203:203:203) (230:230:230))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1267:1267:1267))
        (PORT datab (1135:1135:1135) (1142:1142:1142))
        (PORT datac (1213:1213:1213) (1191:1191:1191))
        (PORT datad (982:982:982) (977:977:977))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (268:268:268))
        (PORT datab (1295:1295:1295) (1275:1275:1275))
        (PORT datac (551:551:551) (506:506:506))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1837:1837:1837))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1222:1222:1222))
        (PORT datab (1255:1255:1255) (1210:1210:1210))
        (PORT datac (920:920:920) (865:865:865))
        (PORT datad (1152:1152:1152) (1071:1071:1071))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (933:933:933))
        (PORT datab (233:233:233) (266:266:266))
        (PORT datac (1254:1254:1254) (1237:1237:1237))
        (PORT datad (1123:1123:1123) (1029:1029:1029))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1837:1837:1837))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (753:753:753))
        (PORT datab (1076:1076:1076) (1061:1061:1061))
        (PORT datad (1050:1050:1050) (1054:1054:1054))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1036:1036:1036))
        (PORT datab (801:801:801) (805:805:805))
        (PORT datad (348:348:348) (329:329:329))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (999:999:999))
        (PORT datab (487:487:487) (509:509:509))
        (PORT datac (1189:1189:1189) (1140:1140:1140))
        (PORT datad (793:793:793) (827:827:827))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (863:863:863))
        (PORT datab (488:488:488) (511:511:511))
        (PORT datac (733:733:733) (753:753:753))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1208:1208:1208))
        (PORT datab (915:915:915) (864:864:864))
        (PORT datad (895:895:895) (836:836:836))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector20\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (936:936:936))
        (PORT datab (233:233:233) (265:265:265))
        (PORT datac (1257:1257:1257) (1240:1240:1240))
        (PORT datad (837:837:837) (777:777:777))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1837:1837:1837))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (373:373:373))
        (PORT datab (1201:1201:1201) (1158:1158:1158))
        (PORT datac (389:389:389) (370:370:370))
        (PORT datad (968:968:968) (939:939:939))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1195:1195:1195))
        (PORT datab (1019:1019:1019) (1013:1013:1013))
        (PORT datac (1562:1562:1562) (1496:1496:1496))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1532:1532:1532))
        (PORT datac (1214:1214:1214) (1159:1159:1159))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (950:950:950))
        (PORT datab (994:994:994) (990:990:990))
        (PORT datac (1006:1006:1006) (986:986:986))
        (PORT datad (1075:1075:1075) (1077:1077:1077))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (513:513:513))
        (PORT datab (1310:1310:1310) (1286:1286:1286))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1285:1285:1285) (1238:1238:1238))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (796:796:796))
        (PORT datab (769:769:769) (772:772:772))
        (PORT datac (1005:1005:1005) (985:985:985))
        (PORT datad (1082:1082:1082) (1085:1085:1085))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (476:476:476))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (1080:1080:1080) (1082:1082:1082))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1051:1051:1051))
        (PORT datab (1236:1236:1236) (1198:1198:1198))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (1234:1234:1234) (1196:1196:1196))
        (PORT datac (1128:1128:1128) (1135:1135:1135))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1742:1742:1742))
        (PORT asdata (1004:1004:1004) (970:970:970))
        (PORT ena (1603:1603:1603) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1702:1702:1702))
        (PORT asdata (1005:1005:1005) (970:970:970))
        (PORT ena (1631:1631:1631) (1556:1556:1556))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (650:650:650) (617:617:617))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1742:1742:1742))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1806:1806:1806) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (231:231:231) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1770:1770:1770))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2220:2220:2220) (2114:2114:2114))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (685:685:685))
        (PORT datab (707:707:707) (696:696:696))
        (PORT datac (780:780:780) (796:796:796))
        (PORT datad (777:777:777) (804:804:804))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1068:1068:1068))
        (PORT datab (290:290:290) (363:363:363))
        (PORT datad (356:356:356) (337:337:337))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1653:1653:1653))
        (PORT asdata (1065:1065:1065) (1041:1041:1041))
        (PORT ena (2339:2339:2339) (2173:2173:2173))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1767:1767:1767))
        (PORT asdata (1126:1126:1126) (1104:1104:1104))
        (PORT ena (2519:2519:2519) (2316:2316:2316))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (753:753:753) (735:735:735))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1736:1736:1736))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2474:2474:2474) (2326:2326:2326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (1977:1977:1977))
        (PORT asdata (1307:1307:1307) (1243:1243:1243))
        (PORT ena (2123:2123:2123) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (368:368:368))
        (PORT datab (797:797:797) (800:800:800))
        (PORT datac (1038:1038:1038) (1029:1029:1029))
        (PORT datad (1048:1048:1048) (1052:1052:1052))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1190:1190:1190))
        (PORT datab (282:282:282) (351:351:351))
        (PORT datac (1035:1035:1035) (1026:1026:1026))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1074:1074:1074))
        (PORT datab (542:542:542) (599:599:599))
        (PORT datac (699:699:699) (665:665:665))
        (PORT datad (661:661:661) (631:631:631))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (546:546:546) (603:603:603))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (668:668:668))
        (PORT datab (679:679:679) (689:689:689))
        (PORT datac (713:713:713) (727:727:727))
        (PORT datad (971:971:971) (953:953:953))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1012:1012:1012))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (1559:1559:1559) (1514:1514:1514))
        (PORT datad (645:645:645) (616:616:616))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1168:1168:1168))
        (PORT datab (750:750:750) (757:757:757))
        (PORT datad (971:971:971) (953:953:953))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1062:1062:1062))
        (PORT datab (688:688:688) (691:691:691))
        (PORT datad (649:649:649) (623:623:623))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1143:1143:1143))
        (PORT datab (937:937:937) (902:902:902))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (663:663:663))
        (PORT datab (940:940:940) (905:905:905))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1766:1766:1766))
        (PORT asdata (1319:1319:1319) (1271:1271:1271))
        (PORT ena (2080:2080:2080) (1950:1950:1950))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1810:1810:1810))
        (PORT asdata (1359:1359:1359) (1302:1302:1302))
        (PORT ena (1300:1300:1300) (1225:1225:1225))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (469:469:469) (484:484:484))
        (PORT datac (659:659:659) (663:663:663))
        (PORT datad (719:719:719) (730:730:730))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1029:1029:1029))
        (PORT datab (721:721:721) (704:704:704))
        (PORT datad (686:686:686) (662:662:662))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1719:1719:1719))
        (PORT asdata (1028:1028:1028) (988:988:988))
        (PORT ena (2651:2651:2651) (2458:2458:2458))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1687:1687:1687))
        (PORT asdata (1031:1031:1031) (990:990:990))
        (PORT ena (2207:2207:2207) (2097:2097:2097))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (722:722:722) (693:693:693))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1759:1759:1759))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1676:1676:1676) (1603:1603:1603))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1806:1806:1806))
        (PORT asdata (1319:1319:1319) (1271:1271:1271))
        (PORT ena (2168:2168:2168) (2049:2049:2049))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (776:776:776))
        (PORT datab (1126:1126:1126) (1115:1115:1115))
        (PORT datad (697:697:697) (699:699:699))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1062:1062:1062))
        (PORT datab (1295:1295:1295) (1247:1247:1247))
        (PORT datad (660:660:660) (630:630:630))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1312:1312:1312))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1032:1032:1032) (1035:1035:1035))
        (PORT datad (354:354:354) (327:327:327))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (547:547:547) (605:605:605))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (738:738:738))
        (PORT datab (673:673:673) (671:671:671))
        (PORT datad (720:720:720) (730:730:730))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1150:1150:1150))
        (PORT datab (1175:1175:1175) (1133:1133:1133))
        (PORT datac (989:989:989) (984:984:984))
        (PORT datad (686:686:686) (652:652:652))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1179:1179:1179))
        (PORT datab (986:986:986) (983:983:983))
        (PORT datac (966:966:966) (952:952:952))
        (PORT datad (960:960:960) (955:955:955))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (485:485:485))
        (PORT datab (999:999:999) (982:982:982))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1078:1078:1078))
        (PORT datab (539:539:539) (596:596:596))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (619:619:619) (563:563:563))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1542:1542:1542) (1452:1452:1452))
        (PORT datac (508:508:508) (569:569:569))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (209:209:209) (237:237:237))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1683:1683:1683))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1370:1370:1370) (1318:1318:1318))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r6\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (711:711:711) (695:695:695))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1845:1845:1845))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1836:1836:1836) (1714:1714:1714))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1845:1845:1845))
        (PORT asdata (1369:1369:1369) (1322:1322:1322))
        (PORT ena (2493:2493:2493) (2355:2355:2355))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1802:1802:1802))
        (PORT asdata (1381:1381:1381) (1336:1336:1336))
        (PORT ena (2174:2174:2174) (2065:2065:2065))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (999:999:999))
        (PORT datab (1227:1227:1227) (1166:1166:1166))
        (PORT datac (991:991:991) (986:986:986))
        (PORT datad (999:999:999) (981:981:981))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (684:684:684))
        (PORT datab (1252:1252:1252) (1190:1190:1190))
        (PORT datac (991:991:991) (977:977:977))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1719:1719:1719))
        (PORT asdata (974:974:974) (935:935:935))
        (PORT ena (2651:2651:2651) (2458:2458:2458))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (717:717:717) (711:711:711))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1818:1818:1818))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1879:1879:1879))
        (PORT asdata (1381:1381:1381) (1335:1335:1335))
        (PORT ena (2750:2750:2750) (2594:2594:2594))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (820:820:820))
        (PORT datab (750:750:750) (757:757:757))
        (PORT datad (970:970:970) (952:952:952))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1062:1062:1062))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datad (637:637:637) (607:607:607))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1075:1075:1075))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (349:349:349) (334:334:334))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (542:542:542) (599:599:599))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (895:895:895))
        (PORT datab (740:740:740) (702:702:702))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (707:707:707))
        (PORT datab (781:781:781) (748:748:748))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (725:725:725))
        (PORT datab (701:701:701) (685:685:685))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (716:716:716))
        (PORT datab (1003:1003:1003) (934:934:934))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1042:1042:1042))
        (PORT datab (730:730:730) (698:698:698))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (934:934:934))
        (PORT datab (727:727:727) (689:689:689))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (659:659:659))
        (PORT datab (746:746:746) (734:734:734))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (284:284:284))
        (PORT datab (1592:1592:1592) (1513:1513:1513))
        (PORT datac (694:694:694) (695:695:695))
        (PORT datad (634:634:634) (602:602:602))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (286:286:286))
        (PORT datab (1590:1590:1590) (1512:1512:1512))
        (PORT datac (1382:1382:1382) (1280:1280:1280))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (880:880:880))
        (PORT datab (929:929:929) (848:848:848))
        (PORT datac (2365:2365:2365) (2164:2164:2164))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1240:1240:1240))
        (PORT datab (1244:1244:1244) (1161:1161:1161))
        (PORT datac (1404:1404:1404) (1294:1294:1294))
        (PORT datad (556:556:556) (509:509:509))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2708:2708:2708))
        (PORT asdata (1455:1455:1455) (1352:1352:1352))
        (PORT ena (3215:3215:3215) (3110:3110:3110))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2204:2204:2204))
        (PORT clk (2978:2978:2978) (3107:3107:3107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2775:2775:2775))
        (PORT d[1] (3191:3191:3191) (3137:3137:3137))
        (PORT d[2] (2514:2514:2514) (2453:2453:2453))
        (PORT d[3] (3046:3046:3046) (3053:3053:3053))
        (PORT d[4] (4071:4071:4071) (4086:4086:4086))
        (PORT d[5] (2457:2457:2457) (2483:2483:2483))
        (PORT d[6] (3854:3854:3854) (3899:3899:3899))
        (PORT d[7] (4046:4046:4046) (4039:4039:4039))
        (PORT d[8] (2765:2765:2765) (2743:2743:2743))
        (PORT d[9] (1992:1992:1992) (1979:1979:1979))
        (PORT d[10] (4605:4605:4605) (4675:4675:4675))
        (PORT d[11] (2747:2747:2747) (2699:2699:2699))
        (PORT d[12] (2419:2419:2419) (2413:2413:2413))
        (PORT clk (2975:2975:2975) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2108:2108:2108))
        (PORT clk (2975:2975:2975) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2978:2978:2978) (3107:3107:3107))
        (PORT d[0] (3085:3085:3085) (2963:2963:2963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1508:1508:1508))
        (PORT clk (2874:2874:2874) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4790:4790:4790) (4976:4976:4976))
        (PORT d[1] (4561:4561:4561) (4816:4816:4816))
        (PORT d[2] (5948:5948:5948) (6223:6223:6223))
        (PORT d[3] (5978:5978:5978) (6255:6255:6255))
        (PORT d[4] (5737:5737:5737) (6053:6053:6053))
        (PORT d[5] (4899:4899:4899) (5122:5122:5122))
        (PORT d[6] (5046:5046:5046) (5251:5251:5251))
        (PORT d[7] (6272:6272:6272) (6558:6558:6558))
        (PORT d[8] (5986:5986:5986) (6267:6267:6267))
        (PORT d[9] (6042:6042:6042) (6339:6339:6339))
        (PORT d[10] (5522:5522:5522) (5773:5773:5773))
        (PORT d[11] (6354:6354:6354) (6667:6667:6667))
        (PORT d[12] (4750:4750:4750) (4941:4941:4941))
        (PORT clk (2870:2870:2870) (2958:2958:2958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2008:2008:2008))
        (PORT clk (2870:2870:2870) (2958:2958:2958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2874:2874:2874) (2962:2962:2962))
        (PORT d[0] (3907:3907:3907) (3857:3857:3857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2875:2875:2875) (2963:2963:2963))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2875:2875:2875) (2963:2963:2963))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2875:2875:2875) (2963:2963:2963))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2875:2875:2875) (2963:2963:2963))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1443:1443:1443))
        (PORT clk (2985:2985:2985) (3098:3098:3098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (2780:2780:2780))
        (PORT d[1] (3209:3209:3209) (3274:3274:3274))
        (PORT d[2] (3814:3814:3814) (3855:3855:3855))
        (PORT d[3] (3078:3078:3078) (3080:3080:3080))
        (PORT d[4] (2332:2332:2332) (2309:2309:2309))
        (PORT d[5] (2779:2779:2779) (2795:2795:2795))
        (PORT d[6] (2703:2703:2703) (2670:2670:2670))
        (PORT d[7] (3716:3716:3716) (3683:3683:3683))
        (PORT d[8] (3323:3323:3323) (3290:3290:3290))
        (PORT d[9] (3398:3398:3398) (3351:3351:3351))
        (PORT d[10] (3692:3692:3692) (3659:3659:3659))
        (PORT d[11] (3458:3458:3458) (3469:3469:3469))
        (PORT d[12] (1522:1522:1522) (1571:1571:1571))
        (PORT clk (2982:2982:2982) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (1931:1931:1931))
        (PORT clk (2982:2982:2982) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2985:2985:2985) (3098:3098:3098))
        (PORT d[0] (2716:2716:2716) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2986:2986:2986) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2986:2986:2986) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2986:2986:2986) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2986:2986:2986) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5671:5671:5671) (5564:5564:5564))
        (PORT clk (2944:2944:2944) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7394:7394:7394) (7612:7612:7612))
        (PORT d[1] (5350:5350:5350) (5623:5623:5623))
        (PORT d[2] (4103:4103:4103) (4304:4304:4304))
        (PORT d[3] (4648:4648:4648) (4918:4918:4918))
        (PORT d[4] (4415:4415:4415) (4620:4620:4620))
        (PORT d[5] (5640:5640:5640) (5902:5902:5902))
        (PORT d[6] (7138:7138:7138) (7288:7288:7288))
        (PORT d[7] (4837:4837:4837) (5073:5073:5073))
        (PORT d[8] (5027:5027:5027) (5182:5182:5182))
        (PORT d[9] (7090:7090:7090) (7353:7353:7353))
        (PORT d[10] (5395:5395:5395) (5562:5562:5562))
        (PORT d[11] (7302:7302:7302) (7545:7545:7545))
        (PORT d[12] (5271:5271:5271) (5532:5532:5532))
        (PORT clk (2940:2940:2940) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (1931:1931:1931))
        (PORT clk (2940:2940:2940) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (3015:3015:3015))
        (PORT d[0] (2785:2785:2785) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2389:2389:2389) (2336:2336:2336))
        (PORT clk (3029:3029:3029) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3186:3186:3186))
        (PORT d[1] (3548:3548:3548) (3634:3634:3634))
        (PORT d[2] (3775:3775:3775) (3811:3811:3811))
        (PORT d[3] (2720:2720:2720) (2727:2727:2727))
        (PORT d[4] (2364:2364:2364) (2361:2361:2361))
        (PORT d[5] (2525:2525:2525) (2581:2581:2581))
        (PORT d[6] (2998:2998:2998) (2943:2943:2943))
        (PORT d[7] (3791:3791:3791) (3796:3796:3796))
        (PORT d[8] (3130:3130:3130) (3124:3124:3124))
        (PORT d[9] (2717:2717:2717) (2696:2696:2696))
        (PORT d[10] (3037:3037:3037) (3034:3034:3034))
        (PORT d[11] (3773:3773:3773) (3762:3762:3762))
        (PORT d[12] (2624:2624:2624) (2699:2699:2699))
        (PORT clk (3026:3026:3026) (3133:3133:3133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2125:2125:2125))
        (PORT clk (3026:3026:3026) (3133:3133:3133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3137:3137:3137))
        (PORT d[0] (2838:2838:2838) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3138:3138:3138))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3138:3138:3138))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3138:3138:3138))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3138:3138:3138))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4937:4937:4937) (4838:4838:4838))
        (PORT clk (2891:2891:2891) (2983:2983:2983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4566:4566:4566) (4792:4792:4792))
        (PORT d[1] (6004:6004:6004) (6253:6253:6253))
        (PORT d[2] (4136:4136:4136) (4343:4343:4343))
        (PORT d[3] (5920:5920:5920) (6137:6137:6137))
        (PORT d[4] (4522:4522:4522) (4745:4745:4745))
        (PORT d[5] (4129:4129:4129) (4345:4345:4345))
        (PORT d[6] (3889:3889:3889) (4122:4122:4122))
        (PORT d[7] (4462:4462:4462) (4674:4674:4674))
        (PORT d[8] (5277:5277:5277) (5428:5428:5428))
        (PORT d[9] (3759:3759:3759) (3967:3967:3967))
        (PORT d[10] (5335:5335:5335) (5504:5504:5504))
        (PORT d[11] (5269:5269:5269) (5526:5526:5526))
        (PORT d[12] (5943:5943:5943) (6184:6184:6184))
        (PORT clk (2887:2887:2887) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (1980:1980:1980))
        (PORT clk (2887:2887:2887) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2891:2891:2891) (2983:2983:2983))
        (PORT d[0] (5197:5197:5197) (5037:5037:5037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2892:2892:2892) (2984:2984:2984))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2892:2892:2892) (2984:2984:2984))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2892:2892:2892) (2984:2984:2984))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2892:2892:2892) (2984:2984:2984))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1672:1672:1672))
        (PORT datab (1954:1954:1954) (1808:1808:1808))
        (PORT datac (1221:1221:1221) (1135:1135:1135))
        (PORT datad (1577:1577:1577) (1520:1520:1520))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (1817:1817:1817))
        (PORT clk (3046:3046:3046) (3170:3170:3170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3564:3564:3564) (3578:3578:3578))
        (PORT d[1] (3231:3231:3231) (3186:3186:3186))
        (PORT d[2] (3136:3136:3136) (3055:3055:3055))
        (PORT d[3] (2084:2084:2084) (2045:2045:2045))
        (PORT d[4] (3388:3388:3388) (3391:3391:3391))
        (PORT d[5] (2449:2449:2449) (2473:2473:2473))
        (PORT d[6] (3844:3844:3844) (3840:3840:3840))
        (PORT d[7] (3964:3964:3964) (3955:3955:3955))
        (PORT d[8] (3031:3031:3031) (2989:2989:2989))
        (PORT d[9] (2026:2026:2026) (1992:1992:1992))
        (PORT d[10] (3760:3760:3760) (3781:3781:3781))
        (PORT d[11] (2371:2371:2371) (2335:2335:2335))
        (PORT d[12] (2070:2070:2070) (2055:2055:2055))
        (PORT clk (3043:3043:3043) (3166:3166:3166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2062:2062:2062) (1909:1909:1909))
        (PORT clk (3043:3043:3043) (3166:3166:3166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3170:3170:3170))
        (PORT d[0] (2911:2911:2911) (2744:2744:2744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3171:3171:3171))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3171:3171:3171))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3171:3171:3171))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3171:3171:3171))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2222:2222:2222))
        (PORT clk (2916:2916:2916) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4824:4824:4824) (5005:5005:5005))
        (PORT d[1] (4515:4515:4515) (4767:4767:4767))
        (PORT d[2] (6589:6589:6589) (6842:6842:6842))
        (PORT d[3] (6338:6338:6338) (6605:6605:6605))
        (PORT d[4] (6132:6132:6132) (6445:6445:6445))
        (PORT d[5] (4473:4473:4473) (4703:4703:4703))
        (PORT d[6] (5440:5440:5440) (5640:5640:5640))
        (PORT d[7] (6664:6664:6664) (6938:6938:6938))
        (PORT d[8] (6774:6774:6774) (7046:7046:7046))
        (PORT d[9] (6035:6035:6035) (6330:6330:6330))
        (PORT d[10] (5993:5993:5993) (6269:6269:6269))
        (PORT d[11] (6679:6679:6679) (6983:6983:6983))
        (PORT d[12] (5461:5461:5461) (5650:5650:5650))
        (PORT clk (2912:2912:2912) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (1919:1919:1919))
        (PORT clk (2912:2912:2912) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2916:2916:2916) (2985:2985:2985))
        (PORT d[0] (3636:3636:3636) (3369:3369:3369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2917:2917:2917) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2917:2917:2917) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2917:2917:2917) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2917:2917:2917) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2168:2168:2168) (2099:2099:2099))
        (PORT datab (1951:1951:1951) (1805:1805:1805))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1918:1918:1918) (1857:1857:1857))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (2627:2627:2627))
        (PORT clk (3011:3011:3011) (3119:3119:3119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4133:4133:4133) (4098:4098:4098))
        (PORT d[1] (3239:3239:3239) (3340:3340:3340))
        (PORT d[2] (3463:3463:3463) (3520:3520:3520))
        (PORT d[3] (3697:3697:3697) (3694:3694:3694))
        (PORT d[4] (2693:2693:2693) (2678:2678:2678))
        (PORT d[5] (3158:3158:3158) (3187:3187:3187))
        (PORT d[6] (3514:3514:3514) (3549:3549:3549))
        (PORT d[7] (3460:3460:3460) (3479:3479:3479))
        (PORT d[8] (3125:3125:3125) (3140:3140:3140))
        (PORT d[9] (2415:2415:2415) (2403:2403:2403))
        (PORT d[10] (3341:3341:3341) (3293:3293:3293))
        (PORT d[11] (3436:3436:3436) (3435:3435:3435))
        (PORT d[12] (2305:2305:2305) (2399:2399:2399))
        (PORT clk (3008:3008:3008) (3115:3115:3115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2332:2332:2332))
        (PORT clk (3008:3008:3008) (3115:3115:3115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3119:3119:3119))
        (PORT d[0] (3055:3055:3055) (2974:2974:2974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3012:3012:3012) (3120:3120:3120))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3012:3012:3012) (3120:3120:3120))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3012:3012:3012) (3120:3120:3120))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3012:3012:3012) (3120:3120:3120))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4277:4277:4277) (4188:4188:4188))
        (PORT clk (3028:3028:3028) (3085:3085:3085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4256:4256:4256) (4498:4498:4498))
        (PORT d[1] (6326:6326:6326) (6562:6562:6562))
        (PORT d[2] (3732:3732:3732) (3936:3936:3936))
        (PORT d[3] (6239:6239:6239) (6446:6446:6446))
        (PORT d[4] (4855:4855:4855) (5067:5067:5067))
        (PORT d[5] (4731:4731:4731) (4920:4920:4920))
        (PORT d[6] (3878:3878:3878) (4106:4106:4106))
        (PORT d[7] (4803:4803:4803) (5005:5005:5005))
        (PORT d[8] (5604:5604:5604) (5736:5736:5736))
        (PORT d[9] (3752:3752:3752) (3962:3962:3962))
        (PORT d[10] (4717:4717:4717) (4909:4909:4909))
        (PORT d[11] (5558:5558:5558) (5806:5806:5806))
        (PORT d[12] (6286:6286:6286) (6518:6518:6518))
        (PORT clk (3024:3024:3024) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2176:2176:2176))
        (PORT clk (3024:3024:3024) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3028:3028:3028) (3085:3085:3085))
        (PORT d[0] (4265:4265:4265) (4104:4104:4104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3086:3086:3086))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3086:3086:3086))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3086:3086:3086))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3086:3086:3086))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (1744:1744:1744))
        (PORT clk (3088:3088:3088) (3170:3170:3170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3848:3848:3848) (3843:3843:3843))
        (PORT d[1] (3538:3538:3538) (3613:3613:3613))
        (PORT d[2] (3791:3791:3791) (3830:3830:3830))
        (PORT d[3] (3080:3080:3080) (3079:3079:3079))
        (PORT d[4] (2602:2602:2602) (2559:2559:2559))
        (PORT d[5] (2865:2865:2865) (2904:2904:2904))
        (PORT d[6] (2667:2667:2667) (2628:2628:2628))
        (PORT d[7] (2778:2778:2778) (2793:2793:2793))
        (PORT d[8] (2990:2990:2990) (2967:2967:2967))
        (PORT d[9] (3039:3039:3039) (3007:3007:3007))
        (PORT d[10] (3092:3092:3092) (3089:3089:3089))
        (PORT d[11] (3475:3475:3475) (3476:3476:3476))
        (PORT d[12] (1856:1856:1856) (1887:1887:1887))
        (PORT clk (3085:3085:3085) (3166:3166:3166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2235:2235:2235))
        (PORT clk (3085:3085:3085) (3166:3166:3166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3088:3088:3088) (3170:3170:3170))
        (PORT d[0] (2816:2816:2816) (2708:2708:2708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3171:3171:3171))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3171:3171:3171))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3171:3171:3171))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3171:3171:3171))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5307:5307:5307) (5204:5204:5204))
        (PORT clk (2970:2970:2970) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7701:7701:7701) (7897:7897:7897))
        (PORT d[1] (5677:5677:5677) (5940:5940:5940))
        (PORT d[2] (4106:4106:4106) (4305:4305:4305))
        (PORT d[3] (5014:5014:5014) (5272:5272:5272))
        (PORT d[4] (4508:4508:4508) (4712:4712:4712))
        (PORT d[5] (5996:5996:5996) (6254:6254:6254))
        (PORT d[6] (4233:4233:4233) (4446:4446:4446))
        (PORT d[7] (5146:5146:5146) (5366:5366:5366))
        (PORT d[8] (4941:4941:4941) (5105:5105:5105))
        (PORT d[9] (3790:3790:3790) (3991:3991:3991))
        (PORT d[10] (5423:5423:5423) (5595:5595:5595))
        (PORT d[11] (5204:5204:5204) (5456:5456:5456))
        (PORT d[12] (5557:5557:5557) (5808:5808:5808))
        (PORT clk (2966:2966:2966) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (1907:1907:1907))
        (PORT clk (2966:2966:2966) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3048:3048:3048))
        (PORT d[0] (5945:5945:5945) (5691:5691:5691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2224:2224:2224))
        (PORT clk (2801:2801:2801) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2542:2542:2542))
        (PORT d[1] (1859:1859:1859) (1795:1795:1795))
        (PORT d[2] (2904:2904:2904) (2914:2914:2914))
        (PORT d[3] (3708:3708:3708) (3715:3715:3715))
        (PORT d[4] (2689:2689:2689) (2660:2660:2660))
        (PORT d[5] (1982:1982:1982) (1945:1945:1945))
        (PORT d[6] (2661:2661:2661) (2629:2629:2629))
        (PORT d[7] (2915:2915:2915) (2878:2878:2878))
        (PORT d[8] (2592:2592:2592) (2546:2546:2546))
        (PORT d[9] (2192:2192:2192) (2124:2124:2124))
        (PORT d[10] (2519:2519:2519) (2440:2440:2440))
        (PORT d[11] (2343:2343:2343) (2293:2293:2293))
        (PORT d[12] (2245:2245:2245) (2327:2327:2327))
        (PORT clk (2798:2798:2798) (2963:2963:2963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (1705:1705:1705))
        (PORT clk (2798:2798:2798) (2963:2963:2963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2967:2967:2967))
        (PORT d[0] (2966:2966:2966) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2968:2968:2968))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2968:2968:2968))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2968:2968:2968))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2968:2968:2968))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4750:4750:4750) (4612:4612:4612))
        (PORT clk (2947:2947:2947) (3026:3026:3026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3766:3766:3766) (3943:3943:3943))
        (PORT d[1] (5543:5543:5543) (5742:5742:5742))
        (PORT d[2] (3759:3759:3759) (3935:3935:3935))
        (PORT d[3] (5282:5282:5282) (5531:5531:5531))
        (PORT d[4] (3735:3735:3735) (3896:3896:3896))
        (PORT d[5] (4085:4085:4085) (4296:4296:4296))
        (PORT d[6] (5779:5779:5779) (5946:5946:5946))
        (PORT d[7] (3798:3798:3798) (3991:3991:3991))
        (PORT d[8] (7275:7275:7275) (7493:7493:7493))
        (PORT d[9] (3729:3729:3729) (3914:3914:3914))
        (PORT d[10] (4954:4954:4954) (5202:5202:5202))
        (PORT d[11] (4097:4097:4097) (4279:4279:4279))
        (PORT d[12] (4067:4067:4067) (4243:4243:4243))
        (PORT clk (2943:2943:2943) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (1893:1893:1893))
        (PORT clk (2943:2943:2943) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2947:2947:2947) (3026:3026:3026))
        (PORT d[0] (3544:3544:3544) (3268:3268:3268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2948:2948:2948) (3027:3027:3027))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2948:2948:2948) (3027:3027:3027))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2948:2948:2948) (3027:3027:3027))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2948:2948:2948) (3027:3027:3027))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2337:2337:2337))
        (PORT clk (3055:3055:3055) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3794:3794:3794) (3787:3787:3787))
        (PORT d[1] (3273:3273:3273) (3365:3365:3365))
        (PORT d[2] (3804:3804:3804) (3829:3829:3829))
        (PORT d[3] (2767:2767:2767) (2778:2778:2778))
        (PORT d[4] (2344:2344:2344) (2323:2323:2323))
        (PORT d[5] (2825:2825:2825) (2865:2865:2865))
        (PORT d[6] (3849:3849:3849) (3874:3874:3874))
        (PORT d[7] (3816:3816:3816) (3819:3819:3819))
        (PORT d[8] (3097:3097:3097) (3092:3092:3092))
        (PORT d[9] (2750:2750:2750) (2731:2731:2731))
        (PORT d[10] (3357:3357:3357) (3311:3311:3311))
        (PORT d[11] (3462:3462:3462) (3463:3463:3463))
        (PORT d[12] (2295:2295:2295) (2392:2392:2392))
        (PORT clk (3052:3052:3052) (3158:3158:3158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2101:2101:2101))
        (PORT clk (3052:3052:3052) (3158:3158:3158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3055:3055:3055) (3162:3162:3162))
        (PORT d[0] (3113:3113:3113) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3163:3163:3163))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3163:3163:3163))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3163:3163:3163))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3163:3163:3163))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4639:4639:4639) (4548:4548:4548))
        (PORT clk (2889:2889:2889) (2973:2973:2973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4540:4540:4540) (4767:4767:4767))
        (PORT d[1] (5970:5970:5970) (6206:6206:6206))
        (PORT d[2] (4455:4455:4455) (4658:4658:4658))
        (PORT d[3] (5919:5919:5919) (6129:6129:6129))
        (PORT d[4] (4530:4530:4530) (4754:4754:4754))
        (PORT d[5] (6641:6641:6641) (6878:6878:6878))
        (PORT d[6] (3883:3883:3883) (4115:4115:4115))
        (PORT d[7] (4468:4468:4468) (4681:4681:4681))
        (PORT d[8] (5296:5296:5296) (5444:5444:5444))
        (PORT d[9] (3773:3773:3773) (3984:3984:3984))
        (PORT d[10] (4378:4378:4378) (4586:4586:4586))
        (PORT d[11] (5270:5270:5270) (5526:5526:5526))
        (PORT d[12] (5919:5919:5919) (6161:6161:6161))
        (PORT clk (2885:2885:2885) (2969:2969:2969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2013:2013:2013))
        (PORT clk (2885:2885:2885) (2969:2969:2969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2889:2889:2889) (2973:2973:2973))
        (PORT d[0] (3454:3454:3454) (3220:3220:3220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2890:2890:2890) (2974:2974:2974))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2890:2890:2890) (2974:2974:2974))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2890:2890:2890) (2974:2974:2974))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2890:2890:2890) (2974:2974:2974))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1670:1670:1670))
        (PORT datab (1709:1709:1709) (1669:1669:1669))
        (PORT datac (1545:1545:1545) (1497:1497:1497))
        (PORT datad (1907:1907:1907) (1772:1772:1772))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1671:1671:1671))
        (PORT datab (2049:2049:2049) (1960:1960:1960))
        (PORT datac (1521:1521:1521) (1500:1500:1500))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1852:1852:1852) (1699:1699:1699))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3068:3068:3068) (2994:2994:2994))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1724:1724:1724) (1691:1691:1691))
        (PORT sload (4048:4048:4048) (4372:4372:4372))
        (PORT ena (2509:2509:2509) (2508:2508:2508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2360:2360:2360) (2260:2260:2260))
        (PORT datab (1287:1287:1287) (1227:1227:1227))
        (PORT datac (1514:1514:1514) (1453:1453:1453))
        (PORT datad (1864:1864:1864) (1802:1802:1802))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1248:1248:1248))
        (PORT datab (1548:1548:1548) (1484:1484:1484))
        (PORT datac (712:712:712) (683:683:683))
        (PORT datad (722:722:722) (700:700:700))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (746:746:746))
        (PORT datab (1285:1285:1285) (1238:1238:1238))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1117:1117:1117))
        (PORT datab (1230:1230:1230) (1150:1150:1150))
        (PORT datac (908:908:908) (857:857:857))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2531:2531:2531) (2472:2472:2472))
        (PORT datab (1287:1287:1287) (1224:1224:1224))
        (PORT datac (569:569:569) (525:525:525))
        (PORT datad (374:374:374) (357:357:357))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (646:646:646) (613:613:613))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2018:2018:2018) (1983:1983:1983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2200:2200:2200))
        (PORT clk (3088:3088:3088) (3203:3203:3203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3357:3357:3357))
        (PORT d[1] (3475:3475:3475) (3508:3508:3508))
        (PORT d[2] (2701:2701:2701) (2699:2699:2699))
        (PORT d[3] (2796:2796:2796) (2840:2840:2840))
        (PORT d[4] (3101:3101:3101) (3094:3094:3094))
        (PORT d[5] (2813:2813:2813) (2844:2844:2844))
        (PORT d[6] (3175:3175:3175) (3228:3228:3228))
        (PORT d[7] (3334:3334:3334) (3318:3318:3318))
        (PORT d[8] (3383:3383:3383) (3368:3368:3368))
        (PORT d[9] (2469:2469:2469) (2507:2507:2507))
        (PORT d[10] (4606:4606:4606) (4661:4661:4661))
        (PORT d[11] (3803:3803:3803) (3804:3804:3804))
        (PORT d[12] (2535:2535:2535) (2604:2604:2604))
        (PORT clk (3085:3085:3085) (3199:3199:3199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2149:2149:2149))
        (PORT clk (3085:3085:3085) (3199:3199:3199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3088:3088:3088) (3203:3203:3203))
        (PORT d[0] (3067:3067:3067) (2971:2971:2971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3204:3204:3204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3204:3204:3204))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3204:3204:3204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3204:3204:3204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3812:3812:3812) (3670:3670:3670))
        (PORT clk (2967:2967:2967) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5318:5318:5318) (5580:5580:5580))
        (PORT d[1] (5662:5662:5662) (5923:5923:5923))
        (PORT d[2] (5598:5598:5598) (5856:5856:5856))
        (PORT d[3] (5650:5650:5650) (5817:5817:5817))
        (PORT d[4] (4928:4928:4928) (5185:5185:5185))
        (PORT d[5] (5598:5598:5598) (5863:5863:5863))
        (PORT d[6] (5111:5111:5111) (5319:5319:5319))
        (PORT d[7] (5701:5701:5701) (5992:5992:5992))
        (PORT d[8] (5918:5918:5918) (6173:6173:6173))
        (PORT d[9] (6046:6046:6046) (6348:6348:6348))
        (PORT d[10] (5988:5988:5988) (6255:6255:6255))
        (PORT d[11] (5997:5997:5997) (6297:6297:6297))
        (PORT d[12] (6311:6311:6311) (6597:6597:6597))
        (PORT clk (2963:2963:2963) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (1995:1995:1995))
        (PORT clk (2963:2963:2963) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3036:3036:3036))
        (PORT d[0] (3746:3746:3746) (3510:3510:3510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2225:2225:2225))
        (PORT clk (2978:2978:2978) (3119:3119:3119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (2908:2908:2908))
        (PORT d[1] (2284:2284:2284) (2279:2279:2279))
        (PORT d[2] (2514:2514:2514) (2468:2468:2468))
        (PORT d[3] (3100:3100:3100) (3122:3122:3122))
        (PORT d[4] (4115:4115:4115) (4119:4119:4119))
        (PORT d[5] (2476:2476:2476) (2500:2500:2500))
        (PORT d[6] (3796:3796:3796) (3832:3832:3832))
        (PORT d[7] (3658:3658:3658) (3649:3649:3649))
        (PORT d[8] (2741:2741:2741) (2719:2719:2719))
        (PORT d[9] (2287:2287:2287) (2258:2258:2258))
        (PORT d[10] (3766:3766:3766) (3775:3775:3775))
        (PORT d[11] (2753:2753:2753) (2705:2705:2705))
        (PORT d[12] (2705:2705:2705) (2667:2667:2667))
        (PORT clk (2975:2975:2975) (3115:3115:3115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2274:2274:2274))
        (PORT clk (2975:2975:2975) (3115:3115:3115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2978:2978:2978) (3119:3119:3119))
        (PORT d[0] (2795:2795:2795) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3120:3120:3120))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3120:3120:3120))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3120:3120:3120))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3120:3120:3120))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (1826:1826:1826))
        (PORT clk (2882:2882:2882) (2969:2969:2969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5142:5142:5142) (5330:5330:5330))
        (PORT d[1] (4528:4528:4528) (4783:4783:4783))
        (PORT d[2] (5926:5926:5926) (6190:6190:6190))
        (PORT d[3] (5967:5967:5967) (6246:6246:6246))
        (PORT d[4] (5765:5765:5765) (6080:6080:6080))
        (PORT d[5] (4534:4534:4534) (4768:4768:4768))
        (PORT d[6] (5062:5062:5062) (5270:5270:5270))
        (PORT d[7] (5677:5677:5677) (5976:5976:5976))
        (PORT d[8] (6058:6058:6058) (6339:6339:6339))
        (PORT d[9] (6029:6029:6029) (6326:6326:6326))
        (PORT d[10] (5562:5562:5562) (5811:5811:5811))
        (PORT d[11] (6379:6379:6379) (6686:6686:6686))
        (PORT d[12] (5046:5046:5046) (5237:5237:5237))
        (PORT clk (2878:2878:2878) (2965:2965:2965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2008:2008:2008))
        (PORT clk (2878:2878:2878) (2965:2965:2965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2882:2882:2882) (2969:2969:2969))
        (PORT d[0] (3589:3589:3589) (3553:3553:3553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2883:2883:2883) (2970:2970:2970))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2883:2883:2883) (2970:2970:2970))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2883:2883:2883) (2970:2970:2970))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2883:2883:2883) (2970:2970:2970))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (1775:1775:1775))
        (PORT clk (2663:2663:2663) (2889:2889:2889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1421:1421:1421))
        (PORT d[1] (2385:2385:2385) (2387:2387:2387))
        (PORT d[2] (2754:2754:2754) (2664:2664:2664))
        (PORT d[3] (1408:1408:1408) (1398:1398:1398))
        (PORT d[4] (1788:1788:1788) (1710:1710:1710))
        (PORT d[5] (2271:2271:2271) (2221:2221:2221))
        (PORT d[6] (2388:2388:2388) (2334:2334:2334))
        (PORT d[7] (2084:2084:2084) (2046:2046:2046))
        (PORT d[8] (1401:1401:1401) (1400:1400:1400))
        (PORT d[9] (1683:1683:1683) (1650:1650:1650))
        (PORT d[10] (1852:1852:1852) (1756:1756:1756))
        (PORT d[11] (1722:1722:1722) (1704:1704:1704))
        (PORT d[12] (1692:1692:1692) (1677:1677:1677))
        (PORT clk (2660:2660:2660) (2885:2885:2885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1655:1655:1655) (1546:1546:1546))
        (PORT clk (2660:2660:2660) (2885:2885:2885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2889:2889:2889))
        (PORT d[0] (1884:1884:1884) (1814:1814:1814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2890:2890:2890))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2890:2890:2890))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2890:2890:2890))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2890:2890:2890))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (3941:3941:3941))
        (PORT clk (2824:2824:2824) (3008:3008:3008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4480:4480:4480) (4671:4671:4671))
        (PORT d[1] (4155:4155:4155) (4388:4388:4388))
        (PORT d[2] (4086:4086:4086) (4270:4270:4270))
        (PORT d[3] (7386:7386:7386) (7632:7632:7632))
        (PORT d[4] (7097:7097:7097) (7378:7378:7378))
        (PORT d[5] (4480:4480:4480) (4714:4714:4714))
        (PORT d[6] (4402:4402:4402) (4606:4606:4606))
        (PORT d[7] (7712:7712:7712) (7967:7967:7967))
        (PORT d[8] (5941:5941:5941) (6196:6196:6196))
        (PORT d[9] (6384:6384:6384) (6671:6671:6671))
        (PORT d[10] (6665:6665:6665) (6912:6912:6912))
        (PORT d[11] (4132:4132:4132) (4342:4342:4342))
        (PORT d[12] (4404:4404:4404) (4601:4601:4601))
        (PORT clk (2820:2820:2820) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1868:1868:1868))
        (PORT clk (2820:2820:2820) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2824:2824:2824) (3008:3008:3008))
        (PORT d[0] (2550:2550:2550) (2398:2398:2398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (3009:3009:3009))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (3009:3009:3009))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (3009:3009:3009))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (3009:3009:3009))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2059:2059:2059))
        (PORT clk (3013:3013:3013) (3127:3127:3127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3234:3234:3234))
        (PORT d[1] (2896:2896:2896) (2853:2853:2853))
        (PORT d[2] (2282:2282:2282) (2242:2242:2242))
        (PORT d[3] (2788:2788:2788) (2825:2825:2825))
        (PORT d[4] (3700:3700:3700) (3741:3741:3741))
        (PORT d[5] (2390:2390:2390) (2408:2408:2408))
        (PORT d[6] (3907:3907:3907) (3955:3955:3955))
        (PORT d[7] (3666:3666:3666) (3657:3657:3657))
        (PORT d[8] (2708:2708:2708) (2681:2681:2681))
        (PORT d[9] (2304:2304:2304) (2274:2274:2274))
        (PORT d[10] (3739:3739:3739) (3749:3749:3749))
        (PORT d[11] (2742:2742:2742) (2689:2689:2689))
        (PORT d[12] (2688:2688:2688) (2649:2649:2649))
        (PORT clk (3010:3010:3010) (3123:3123:3123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (1891:1891:1891))
        (PORT clk (3010:3010:3010) (3123:3123:3123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3013:3013:3013) (3127:3127:3127))
        (PORT d[0] (2817:2817:2817) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3128:3128:3128))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3128:3128:3128))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3128:3128:3128))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3128:3128:3128))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (1883:1883:1883))
        (PORT clk (2944:2944:2944) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4855:4855:4855) (5056:5056:5056))
        (PORT d[1] (4545:4545:4545) (4800:4800:4800))
        (PORT d[2] (5669:5669:5669) (5951:5951:5951))
        (PORT d[3] (6001:6001:6001) (6280:6280:6280))
        (PORT d[4] (5766:5766:5766) (6086:6086:6086))
        (PORT d[5] (4550:4550:4550) (4782:4782:4782))
        (PORT d[6] (5072:5072:5072) (5280:5280:5280))
        (PORT d[7] (6327:6327:6327) (6614:6614:6614))
        (PORT d[8] (6067:6067:6067) (6349:6349:6349))
        (PORT d[9] (5731:5731:5731) (6044:6044:6044))
        (PORT d[10] (5680:5680:5680) (5964:5964:5964))
        (PORT d[11] (6045:6045:6045) (6370:6370:6370))
        (PORT d[12] (5129:5129:5129) (5326:5326:5326))
        (PORT clk (2940:2940:2940) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2249:2249:2249))
        (PORT clk (2940:2940:2940) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (3121:3121:3121))
        (PORT d[0] (5010:5010:5010) (4730:4730:4730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1203:1203:1203))
        (PORT datab (1078:1078:1078) (1070:1070:1070))
        (PORT datac (1032:1032:1032) (978:978:978))
        (PORT datad (1515:1515:1515) (1429:1429:1429))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1739:1739:1739) (1708:1708:1708))
        (PORT datab (1075:1075:1075) (1066:1066:1066))
        (PORT datac (1717:1717:1717) (1668:1668:1668))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (1796:1796:1796))
        (PORT clk (2962:2962:2962) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2144:2144:2144))
        (PORT d[1] (3565:3565:3565) (3505:3505:3505))
        (PORT d[2] (2435:2435:2435) (2379:2379:2379))
        (PORT d[3] (1754:1754:1754) (1728:1728:1728))
        (PORT d[4] (3637:3637:3637) (3621:3621:3621))
        (PORT d[5] (3401:3401:3401) (3367:3367:3367))
        (PORT d[6] (2036:2036:2036) (1991:1991:1991))
        (PORT d[7] (2314:2314:2314) (2259:2259:2259))
        (PORT d[8] (3024:3024:3024) (2985:2985:2985))
        (PORT d[9] (2354:2354:2354) (2310:2310:2310))
        (PORT d[10] (2426:2426:2426) (2309:2309:2309))
        (PORT d[11] (2113:2113:2113) (2072:2072:2072))
        (PORT d[12] (2048:2048:2048) (2031:2031:2031))
        (PORT clk (2959:2959:2959) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2004:2004:2004))
        (PORT clk (2959:2959:2959) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (3090:3090:3090))
        (PORT d[0] (2180:2180:2180) (2098:2098:2098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4722:4722:4722) (4554:4554:4554))
        (PORT clk (2940:2940:2940) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4482:4482:4482) (4675:4675:4675))
        (PORT d[1] (4549:4549:4549) (4803:4803:4803))
        (PORT d[2] (6938:6938:6938) (7184:7184:7184))
        (PORT d[3] (6697:6697:6697) (6961:6961:6961))
        (PORT d[4] (6441:6441:6441) (6744:6744:6744))
        (PORT d[5] (4475:4475:4475) (4708:4708:4708))
        (PORT d[6] (5083:5083:5083) (5264:5264:5264))
        (PORT d[7] (7025:7025:7025) (7297:7297:7297))
        (PORT d[8] (7038:7038:7038) (7292:7292:7292))
        (PORT d[9] (6363:6363:6363) (6644:6644:6644))
        (PORT d[10] (6344:6344:6344) (6604:6604:6604))
        (PORT d[11] (6689:6689:6689) (6994:6994:6994))
        (PORT d[12] (5752:5752:5752) (5930:5930:5930))
        (PORT clk (2936:2936:2936) (3109:3109:3109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (1912:1912:1912))
        (PORT clk (2936:2936:2936) (3109:3109:3109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (3113:3113:3113))
        (PORT d[0] (4130:4130:4130) (3812:3812:3812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3114:3114:3114))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3114:3114:3114))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3114:3114:3114))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3114:3114:3114))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2103:2103:2103))
        (PORT clk (3063:3063:3063) (3180:3180:3180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2544:2544:2544))
        (PORT d[1] (3900:3900:3900) (3987:3987:3987))
        (PORT d[2] (2919:2919:2919) (2931:2931:2931))
        (PORT d[3] (4044:4044:4044) (4040:4040:4040))
        (PORT d[4] (2265:2265:2265) (2225:2225:2225))
        (PORT d[5] (2647:2647:2647) (2588:2588:2588))
        (PORT d[6] (3920:3920:3920) (3965:3965:3965))
        (PORT d[7] (3906:3906:3906) (3851:3851:3851))
        (PORT d[8] (3548:3548:3548) (3590:3590:3590))
        (PORT d[9] (2239:2239:2239) (2175:2175:2175))
        (PORT d[10] (2476:2476:2476) (2392:2392:2392))
        (PORT d[11] (2188:2188:2188) (2166:2166:2166))
        (PORT d[12] (3199:3199:3199) (3246:3246:3246))
        (PORT clk (3060:3060:3060) (3176:3176:3176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (1902:1902:1902))
        (PORT clk (3060:3060:3060) (3176:3176:3176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (3180:3180:3180))
        (PORT d[0] (2321:2321:2321) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3814:3814:3814) (3714:3714:3714))
        (PORT clk (2880:2880:2880) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3616:3616:3616))
        (PORT d[1] (3747:3747:3747) (3900:3900:3900))
        (PORT d[2] (4121:4121:4121) (4287:4287:4287))
        (PORT d[3] (3703:3703:3703) (3848:3848:3848))
        (PORT d[4] (4380:4380:4380) (4524:4524:4524))
        (PORT d[5] (3742:3742:3742) (3943:3943:3943))
        (PORT d[6] (4304:4304:4304) (4452:4452:4452))
        (PORT d[7] (4079:4079:4079) (4265:4265:4265))
        (PORT d[8] (4421:4421:4421) (4585:4585:4585))
        (PORT d[9] (3434:3434:3434) (3609:3609:3609))
        (PORT d[10] (5608:5608:5608) (5832:5832:5832))
        (PORT d[11] (3718:3718:3718) (3884:3884:3884))
        (PORT d[12] (3901:3901:3901) (4034:4034:4034))
        (PORT clk (2876:2876:2876) (2963:2963:2963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2130:2130:2130))
        (PORT clk (2876:2876:2876) (2963:2963:2963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2880:2880:2880) (2967:2967:2967))
        (PORT d[0] (3805:3805:3805) (3604:3604:3604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2881:2881:2881) (2968:2968:2968))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2881:2881:2881) (2968:2968:2968))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2881:2881:2881) (2968:2968:2968))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2881:2881:2881) (2968:2968:2968))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2277:2277:2277))
        (PORT clk (3023:3023:3023) (3157:3157:3157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2257:2257:2257))
        (PORT d[1] (2803:2803:2803) (2831:2831:2831))
        (PORT d[2] (3068:3068:3068) (3088:3088:3088))
        (PORT d[3] (2435:2435:2435) (2437:2437:2437))
        (PORT d[4] (2681:2681:2681) (2690:2690:2690))
        (PORT d[5] (2503:2503:2503) (2551:2551:2551))
        (PORT d[6] (3166:3166:3166) (3192:3192:3192))
        (PORT d[7] (3025:3025:3025) (3017:3017:3017))
        (PORT d[8] (3350:3350:3350) (3298:3298:3298))
        (PORT d[9] (2378:2378:2378) (2379:2379:2379))
        (PORT d[10] (4275:4275:4275) (4325:4325:4325))
        (PORT d[11] (3389:3389:3389) (3372:3372:3372))
        (PORT d[12] (1946:1946:1946) (2019:2019:2019))
        (PORT clk (3020:3020:3020) (3153:3153:3153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2214:2214:2214))
        (PORT clk (3020:3020:3020) (3153:3153:3153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3157:3157:3157))
        (PORT d[0] (2865:2865:2865) (2800:2800:2800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3158:3158:3158))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3158:3158:3158))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3158:3158:3158))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3158:3158:3158))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3018:3018:3018))
        (PORT clk (2979:2979:2979) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6025:6025:6025) (6278:6278:6278))
        (PORT d[1] (5913:5913:5913) (6168:6168:6168))
        (PORT d[2] (6572:6572:6572) (6789:6789:6789))
        (PORT d[3] (6621:6621:6621) (6753:6753:6753))
        (PORT d[4] (5594:5594:5594) (5836:5836:5836))
        (PORT d[5] (6584:6584:6584) (6814:6814:6814))
        (PORT d[6] (5823:5823:5823) (6007:6007:6007))
        (PORT d[7] (6539:6539:6539) (6776:6776:6776))
        (PORT d[8] (6581:6581:6581) (6816:6816:6816))
        (PORT d[9] (5714:5714:5714) (6011:6011:6011))
        (PORT d[10] (6988:6988:6988) (7241:7241:7241))
        (PORT d[11] (5637:5637:5637) (5923:5923:5923))
        (PORT d[12] (7026:7026:7026) (7303:7303:7303))
        (PORT clk (2975:2975:2975) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2105:2105:2105))
        (PORT clk (2975:2975:2975) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3029:3029:3029))
        (PORT d[0] (5923:5923:5923) (5482:5482:5482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2528:2528:2528))
        (PORT clk (2964:2964:2964) (3104:3104:3104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3680:3680:3680))
        (PORT d[1] (3076:3076:3076) (3082:3082:3082))
        (PORT d[2] (3063:3063:3063) (3082:3082:3082))
        (PORT d[3] (2742:2742:2742) (2744:2744:2744))
        (PORT d[4] (2689:2689:2689) (2694:2694:2694))
        (PORT d[5] (2480:2480:2480) (2510:2510:2510))
        (PORT d[6] (3478:3478:3478) (3488:3488:3488))
        (PORT d[7] (3099:3099:3099) (3116:3116:3116))
        (PORT d[8] (3347:3347:3347) (3307:3307:3307))
        (PORT d[9] (2130:2130:2130) (2138:2138:2138))
        (PORT d[10] (4317:4317:4317) (4409:4409:4409))
        (PORT d[11] (3117:3117:3117) (3115:3115:3115))
        (PORT d[12] (1868:1868:1868) (1936:1936:1936))
        (PORT clk (2961:2961:2961) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (1897:1897:1897))
        (PORT clk (2961:2961:2961) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3104:3104:3104))
        (PORT d[0] (2615:2615:2615) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (3009:3009:3009))
        (PORT clk (2970:2970:2970) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6360:6360:6360) (6605:6605:6605))
        (PORT d[1] (4988:4988:4988) (5248:5248:5248))
        (PORT d[2] (4746:4746:4746) (4940:4940:4940))
        (PORT d[3] (6642:6642:6642) (6773:6773:6773))
        (PORT d[4] (5923:5923:5923) (6150:6150:6150))
        (PORT d[5] (5260:5260:5260) (5512:5512:5512))
        (PORT d[6] (6128:6128:6128) (6301:6301:6301))
        (PORT d[7] (4828:4828:4828) (5053:5053:5053))
        (PORT d[8] (6905:6905:6905) (7129:7129:7129))
        (PORT d[9] (6065:6065:6065) (6352:6352:6352))
        (PORT d[10] (7307:7307:7307) (7547:7547:7547))
        (PORT d[11] (5977:5977:5977) (6255:6255:6255))
        (PORT d[12] (5606:5606:5606) (5847:5847:5847))
        (PORT clk (2966:2966:2966) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1939:1939:1939) (1843:1843:1843))
        (PORT clk (2966:2966:2966) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3039:3039:3039))
        (PORT d[0] (2879:2879:2879) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1671:1671:1671) (1682:1682:1682))
        (PORT datab (2762:2762:2762) (2685:2685:2685))
        (PORT datac (947:947:947) (893:893:893))
        (PORT datad (677:677:677) (637:637:637))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1532:1532:1532))
        (PORT datab (1223:1223:1223) (1190:1190:1190))
        (PORT datac (1941:1941:1941) (1861:1861:1861))
        (PORT datad (1298:1298:1298) (1257:1257:1257))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (805:805:805))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (2919:2919:2919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1328:1328:1328) (1290:1290:1290))
        (PORT sload (2694:2694:2694) (2823:2823:2823))
        (PORT ena (2139:2139:2139) (2145:2145:2145))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (999:999:999))
        (PORT datab (404:404:404) (395:395:395))
        (PORT datac (1920:1920:1920) (1890:1890:1890))
        (PORT datad (584:584:584) (540:540:540))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (994:994:994))
        (PORT datab (1953:1953:1953) (1919:1919:1919))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (675:675:675) (646:646:646))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2124:2124:2124) (1977:1977:1977))
        (PORT datab (1487:1487:1487) (1413:1413:1413))
        (PORT datac (1299:1299:1299) (1263:1263:1263))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1602:1602:1602) (1557:1557:1557))
        (PORT datab (965:965:965) (881:881:881))
        (PORT datac (641:641:641) (611:611:611))
        (PORT datad (355:355:355) (335:335:335))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2708:2708:2708))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3215:3215:3215) (3110:3110:3110))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2542:2542:2542))
        (PORT clk (3094:3094:3094) (3179:3179:3179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3801:3801:3801) (3779:3779:3779))
        (PORT d[1] (3510:3510:3510) (3582:3582:3582))
        (PORT d[2] (3930:3930:3930) (4016:4016:4016))
        (PORT d[3] (3000:3000:3000) (3010:3010:3010))
        (PORT d[4] (2696:2696:2696) (2675:2675:2675))
        (PORT d[5] (3146:3146:3146) (3191:3191:3191))
        (PORT d[6] (3543:3543:3543) (3576:3576:3576))
        (PORT d[7] (3165:3165:3165) (3195:3195:3195))
        (PORT d[8] (2776:2776:2776) (2798:2798:2798))
        (PORT d[9] (2312:2312:2312) (2294:2294:2294))
        (PORT d[10] (3370:3370:3370) (3343:3343:3343))
        (PORT d[11] (3460:3460:3460) (3452:3452:3452))
        (PORT d[12] (2568:2568:2568) (2646:2646:2646))
        (PORT clk (3091:3091:3091) (3175:3175:3175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2303:2303:2303))
        (PORT clk (3091:3091:3091) (3175:3175:3175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3094:3094:3094) (3179:3179:3179))
        (PORT d[0] (3231:3231:3231) (3177:3177:3177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3095:3095:3095) (3180:3180:3180))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3095:3095:3095) (3180:3180:3180))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3095:3095:3095) (3180:3180:3180))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3095:3095:3095) (3180:3180:3180))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (3810:3810:3810))
        (PORT clk (2994:2994:2994) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4558:4558:4558) (4785:4785:4785))
        (PORT d[1] (6624:6624:6624) (6841:6841:6841))
        (PORT d[2] (4031:4031:4031) (4215:4215:4215))
        (PORT d[3] (6600:6600:6600) (6793:6793:6793))
        (PORT d[4] (5192:5192:5192) (5391:5391:5391))
        (PORT d[5] (4498:4498:4498) (4704:4704:4704))
        (PORT d[6] (3842:3842:3842) (4062:4062:4062))
        (PORT d[7] (4412:4412:4412) (4623:4623:4623))
        (PORT d[8] (4098:4098:4098) (4298:4298:4298))
        (PORT d[9] (3811:3811:3811) (4023:4023:4023))
        (PORT d[10] (4316:4316:4316) (4466:4466:4466))
        (PORT d[11] (5895:5895:5895) (6133:6133:6133))
        (PORT d[12] (6621:6621:6621) (6836:6836:6836))
        (PORT clk (2990:2990:2990) (3065:3065:3065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2243:2243:2243))
        (PORT clk (2990:2990:2990) (3065:3065:3065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3069:3069:3069))
        (PORT d[0] (3560:3560:3560) (3503:3503:3503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2995:2995:2995) (3070:3070:3070))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2995:2995:2995) (3070:3070:3070))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2995:2995:2995) (3070:3070:3070))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2995:2995:2995) (3070:3070:3070))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2639:2639:2639))
        (PORT clk (3114:3114:3114) (3222:3222:3222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3651:3651:3651) (3698:3698:3698))
        (PORT d[1] (2818:2818:2818) (2853:2853:2853))
        (PORT d[2] (2766:2766:2766) (2780:2780:2780))
        (PORT d[3] (3188:3188:3188) (3251:3251:3251))
        (PORT d[4] (4441:4441:4441) (4428:4428:4428))
        (PORT d[5] (2569:2569:2569) (2622:2622:2622))
        (PORT d[6] (3730:3730:3730) (3713:3713:3713))
        (PORT d[7] (3323:3323:3323) (3308:3308:3308))
        (PORT d[8] (3529:3529:3529) (3595:3595:3595))
        (PORT d[9] (3533:3533:3533) (3574:3574:3574))
        (PORT d[10] (3870:3870:3870) (3916:3916:3916))
        (PORT d[11] (3364:3364:3364) (3336:3336:3336))
        (PORT d[12] (3246:3246:3246) (3296:3296:3296))
        (PORT clk (3111:3111:3111) (3218:3218:3218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2296:2296:2296))
        (PORT clk (3111:3111:3111) (3218:3218:3218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3114:3114:3114) (3222:3222:3222))
        (PORT d[0] (3215:3215:3215) (3144:3144:3144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3223:3223:3223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3223:3223:3223))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3223:3223:3223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3223:3223:3223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6768:6768:6768) (6588:6588:6588))
        (PORT clk (2897:2897:2897) (2978:2978:2978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5859:5859:5859) (6056:6056:6056))
        (PORT d[1] (5600:5600:5600) (5845:5845:5845))
        (PORT d[2] (4570:4570:4570) (4822:4822:4822))
        (PORT d[3] (5953:5953:5953) (6154:6154:6154))
        (PORT d[4] (4577:4577:4577) (4831:4831:4831))
        (PORT d[5] (4885:4885:4885) (5126:5126:5126))
        (PORT d[6] (4999:4999:4999) (5283:5283:5283))
        (PORT d[7] (4588:4588:4588) (4837:4837:4837))
        (PORT d[8] (5790:5790:5790) (5983:5983:5983))
        (PORT d[9] (5907:5907:5907) (6144:6144:6144))
        (PORT d[10] (6944:6944:6944) (7199:7199:7199))
        (PORT d[11] (4963:4963:4963) (5232:5232:5232))
        (PORT d[12] (4932:4932:4932) (5169:5169:5169))
        (PORT clk (2893:2893:2893) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2140:2140:2140))
        (PORT clk (2893:2893:2893) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2978:2978:2978))
        (PORT d[0] (3628:3628:3628) (3349:3349:3349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2348:2348:2348))
        (PORT clk (3045:3045:3045) (3166:3166:3166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3287:3287:3287) (3344:3344:3344))
        (PORT d[1] (3488:3488:3488) (3516:3516:3516))
        (PORT d[2] (2765:2765:2765) (2790:2790:2790))
        (PORT d[3] (3178:3178:3178) (3213:3213:3213))
        (PORT d[4] (3764:3764:3764) (3788:3788:3788))
        (PORT d[5] (2554:2554:2554) (2609:2609:2609))
        (PORT d[6] (3085:3085:3085) (3091:3091:3091))
        (PORT d[7] (2716:2716:2716) (2722:2722:2722))
        (PORT d[8] (3806:3806:3806) (3850:3850:3850))
        (PORT d[9] (2904:2904:2904) (2966:2966:2966))
        (PORT d[10] (4165:4165:4165) (4180:4180:4180))
        (PORT d[11] (3680:3680:3680) (3636:3636:3636))
        (PORT d[12] (2610:2610:2610) (2683:2683:2683))
        (PORT clk (3042:3042:3042) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2336:2336:2336))
        (PORT clk (3042:3042:3042) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (3166:3166:3166))
        (PORT d[0] (3164:3164:3164) (3083:3083:3083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3167:3167:3167))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3167:3167:3167))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3167:3167:3167))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3167:3167:3167))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (3637:3637:3637))
        (PORT clk (2964:2964:2964) (3019:3019:3019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5235:5235:5235) (5451:5451:5451))
        (PORT d[1] (5272:5272:5272) (5531:5531:5531))
        (PORT d[2] (4870:4870:4870) (5132:5132:5132))
        (PORT d[3] (5231:5231:5231) (5452:5452:5452))
        (PORT d[4] (4654:4654:4654) (4919:4919:4919))
        (PORT d[5] (5733:5733:5733) (6048:6048:6048))
        (PORT d[6] (4991:4991:4991) (5271:5271:5271))
        (PORT d[7] (4928:4928:4928) (5200:5200:5200))
        (PORT d[8] (5072:5072:5072) (5271:5271:5271))
        (PORT d[9] (5248:5248:5248) (5507:5507:5507))
        (PORT d[10] (6260:6260:6260) (6528:6528:6528))
        (PORT d[11] (5018:5018:5018) (5291:5291:5291))
        (PORT d[12] (5668:5668:5668) (5961:5961:5961))
        (PORT clk (2960:2960:2960) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2229:2229:2229))
        (PORT clk (2960:2960:2960) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3019:3019:3019))
        (PORT d[0] (4412:4412:4412) (4167:4167:4167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1686:1686:1686) (1681:1681:1681))
        (PORT datab (1950:1950:1950) (1803:1803:1803))
        (PORT datac (1700:1700:1700) (1666:1666:1666))
        (PORT datad (1699:1699:1699) (1662:1662:1662))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2510:2510:2510))
        (PORT clk (3068:3068:3068) (3182:3182:3182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (3000:3000:3000))
        (PORT d[1] (3493:3493:3493) (3525:3525:3525))
        (PORT d[2] (2752:2752:2752) (2778:2778:2778))
        (PORT d[3] (2694:2694:2694) (2685:2685:2685))
        (PORT d[4] (2761:2761:2761) (2780:2780:2780))
        (PORT d[5] (3099:3099:3099) (3105:3105:3105))
        (PORT d[6] (3144:3144:3144) (3162:3162:3162))
        (PORT d[7] (3706:3706:3706) (3681:3681:3681))
        (PORT d[8] (3393:3393:3393) (3380:3380:3380))
        (PORT d[9] (2492:2492:2492) (2532:2532:2532))
        (PORT d[10] (4248:4248:4248) (4310:4310:4310))
        (PORT d[11] (3714:3714:3714) (3705:3705:3705))
        (PORT d[12] (1958:1958:1958) (2030:2030:2030))
        (PORT clk (3065:3065:3065) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2171:2171:2171))
        (PORT clk (3065:3065:3065) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3068:3068:3068) (3182:3182:3182))
        (PORT d[0] (3061:3061:3061) (2927:2927:2927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3069:3069:3069) (3183:3183:3183))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3069:3069:3069) (3183:3183:3183))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3069:3069:3069) (3183:3183:3183))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3069:3069:3069) (3183:3183:3183))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3504:3504:3504) (3378:3378:3378))
        (PORT clk (3022:3022:3022) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5351:5351:5351) (5618:5618:5618))
        (PORT d[1] (5657:5657:5657) (5920:5920:5920))
        (PORT d[2] (5895:5895:5895) (6139:6139:6139))
        (PORT d[3] (6020:6020:6020) (6169:6169:6169))
        (PORT d[4] (5253:5253:5253) (5504:5504:5504))
        (PORT d[5] (5922:5922:5922) (6183:6183:6183))
        (PORT d[6] (4804:4804:4804) (5025:5025:5025))
        (PORT d[7] (6196:6196:6196) (6444:6444:6444))
        (PORT d[8] (6273:6273:6273) (6517:6517:6517))
        (PORT d[9] (5389:5389:5389) (5691:5691:5691))
        (PORT d[10] (6346:6346:6346) (6613:6613:6613))
        (PORT d[11] (6353:6353:6353) (6650:6650:6650))
        (PORT d[12] (6323:6323:6323) (6608:6608:6608))
        (PORT clk (3018:3018:3018) (3063:3063:3063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2009:2009:2009))
        (PORT clk (3018:3018:3018) (3063:3063:3063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3022:3022:3022) (3067:3067:3067))
        (PORT d[0] (3739:3739:3739) (3502:3502:3502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3068:3068:3068))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3068:3068:3068))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3068:3068:3068))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3068:3068:3068))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2259:2259:2259) (2156:2156:2156))
        (PORT datab (1956:1956:1956) (1810:1810:1810))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1454:1454:1454) (1369:1369:1369))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2319:2319:2319))
        (PORT clk (3090:3090:3090) (3190:3190:3190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3603:3603:3603) (3649:3649:3649))
        (PORT d[1] (2515:2515:2515) (2577:2577:2577))
        (PORT d[2] (2757:2757:2757) (2781:2781:2781))
        (PORT d[3] (3174:3174:3174) (3209:3209:3209))
        (PORT d[4] (3706:3706:3706) (3720:3720:3720))
        (PORT d[5] (2526:2526:2526) (2580:2580:2580))
        (PORT d[6] (3425:3425:3425) (3416:3416:3416))
        (PORT d[7] (3027:3027:3027) (3024:3024:3024))
        (PORT d[8] (3534:3534:3534) (3599:3599:3599))
        (PORT d[9] (3211:3211:3211) (3261:3261:3261))
        (PORT d[10] (3510:3510:3510) (3562:3562:3562))
        (PORT d[11] (3460:3460:3460) (3441:3441:3441))
        (PORT d[12] (2265:2265:2265) (2349:2349:2349))
        (PORT clk (3087:3087:3087) (3186:3186:3186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (2671:2671:2671))
        (PORT clk (3087:3087:3087) (3186:3186:3186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3190:3190:3190))
        (PORT d[0] (3235:3235:3235) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3191:3191:3191))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3191:3191:3191))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3191:3191:3191))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3191:3191:3191))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3757:3757:3757) (3634:3634:3634))
        (PORT clk (2955:2955:2955) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5521:5521:5521) (5728:5728:5728))
        (PORT d[1] (5581:5581:5581) (5824:5824:5824))
        (PORT d[2] (5220:5220:5220) (5439:5439:5439))
        (PORT d[3] (5624:5624:5624) (5837:5837:5837))
        (PORT d[4] (4601:4601:4601) (4859:4859:4859))
        (PORT d[5] (6097:6097:6097) (6396:6396:6396))
        (PORT d[6] (4945:4945:4945) (5225:5225:5225))
        (PORT d[7] (4630:4630:4630) (4888:4888:4888))
        (PORT d[8] (5434:5434:5434) (5631:5631:5631))
        (PORT d[9] (5583:5583:5583) (5832:5832:5832))
        (PORT d[10] (6613:6613:6613) (6875:6875:6875))
        (PORT d[11] (4957:4957:4957) (5231:5231:5231))
        (PORT d[12] (5976:5976:5976) (6257:6257:6257))
        (PORT clk (2951:2951:2951) (3019:3019:3019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2133:2133:2133))
        (PORT clk (2951:2951:2951) (3019:3019:3019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (3023:3023:3023))
        (PORT d[0] (5442:5442:5442) (5078:5078:5078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3024:3024:3024))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3024:3024:3024))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3024:3024:3024))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3024:3024:3024))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2330:2330:2330))
        (PORT clk (3158:3158:3158) (3226:3226:3226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4038:4038:4038) (4117:4117:4117))
        (PORT d[1] (3639:3639:3639) (3753:3753:3753))
        (PORT d[2] (3754:3754:3754) (3793:3793:3793))
        (PORT d[3] (3606:3606:3606) (3695:3695:3695))
        (PORT d[4] (3061:3061:3061) (3067:3067:3067))
        (PORT d[5] (2947:2947:2947) (2986:2986:2986))
        (PORT d[6] (3146:3146:3146) (3163:3163:3163))
        (PORT d[7] (3741:3741:3741) (3771:3771:3771))
        (PORT d[8] (3149:3149:3149) (3183:3183:3183))
        (PORT d[9] (3751:3751:3751) (3728:3728:3728))
        (PORT d[10] (3372:3372:3372) (3347:3347:3347))
        (PORT d[11] (3439:3439:3439) (3448:3448:3448))
        (PORT d[12] (3232:3232:3232) (3278:3278:3278))
        (PORT clk (3155:3155:3155) (3222:3222:3222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2313:2313:2313))
        (PORT clk (3155:3155:3155) (3222:3222:3222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3158:3158:3158) (3226:3226:3226))
        (PORT d[0] (2922:2922:2922) (2877:2877:2877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3159:3159:3159) (3227:3227:3227))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3159:3159:3159) (3227:3227:3227))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3159:3159:3159) (3227:3227:3227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3159:3159:3159) (3227:3227:3227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5100:5100:5100) (4979:4979:4979))
        (PORT clk (2992:2992:2992) (3045:3045:3045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7183:7183:7183) (7336:7336:7336))
        (PORT d[1] (5196:5196:5196) (5420:5420:5420))
        (PORT d[2] (4170:4170:4170) (4394:4394:4394))
        (PORT d[3] (4823:4823:4823) (5000:5000:5000))
        (PORT d[4] (4183:4183:4183) (4409:4409:4409))
        (PORT d[5] (4202:4202:4202) (4427:4427:4427))
        (PORT d[6] (5127:5127:5127) (5313:5313:5313))
        (PORT d[7] (4194:4194:4194) (4422:4422:4422))
        (PORT d[8] (7590:7590:7590) (7767:7767:7767))
        (PORT d[9] (4508:4508:4508) (4725:4725:4725))
        (PORT d[10] (4856:4856:4856) (5100:5100:5100))
        (PORT d[11] (4599:4599:4599) (4848:4848:4848))
        (PORT d[12] (4873:4873:4873) (5113:5113:5113))
        (PORT clk (2988:2988:2988) (3041:3041:3041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2241:2241:2241))
        (PORT clk (2988:2988:2988) (3041:3041:3041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3045:3045:3045))
        (PORT d[0] (3831:3831:3831) (3643:3643:3643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3046:3046:3046))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3046:3046:3046))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3046:3046:3046))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3046:3046:3046))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1674:1674:1674) (1666:1666:1666))
        (PORT datab (1957:1957:1957) (1811:1811:1811))
        (PORT datac (1727:1727:1727) (1708:1708:1708))
        (PORT datad (1743:1743:1743) (1730:1730:1730))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2324:2324:2324))
        (PORT clk (3055:3055:3055) (3180:3180:3180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3320:3320:3320) (3378:3378:3378))
        (PORT d[1] (3468:3468:3468) (3499:3499:3499))
        (PORT d[2] (2684:2684:2684) (2703:2703:2703))
        (PORT d[3] (3173:3173:3173) (3209:3209:3209))
        (PORT d[4] (3409:3409:3409) (3436:3436:3436))
        (PORT d[5] (2538:2538:2538) (2591:2591:2591))
        (PORT d[6] (3399:3399:3399) (3391:3391:3391))
        (PORT d[7] (2705:2705:2705) (2717:2717:2717))
        (PORT d[8] (3810:3810:3810) (3868:3868:3868))
        (PORT d[9] (2939:2939:2939) (3000:3000:3000))
        (PORT d[10] (3821:3821:3821) (3844:3844:3844))
        (PORT d[11] (3433:3433:3433) (3417:3417:3417))
        (PORT d[12] (2924:2924:2924) (2988:2988:2988))
        (PORT clk (3052:3052:3052) (3176:3176:3176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2447:2447:2447))
        (PORT clk (3052:3052:3052) (3176:3176:3176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3055:3055:3055) (3180:3180:3180))
        (PORT d[0] (2958:2958:2958) (2915:2915:2915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3384:3384:3384))
        (PORT clk (3016:3016:3016) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5520:5520:5520) (5727:5727:5727))
        (PORT d[1] (5280:5280:5280) (5541:5541:5541))
        (PORT d[2] (4895:4895:4895) (5139:5139:5139))
        (PORT d[3] (5582:5582:5582) (5793:5793:5793))
        (PORT d[4] (4605:4605:4605) (4868:4868:4868))
        (PORT d[5] (6057:6057:6057) (6357:6357:6357))
        (PORT d[6] (4971:4971:4971) (5249:5249:5249))
        (PORT d[7] (4631:4631:4631) (4889:4889:4889))
        (PORT d[8] (5393:5393:5393) (5589:5589:5589))
        (PORT d[9] (5575:5575:5575) (5823:5823:5823))
        (PORT d[10] (6598:6598:6598) (6860:6860:6860))
        (PORT d[11] (4940:4940:4940) (5214:5214:5214))
        (PORT d[12] (6002:6002:6002) (6280:6280:6280))
        (PORT clk (3012:3012:3012) (3064:3064:3064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2192:2192:2192))
        (PORT clk (3012:3012:3012) (3064:3064:3064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3016:3016:3016) (3068:3068:3068))
        (PORT d[0] (4509:4509:4509) (4212:4212:4212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2322:2322:2322))
        (PORT clk (3158:3158:3158) (3246:3246:3246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3653:3653:3653) (3743:3743:3743))
        (PORT d[1] (3652:3652:3652) (3764:3764:3764))
        (PORT d[2] (3755:3755:3755) (3792:3792:3792))
        (PORT d[3] (3605:3605:3605) (3693:3693:3693))
        (PORT d[4] (2752:2752:2752) (2751:2751:2751))
        (PORT d[5] (2949:2949:2949) (2989:2989:2989))
        (PORT d[6] (3097:3097:3097) (3105:3105:3105))
        (PORT d[7] (3756:3756:3756) (3781:3781:3781))
        (PORT d[8] (2820:2820:2820) (2876:2876:2876))
        (PORT d[9] (3099:3099:3099) (3094:3094:3094))
        (PORT d[10] (3642:3642:3642) (3605:3605:3605))
        (PORT d[11] (3574:3574:3574) (3598:3598:3598))
        (PORT d[12] (2575:2575:2575) (2635:2635:2635))
        (PORT clk (3155:3155:3155) (3242:3242:3242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2475:2475:2475))
        (PORT clk (3155:3155:3155) (3242:3242:3242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3158:3158:3158) (3246:3246:3246))
        (PORT d[0] (3184:3184:3184) (3132:3132:3132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3159:3159:3159) (3247:3247:3247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3159:3159:3159) (3247:3247:3247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3159:3159:3159) (3247:3247:3247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3159:3159:3159) (3247:3247:3247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4743:4743:4743) (4633:4633:4633))
        (PORT clk (3084:3084:3084) (3123:3123:3123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5108:5108:5108) (5269:5269:5269))
        (PORT d[1] (5593:5593:5593) (5818:5818:5818))
        (PORT d[2] (5598:5598:5598) (5824:5824:5824))
        (PORT d[3] (4419:4419:4419) (4601:4601:4601))
        (PORT d[4] (4177:4177:4177) (4398:4398:4398))
        (PORT d[5] (4159:4159:4159) (4384:4384:4384))
        (PORT d[6] (5442:5442:5442) (5614:5614:5614))
        (PORT d[7] (4181:4181:4181) (4408:4408:4408))
        (PORT d[8] (4689:4689:4689) (4877:4877:4877))
        (PORT d[9] (4472:4472:4472) (4690:4690:4690))
        (PORT d[10] (5186:5186:5186) (5415:5415:5415))
        (PORT d[11] (4214:4214:4214) (4438:4438:4438))
        (PORT d[12] (5202:5202:5202) (5428:5428:5428))
        (PORT clk (3080:3080:3080) (3119:3119:3119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2201:2201:2201))
        (PORT clk (3080:3080:3080) (3119:3119:3119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3084:3084:3084) (3123:3123:3123))
        (PORT d[0] (4638:4638:4638) (4476:4476:4476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3085:3085:3085) (3124:3124:3124))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3085:3085:3085) (3124:3124:3124))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3085:3085:3085) (3124:3124:3124))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3085:3085:3085) (3124:3124:3124))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1685:1685:1685) (1680:1680:1680))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (1960:1960:1960) (1887:1887:1887))
        (PORT datad (1819:1819:1819) (1738:1738:1738))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[7\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1856:1856:1856) (1703:1703:1703))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3068:3068:3068) (2994:2994:2994))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1978:1978:1978) (1928:1928:1928))
        (PORT sload (4048:4048:4048) (4372:4372:4372))
        (PORT ena (2509:2509:2509) (2508:2508:2508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2114:2114:2114))
        (PORT asdata (830:830:830) (845:845:845))
        (PORT ena (1881:1881:1881) (1802:1802:1802))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1845:1845:1845))
        (PORT asdata (1338:1338:1338) (1290:1290:1290))
        (PORT ena (1836:1836:1836) (1714:1714:1714))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (657:657:657) (619:619:619))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1683:1683:1683))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1370:1370:1370) (1318:1318:1318))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (968:968:968) (923:923:923))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1810:1810:1810))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1300:1300:1300) (1225:1225:1225))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (773:773:773) (753:753:753))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (1977:1977:1977))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2123:2123:2123) (1994:1994:1994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (664:664:664))
        (PORT datab (310:310:310) (381:381:381))
        (PORT datac (275:275:275) (349:349:349))
        (PORT datad (631:631:631) (620:620:620))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (676:676:676))
        (PORT datab (1190:1190:1190) (1129:1129:1129))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (279:279:279) (344:344:344))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1742:1742:1742))
        (PORT asdata (1317:1317:1317) (1250:1250:1250))
        (PORT ena (1603:1603:1603) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1702:1702:1702))
        (PORT asdata (1320:1320:1320) (1253:1253:1253))
        (PORT ena (1631:1631:1631) (1556:1556:1556))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1614:1614:1614))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2695:2695:2695) (2523:2523:2523))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (747:747:747) (730:730:730))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1794:1794:1794))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2101:2101:2101) (1970:1970:1970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1281:1281:1281))
        (PORT datab (758:758:758) (778:778:778))
        (PORT datac (826:826:826) (857:857:857))
        (PORT datad (839:839:839) (875:875:875))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (701:701:701))
        (PORT datab (1090:1090:1090) (1084:1084:1084))
        (PORT datac (829:829:829) (860:860:860))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (950:950:950))
        (PORT datac (702:702:702) (672:672:672))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1053:1053:1053))
        (PORT datab (688:688:688) (672:672:672))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (563:563:563))
        (PORT datab (944:944:944) (937:937:937))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (885:885:885))
        (PORT datab (689:689:689) (672:672:672))
        (PORT datac (1286:1286:1286) (1215:1215:1215))
        (PORT datad (627:627:627) (577:577:577))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1526:1526:1526))
        (PORT datab (444:444:444) (480:480:480))
        (PORT datac (745:745:745) (747:747:747))
        (PORT datad (444:444:444) (479:479:479))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1069:1069:1069))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (1235:1235:1235) (1201:1201:1201))
        (PORT datad (676:676:676) (644:644:644))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (666:666:666))
        (PORT datab (289:289:289) (361:361:361))
        (PORT datac (746:746:746) (748:748:748))
        (PORT datad (444:444:444) (479:479:479))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (683:683:683))
        (PORT datab (980:980:980) (975:975:975))
        (PORT datac (745:745:745) (748:748:748))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1040:1040:1040))
        (PORT datab (1301:1301:1301) (1269:1269:1269))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (646:646:646) (616:616:616))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1040:1040:1040))
        (PORT datac (1015:1015:1015) (994:994:994))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1371:1371:1371))
        (PORT datab (1058:1058:1058) (1053:1053:1053))
        (PORT datad (1091:1091:1091) (999:999:999))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (923:923:923))
        (PORT datab (940:940:940) (875:875:875))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1371:1371:1371))
        (PORT datab (1648:1648:1648) (1512:1512:1512))
        (PORT datac (559:559:559) (509:509:509))
        (PORT datad (346:346:346) (328:328:328))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[7\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1243:1243:1243))
        (PORT datab (2985:2985:2985) (3054:3054:3054))
        (PORT datac (384:384:384) (365:365:365))
        (PORT datad (682:682:682) (650:650:650))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1646:1646:1646))
        (PORT asdata (578:578:578) (603:603:603))
        (PORT ena (1754:1754:1754) (1644:1644:1644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1307:1307:1307))
        (PORT datab (1061:1061:1061) (1052:1052:1052))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (990:990:990))
        (PORT datab (233:233:233) (266:266:266))
        (PORT datac (1334:1334:1334) (1324:1324:1324))
        (PORT datad (1221:1221:1221) (1155:1155:1155))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1541:1541:1541) (1448:1448:1448))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (543:543:543))
        (PORT datab (436:436:436) (463:463:463))
        (PORT datac (277:277:277) (351:351:351))
        (PORT datad (630:630:630) (622:622:622))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (650:650:650))
        (PORT datab (1348:1348:1348) (1314:1314:1314))
        (PORT datac (1061:1061:1061) (1040:1040:1040))
        (PORT datad (913:913:913) (844:844:844))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (797:797:797))
        (PORT datab (852:852:852) (869:869:869))
        (PORT datac (1050:1050:1050) (1045:1045:1045))
        (PORT datad (791:791:791) (818:818:818))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (468:468:468))
        (PORT datab (1036:1036:1036) (1030:1030:1030))
        (PORT datad (664:664:664) (633:633:633))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1213:1213:1213) (1170:1170:1170))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1701:1701:1701) (1596:1596:1596))
        (PORT datac (436:436:436) (422:422:422))
        (PORT datad (1224:1224:1224) (1174:1174:1174))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (815:815:815) (820:820:820))
        (PORT clk (2479:2479:2479) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (781:781:781) (781:781:781))
        (PORT d[1] (3045:3045:3045) (3030:3030:3030))
        (PORT d[2] (3449:3449:3449) (3336:3336:3336))
        (PORT d[3] (1414:1414:1414) (1408:1408:1408))
        (PORT d[4] (1334:1334:1334) (1300:1300:1300))
        (PORT d[5] (1284:1284:1284) (1255:1255:1255))
        (PORT d[6] (1361:1361:1361) (1315:1315:1315))
        (PORT d[7] (2305:2305:2305) (2253:2253:2253))
        (PORT d[8] (1829:1829:1829) (1823:1823:1823))
        (PORT d[9] (1916:1916:1916) (1864:1864:1864))
        (PORT d[10] (2499:2499:2499) (2392:2392:2392))
        (PORT d[11] (1160:1160:1160) (1161:1161:1161))
        (PORT d[12] (1691:1691:1691) (1666:1666:1666))
        (PORT clk (2476:2476:2476) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1406:1406:1406))
        (PORT clk (2476:2476:2476) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2584:2584:2584))
        (PORT d[0] (1552:1552:1552) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (3578:3578:3578))
        (PORT clk (2770:2770:2770) (2988:2988:2988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5150:5150:5150) (5319:5319:5319))
        (PORT d[1] (4487:4487:4487) (4703:4703:4703))
        (PORT d[2] (4455:4455:4455) (4621:4621:4621))
        (PORT d[3] (7745:7745:7745) (7985:7985:7985))
        (PORT d[4] (7457:7457:7457) (7727:7727:7727))
        (PORT d[5] (5132:5132:5132) (5343:5343:5343))
        (PORT d[6] (5103:5103:5103) (5287:5287:5287))
        (PORT d[7] (8309:8309:8309) (8530:8530:8530))
        (PORT d[8] (6588:6588:6588) (6821:6821:6821))
        (PORT d[9] (6701:6701:6701) (6982:6982:6982))
        (PORT d[10] (7264:7264:7264) (7473:7473:7473))
        (PORT d[11] (4366:4366:4366) (4562:4562:4562))
        (PORT d[12] (5129:5129:5129) (5311:5311:5311))
        (PORT clk (2766:2766:2766) (2984:2984:2984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (1830:1830:1830))
        (PORT clk (2766:2766:2766) (2984:2984:2984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2988:2988:2988))
        (PORT d[0] (2173:2173:2173) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2305:2305:2305))
        (PORT clk (3023:3023:3023) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3546:3546:3546) (3562:3562:3562))
        (PORT d[1] (3559:3559:3559) (3498:3498:3498))
        (PORT d[2] (3117:3117:3117) (3038:3038:3038))
        (PORT d[3] (2059:2059:2059) (2023:2023:2023))
        (PORT d[4] (4775:4775:4775) (4765:4765:4765))
        (PORT d[5] (3060:3060:3060) (3049:3049:3049))
        (PORT d[6] (3173:3173:3173) (3215:3215:3215))
        (PORT d[7] (2317:2317:2317) (2255:2255:2255))
        (PORT d[8] (2067:2067:2067) (2043:2043:2043))
        (PORT d[9] (2381:2381:2381) (2334:2334:2334))
        (PORT d[10] (2402:2402:2402) (2275:2275:2275))
        (PORT d[11] (2116:2116:2116) (2090:2090:2090))
        (PORT d[12] (2094:2094:2094) (2078:2078:2078))
        (PORT clk (3020:3020:3020) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2294:2294:2294))
        (PORT clk (3020:3020:3020) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3156:3156:3156))
        (PORT d[0] (2154:2154:2154) (2064:2064:2064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3157:3157:3157))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3157:3157:3157))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3157:3157:3157))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3157:3157:3157))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4723:4723:4723) (4553:4553:4553))
        (PORT clk (2874:2874:2874) (3071:3071:3071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4458:4458:4458) (4650:4650:4650))
        (PORT d[1] (4542:4542:4542) (4795:4795:4795))
        (PORT d[2] (6931:6931:6931) (7176:7176:7176))
        (PORT d[3] (6707:6707:6707) (6960:6960:6960))
        (PORT d[4] (6434:6434:6434) (6736:6736:6736))
        (PORT d[5] (4480:4480:4480) (4709:4709:4709))
        (PORT d[6] (5116:5116:5116) (5296:5296:5296))
        (PORT d[7] (7024:7024:7024) (7296:7296:7296))
        (PORT d[8] (6724:6724:6724) (6999:6999:6999))
        (PORT d[9] (5760:5760:5760) (6075:6075:6075))
        (PORT d[10] (6013:6013:6013) (6286:6286:6286))
        (PORT d[11] (6983:6983:6983) (7273:7273:7273))
        (PORT d[12] (4059:4059:4059) (4266:4266:4266))
        (PORT clk (2870:2870:2870) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (1941:1941:1941))
        (PORT clk (2870:2870:2870) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2874:2874:2874) (3071:3071:3071))
        (PORT d[0] (4153:4153:4153) (3820:3820:3820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2875:2875:2875) (3072:3072:3072))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2875:2875:2875) (3072:3072:3072))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2875:2875:2875) (3072:3072:3072))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2875:2875:2875) (3072:3072:3072))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1161:1161:1161))
        (PORT clk (2799:2799:2799) (3001:3001:3001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1449:1449:1449))
        (PORT d[1] (2716:2716:2716) (2712:2712:2712))
        (PORT d[2] (3117:3117:3117) (3017:3017:3017))
        (PORT d[3] (1092:1092:1092) (1100:1100:1100))
        (PORT d[4] (1798:1798:1798) (1719:1719:1719))
        (PORT d[5] (1843:1843:1843) (1768:1768:1768))
        (PORT d[6] (1128:1128:1128) (1123:1123:1123))
        (PORT d[7] (2320:2320:2320) (2268:2268:2268))
        (PORT d[8] (1681:1681:1681) (1654:1654:1654))
        (PORT d[9] (1994:1994:1994) (1963:1963:1963))
        (PORT d[10] (2140:2140:2140) (2040:2040:2040))
        (PORT d[11] (1501:1501:1501) (1500:1500:1500))
        (PORT d[12] (1359:1359:1359) (1351:1351:1351))
        (PORT clk (2796:2796:2796) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1238:1238:1238))
        (PORT clk (2796:2796:2796) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (3001:3001:3001))
        (PORT d[0] (2502:2502:2502) (2425:2425:2425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4065:4065:4065) (3917:3917:3917))
        (PORT clk (2785:2785:2785) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4803:4803:4803) (4982:4982:4982))
        (PORT d[1] (4160:4160:4160) (4394:4394:4394))
        (PORT d[2] (7608:7608:7608) (7832:7832:7832))
        (PORT d[3] (7395:7395:7395) (7642:7642:7642))
        (PORT d[4] (7120:7120:7120) (7403:7403:7403))
        (PORT d[5] (4164:4164:4164) (4373:4373:4373))
        (PORT d[6] (4713:4713:4713) (4905:4905:4905))
        (PORT d[7] (4106:4106:4106) (4313:4313:4313))
        (PORT d[8] (5945:5945:5945) (6206:6206:6206))
        (PORT d[9] (6385:6385:6385) (6679:6679:6679))
        (PORT d[10] (4945:4945:4945) (5198:5198:5198))
        (PORT d[11] (7687:7687:7687) (7954:7954:7954))
        (PORT d[12] (4734:4734:4734) (4925:4925:4925))
        (PORT clk (2781:2781:2781) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2022:2022:2022))
        (PORT clk (2781:2781:2781) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2979:2979:2979))
        (PORT d[0] (2995:2995:2995) (2737:2737:2737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2067:2067:2067))
        (PORT clk (3046:3046:3046) (3166:3166:3166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (1777:1777:1777))
        (PORT d[1] (2045:2045:2045) (2072:2072:2072))
        (PORT d[2] (2410:2410:2410) (2328:2328:2328))
        (PORT d[3] (1735:1735:1735) (1712:1712:1712))
        (PORT d[4] (3333:3333:3333) (3334:3334:3334))
        (PORT d[5] (1958:1958:1958) (1924:1924:1924))
        (PORT d[6] (2049:2049:2049) (2007:2007:2007))
        (PORT d[7] (2623:2623:2623) (2543:2543:2543))
        (PORT d[8] (1743:1743:1743) (1731:1731:1731))
        (PORT d[9] (1954:1954:1954) (1918:1918:1918))
        (PORT d[10] (3445:3445:3445) (3474:3474:3474))
        (PORT d[11] (1765:1765:1765) (1752:1752:1752))
        (PORT d[12] (1739:1739:1739) (1734:1734:1734))
        (PORT clk (3043:3043:3043) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (1842:1842:1842))
        (PORT clk (3043:3043:3043) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3166:3166:3166))
        (PORT d[0] (2209:2209:2209) (2120:2120:2120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3167:3167:3167))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3167:3167:3167))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3167:3167:3167))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3167:3167:3167))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4402:4402:4402) (4249:4249:4249))
        (PORT clk (2838:2838:2838) (3034:3034:3034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4702:4702:4702) (4874:4874:4874))
        (PORT d[1] (4522:4522:4522) (4760:4760:4760))
        (PORT d[2] (6936:6936:6936) (7174:7174:7174))
        (PORT d[3] (7036:7036:7036) (7289:7289:7289))
        (PORT d[4] (6754:6754:6754) (7044:7044:7044))
        (PORT d[5] (4799:4799:4799) (5023:5023:5023))
        (PORT d[6] (5050:5050:5050) (5236:5236:5236))
        (PORT d[7] (7375:7375:7375) (7641:7641:7641))
        (PORT d[8] (5321:5321:5321) (5605:5605:5605))
        (PORT d[9] (6084:6084:6084) (6383:6383:6383))
        (PORT d[10] (6351:6351:6351) (6612:6612:6612))
        (PORT d[11] (7015:7015:7015) (7302:7302:7302))
        (PORT d[12] (4087:4087:4087) (4288:4288:4288))
        (PORT clk (2834:2834:2834) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (1986:1986:1986))
        (PORT clk (2834:2834:2834) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2838:2838:2838) (3034:3034:3034))
        (PORT d[0] (3134:3134:3134) (2911:2911:2911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2839:2839:2839) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2839:2839:2839) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2839:2839:2839) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2839:2839:2839) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1896:1896:1896) (1861:1861:1861))
        (PORT datab (1100:1100:1100) (1111:1111:1111))
        (PORT datac (990:990:990) (935:935:935))
        (PORT datad (1345:1345:1345) (1308:1308:1308))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (689:689:689))
        (PORT datab (1101:1101:1101) (1112:1112:1112))
        (PORT datac (2282:2282:2282) (2203:2203:2203))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2472:2472:2472))
        (PORT clk (3033:3033:3033) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3564:3564:3564))
        (PORT d[1] (3231:3231:3231) (3185:3185:3185))
        (PORT d[2] (2494:2494:2494) (2434:2434:2434))
        (PORT d[3] (3078:3078:3078) (3082:3082:3082))
        (PORT d[4] (3732:3732:3732) (3767:3767:3767))
        (PORT d[5] (2736:2736:2736) (2740:2740:2740))
        (PORT d[6] (3827:3827:3827) (3871:3871:3871))
        (PORT d[7] (3955:3955:3955) (3931:3931:3931))
        (PORT d[8] (2685:2685:2685) (2660:2660:2660))
        (PORT d[9] (2332:2332:2332) (2285:2285:2285))
        (PORT d[10] (3488:3488:3488) (3528:3528:3528))
        (PORT d[11] (2410:2410:2410) (2374:2374:2374))
        (PORT d[12] (2391:2391:2391) (2369:2369:2369))
        (PORT clk (3030:3030:3030) (3150:3150:3150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (1897:1897:1897))
        (PORT clk (3030:3030:3030) (3150:3150:3150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3033:3033:3033) (3154:3154:3154))
        (PORT d[0] (3063:3063:3063) (2859:2859:2859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3034:3034:3034) (3155:3155:3155))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3034:3034:3034) (3155:3155:3155))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3034:3034:3034) (3155:3155:3155))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3034:3034:3034) (3155:3155:3155))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2181:2181:2181))
        (PORT clk (2909:2909:2909) (2978:2978:2978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5151:5151:5151) (5335:5335:5335))
        (PORT d[1] (4565:4565:4565) (4818:4818:4818))
        (PORT d[2] (6606:6606:6606) (6858:6858:6858))
        (PORT d[3] (6348:6348:6348) (6604:6604:6604))
        (PORT d[4] (6106:6106:6106) (6418:6418:6418))
        (PORT d[5] (4461:4461:4461) (4690:4690:4690))
        (PORT d[6] (5414:5414:5414) (5615:5615:5615))
        (PORT d[7] (6663:6663:6663) (6937:6937:6937))
        (PORT d[8] (6375:6375:6375) (6656:6656:6656))
        (PORT d[9] (5707:5707:5707) (6001:6001:6001))
        (PORT d[10] (6020:6020:6020) (6293:6293:6293))
        (PORT d[11] (6377:6377:6377) (6695:6695:6695))
        (PORT d[12] (5492:5492:5492) (5681:5681:5681))
        (PORT clk (2905:2905:2905) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (1960:1960:1960))
        (PORT clk (2905:2905:2905) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2909:2909:2909) (2978:2978:2978))
        (PORT d[0] (3419:3419:3419) (3170:3170:3170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2187:2187:2187))
        (PORT clk (2990:2990:2990) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (3028:3028:3028))
        (PORT d[1] (2626:2626:2626) (2586:2586:2586))
        (PORT d[2] (2556:2556:2556) (2510:2510:2510))
        (PORT d[3] (3081:3081:3081) (3104:3104:3104))
        (PORT d[4] (3748:3748:3748) (3768:3768:3768))
        (PORT d[5] (2780:2780:2780) (2787:2787:2787))
        (PORT d[6] (3888:3888:3888) (3926:3926:3926))
        (PORT d[7] (3581:3581:3581) (3561:3561:3561))
        (PORT d[8] (2744:2744:2744) (2719:2719:2719))
        (PORT d[9] (2673:2673:2673) (2610:2610:2610))
        (PORT d[10] (3512:3512:3512) (3540:3540:3540))
        (PORT d[11] (3032:3032:3032) (2972:2972:2972))
        (PORT d[12] (2390:2390:2390) (2390:2390:2390))
        (PORT clk (2987:2987:2987) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2252:2252:2252))
        (PORT clk (2987:2987:2987) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2990:2990:2990) (3106:3106:3106))
        (PORT d[0] (3092:3092:3092) (2964:2964:2964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1812:1812:1812) (1622:1622:1622))
        (PORT clk (2859:2859:2859) (2947:2947:2947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4444:4444:4444) (4650:4650:4650))
        (PORT d[1] (4578:4578:4578) (4821:4821:4821))
        (PORT d[2] (5910:5910:5910) (6184:6184:6184))
        (PORT d[3] (5673:5673:5673) (5969:5969:5969))
        (PORT d[4] (6056:6056:6056) (6342:6342:6342))
        (PORT d[5] (4873:4873:4873) (5098:5098:5098))
        (PORT d[6] (4730:4730:4730) (4947:4947:4947))
        (PORT d[7] (5965:5965:5965) (6263:6263:6263))
        (PORT d[8] (5665:5665:5665) (5961:5961:5961))
        (PORT d[9] (6047:6047:6047) (6343:6343:6343))
        (PORT d[10] (5577:5577:5577) (5845:5845:5845))
        (PORT d[11] (6352:6352:6352) (6663:6663:6663))
        (PORT d[12] (4433:4433:4433) (4641:4641:4641))
        (PORT clk (2855:2855:2855) (2943:2943:2943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2240:2240:2240))
        (PORT clk (2855:2855:2855) (2943:2943:2943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2859:2859:2859) (2947:2947:2947))
        (PORT d[0] (3625:3625:3625) (3592:3592:3592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2860:2860:2860) (2948:2948:2948))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2860:2860:2860) (2948:2948:2948))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2860:2860:2860) (2948:2948:2948))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2860:2860:2860) (2948:2948:2948))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1451:1451:1451))
        (PORT clk (2706:2706:2706) (2916:2916:2916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2410:2410:2410))
        (PORT d[1] (2374:2374:2374) (2389:2389:2389))
        (PORT d[2] (2778:2778:2778) (2689:2689:2689))
        (PORT d[3] (1401:1401:1401) (1393:1393:1393))
        (PORT d[4] (3397:3397:3397) (3403:3403:3403))
        (PORT d[5] (2246:2246:2246) (2197:2197:2197))
        (PORT d[6] (2413:2413:2413) (2357:2357:2357))
        (PORT d[7] (2043:2043:2043) (2005:2005:2005))
        (PORT d[8] (1402:1402:1402) (1401:1401:1401))
        (PORT d[9] (1952:1952:1952) (1909:1909:1909))
        (PORT d[10] (1851:1851:1851) (1766:1766:1766))
        (PORT d[11] (1800:1800:1800) (1777:1777:1777))
        (PORT d[12] (1683:1683:1683) (1658:1658:1658))
        (PORT clk (2703:2703:2703) (2912:2912:2912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1269:1269:1269))
        (PORT clk (2703:2703:2703) (2912:2912:2912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2706:2706:2706) (2916:2916:2916))
        (PORT d[0] (1885:1885:1885) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2917:2917:2917))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2917:2917:2917))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2917:2917:2917))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2917:2917:2917))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4374:4374:4374) (4218:4218:4218))
        (PORT clk (2822:2822:2822) (3013:3013:3013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4448:4448:4448) (4639:4639:4639))
        (PORT d[1] (4187:4187:4187) (4419:4419:4419))
        (PORT d[2] (7286:7286:7286) (7518:7518:7518))
        (PORT d[3] (7370:7370:7370) (7615:7615:7615))
        (PORT d[4] (6802:6802:6802) (7094:7094:7094))
        (PORT d[5] (4472:4472:4472) (4706:4706:4706))
        (PORT d[6] (4703:4703:4703) (4895:4895:4895))
        (PORT d[7] (7712:7712:7712) (7966:7966:7966))
        (PORT d[8] (5637:5637:5637) (5911:5911:5911))
        (PORT d[9] (6344:6344:6344) (6633:6633:6633))
        (PORT d[10] (6631:6631:6631) (6881:6881:6881))
        (PORT d[11] (7009:7009:7009) (7297:7297:7297))
        (PORT d[12] (6105:6105:6105) (6267:6267:6267))
        (PORT clk (2818:2818:2818) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (1843:1843:1843))
        (PORT clk (2818:2818:2818) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (3013:3013:3013))
        (PORT d[0] (2535:2535:2535) (2389:2389:2389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2207:2207:2207))
        (PORT clk (3106:3106:3106) (3204:3204:3204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3241:3241:3241))
        (PORT d[1] (2881:2881:2881) (2821:2821:2821))
        (PORT d[2] (2456:2456:2456) (2401:2401:2401))
        (PORT d[3] (3358:3358:3358) (3363:3363:3363))
        (PORT d[4] (4105:4105:4105) (4119:4119:4119))
        (PORT d[5] (2438:2438:2438) (2462:2462:2462))
        (PORT d[6] (3843:3843:3843) (3883:3883:3883))
        (PORT d[7] (3940:3940:3940) (3901:3901:3901))
        (PORT d[8] (2742:2742:2742) (2720:2720:2720))
        (PORT d[9] (2654:2654:2654) (2590:2590:2590))
        (PORT d[10] (4572:4572:4572) (4639:4639:4639))
        (PORT d[11] (2738:2738:2738) (2689:2689:2689))
        (PORT d[12] (2700:2700:2700) (2661:2661:2661))
        (PORT clk (3103:3103:3103) (3200:3200:3200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2147:2147:2147))
        (PORT clk (3103:3103:3103) (3200:3200:3200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3106:3106:3106) (3204:3204:3204))
        (PORT d[0] (3051:3051:3051) (2952:2952:2952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3205:3205:3205))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3205:3205:3205))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3205:3205:3205))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3205:3205:3205))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (1789:1789:1789))
        (PORT clk (2909:2909:2909) (2996:2996:2996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4829:4829:4829) (5029:5029:5029))
        (PORT d[1] (4553:4553:4553) (4807:4807:4807))
        (PORT d[2] (5891:5891:5891) (6159:6159:6159))
        (PORT d[3] (6011:6011:6011) (6279:6279:6279))
        (PORT d[4] (6042:6042:6042) (6327:6327:6327))
        (PORT d[5] (4527:4527:4527) (4759:4759:4759))
        (PORT d[6] (5071:5071:5071) (5279:5279:5279))
        (PORT d[7] (6326:6326:6326) (6613:6613:6613))
        (PORT d[8] (6034:6034:6034) (6316:6316:6316))
        (PORT d[9] (5732:5732:5732) (6045:6045:6045))
        (PORT d[10] (5562:5562:5562) (5812:5812:5812))
        (PORT d[11] (6337:6337:6337) (6648:6648:6648))
        (PORT d[12] (5063:5063:5063) (5256:5256:5256))
        (PORT clk (2905:2905:2905) (2992:2992:2992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (1925:1925:1925))
        (PORT clk (2905:2905:2905) (2992:2992:2992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2909:2909:2909) (2996:2996:2996))
        (PORT d[0] (4709:4709:4709) (4451:4451:4451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1901:1901:1901) (1866:1866:1866))
        (PORT datab (1102:1102:1102) (1114:1114:1114))
        (PORT datac (1275:1275:1275) (1203:1203:1203))
        (PORT datad (1976:1976:1976) (1914:1914:1914))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1917:1917:1917) (1833:1833:1833))
        (PORT datab (1843:1843:1843) (1783:1783:1783))
        (PORT datac (2230:2230:2230) (2119:2119:2119))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (1022:1022:1022) (1028:1028:1028))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2931:2931:2931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1015:1015:1015) (980:980:980))
        (PORT sload (2135:2135:2135) (2229:2229:2229))
        (PORT ena (2744:2744:2744) (2706:2706:2706))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (731:731:731))
        (PORT datab (657:657:657) (668:668:668))
        (PORT datac (427:427:427) (455:455:455))
        (PORT datad (638:638:638) (590:590:590))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (993:993:993))
        (PORT datab (259:259:259) (286:286:286))
        (PORT datac (1917:1917:1917) (1886:1886:1886))
        (PORT datad (644:644:644) (614:614:614))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (963:963:963))
        (PORT datab (472:472:472) (451:451:451))
        (PORT datac (574:574:574) (525:525:525))
        (PORT datad (359:359:359) (344:344:344))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1301:1301:1301))
        (PORT datab (1654:1654:1654) (1627:1627:1627))
        (PORT datac (1492:1492:1492) (1400:1400:1400))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1525:1525:1525) (1434:1434:1434))
        (PORT datab (1706:1706:1706) (1602:1602:1602))
        (PORT datac (669:669:669) (637:637:637))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2708:2708:2708))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3215:3215:3215) (3110:3110:3110))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (2780:2780:2780))
        (PORT clk (3070:3070:3070) (3186:3186:3186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2570:2570:2570))
        (PORT d[1] (3928:3928:3928) (4013:4013:4013))
        (PORT d[2] (3251:3251:3251) (3238:3238:3238))
        (PORT d[3] (3821:3821:3821) (3850:3850:3850))
        (PORT d[4] (2586:2586:2586) (2567:2567:2567))
        (PORT d[5] (3266:3266:3266) (3249:3249:3249))
        (PORT d[6] (3906:3906:3906) (3951:3951:3951))
        (PORT d[7] (3932:3932:3932) (3875:3875:3875))
        (PORT d[8] (3509:3509:3509) (3552:3552:3552))
        (PORT d[9] (2499:2499:2499) (2416:2416:2416))
        (PORT d[10] (3182:3182:3182) (3105:3105:3105))
        (PORT d[11] (3017:3017:3017) (2984:2984:2984))
        (PORT d[12] (2906:2906:2906) (2960:2960:2960))
        (PORT clk (3067:3067:3067) (3182:3182:3182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2096:2096:2096))
        (PORT clk (3067:3067:3067) (3182:3182:3182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3070:3070:3070) (3186:3186:3186))
        (PORT d[0] (3093:3093:3093) (2967:2967:2967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3187:3187:3187))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3187:3187:3187))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3187:3187:3187))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3187:3187:3187))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3824:3824:3824) (3725:3725:3725))
        (PORT clk (2942:2942:2942) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3423:3423:3423) (3585:3585:3585))
        (PORT d[1] (3442:3442:3442) (3611:3611:3611))
        (PORT d[2] (4079:4079:4079) (4247:4247:4247))
        (PORT d[3] (3690:3690:3690) (3832:3832:3832))
        (PORT d[4] (3071:3071:3071) (3237:3237:3237))
        (PORT d[5] (3309:3309:3309) (3460:3460:3460))
        (PORT d[6] (4548:4548:4548) (4762:4762:4762))
        (PORT d[7] (4079:4079:4079) (4266:4266:4266))
        (PORT d[8] (3789:3789:3789) (3980:3980:3980))
        (PORT d[9] (3400:3400:3400) (3576:3576:3576))
        (PORT d[10] (5583:5583:5583) (5808:5808:5808))
        (PORT d[11] (3672:3672:3672) (3836:3836:3836))
        (PORT d[12] (3665:3665:3665) (3826:3826:3826))
        (PORT clk (2938:2938:2938) (3001:3001:3001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (1930:1930:1930))
        (PORT clk (2938:2938:2938) (3001:3001:3001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3005:3005:3005))
        (PORT d[0] (4668:4668:4668) (4364:4364:4364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3006:3006:3006))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3006:3006:3006))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3006:3006:3006))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3006:3006:3006))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1412:1412:1412))
        (PORT clk (2974:2974:2974) (3210:3210:3210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2167:2167:2167))
        (PORT d[1] (3566:3566:3566) (3506:3506:3506))
        (PORT d[2] (2255:2255:2255) (2210:2210:2210))
        (PORT d[3] (2065:2065:2065) (2041:2041:2041))
        (PORT d[4] (3075:3075:3075) (3097:3097:3097))
        (PORT d[5] (3100:3100:3100) (3088:3088:3088))
        (PORT d[6] (2083:2083:2083) (2038:2038:2038))
        (PORT d[7] (2603:2603:2603) (2526:2526:2526))
        (PORT d[8] (1744:1744:1744) (1732:1732:1732))
        (PORT d[9] (1659:1659:1659) (1625:1625:1625))
        (PORT d[10] (2138:2138:2138) (2039:2039:2039))
        (PORT d[11] (2112:2112:2112) (2071:2071:2071))
        (PORT d[12] (1740:1740:1740) (1735:1735:1735))
        (PORT clk (2971:2971:2971) (3206:3206:3206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (1920:1920:1920))
        (PORT clk (2971:2971:2971) (3206:3206:3206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3210:3210:3210))
        (PORT d[0] (2621:2621:2621) (2473:2473:2473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3211:3211:3211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3211:3211:3211))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3211:3211:3211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3211:3211:3211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (2534:2534:2534))
        (PORT clk (2869:2869:2869) (3065:3065:3065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4785:4785:4785) (4966:4966:4966))
        (PORT d[1] (4550:4550:4550) (4804:4804:4804))
        (PORT d[2] (6964:6964:6964) (7208:7208:7208))
        (PORT d[3] (7020:7020:7020) (7272:7272:7272))
        (PORT d[4] (6468:6468:6468) (6770:6770:6770))
        (PORT d[5] (4524:4524:4524) (4755:4755:4755))
        (PORT d[6] (5756:5756:5756) (5940:5940:5940))
        (PORT d[7] (7335:7335:7335) (7602:7602:7602))
        (PORT d[8] (7083:7083:7083) (7336:7336:7336))
        (PORT d[9] (6045:6045:6045) (6345:6345:6345))
        (PORT d[10] (6317:6317:6317) (6581:6581:6581))
        (PORT d[11] (4160:4160:4160) (4372:4372:4372))
        (PORT d[12] (5779:5779:5779) (5955:5955:5955))
        (PORT clk (2865:2865:2865) (3061:3061:3061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (1923:1923:1923))
        (PORT clk (2865:2865:2865) (3061:3061:3061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2869:2869:2869) (3065:3065:3065))
        (PORT d[0] (3949:3949:3949) (3669:3669:3669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (3066:3066:3066))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (3066:3066:3066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (3066:3066:3066))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2870:2870:2870) (3066:3066:3066))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2456:2456:2456))
        (PORT clk (2946:2946:2946) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3679:3679:3679))
        (PORT d[1] (3108:3108:3108) (3115:3115:3115))
        (PORT d[2] (3049:3049:3049) (3067:3067:3067))
        (PORT d[3] (2752:2752:2752) (2743:2743:2743))
        (PORT d[4] (2692:2692:2692) (2704:2704:2704))
        (PORT d[5] (2494:2494:2494) (2526:2526:2526))
        (PORT d[6] (3427:3427:3427) (3436:3436:3436))
        (PORT d[7] (3348:3348:3348) (3332:3332:3332))
        (PORT d[8] (3340:3340:3340) (3299:3299:3299))
        (PORT d[9] (1802:1802:1802) (1834:1834:1834))
        (PORT d[10] (4664:4664:4664) (4594:4594:4594))
        (PORT d[11] (3355:3355:3355) (3337:3337:3337))
        (PORT d[12] (1912:1912:1912) (1984:1984:1984))
        (PORT clk (2943:2943:2943) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2111:2111:2111))
        (PORT clk (2943:2943:2943) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2946:2946:2946) (3087:3087:3087))
        (PORT d[0] (3120:3120:3120) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2947:2947:2947) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2947:2947:2947) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2947:2947:2947) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2947:2947:2947) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3002:3002:3002))
        (PORT clk (2983:2983:2983) (3052:3052:3052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6243:6243:6243) (6463:6463:6463))
        (PORT d[1] (4989:4989:4989) (5249:5249:5249))
        (PORT d[2] (4445:4445:4445) (4658:4658:4658))
        (PORT d[3] (6686:6686:6686) (6815:6815:6815))
        (PORT d[4] (4511:4511:4511) (4760:4760:4760))
        (PORT d[5] (6589:6589:6589) (6825:6825:6825))
        (PORT d[6] (6090:6090:6090) (6265:6265:6265))
        (PORT d[7] (6852:6852:6852) (7072:7072:7072))
        (PORT d[8] (6879:6879:6879) (7104:7104:7104))
        (PORT d[9] (6064:6064:6064) (6351:6351:6351))
        (PORT d[10] (6971:6971:6971) (7211:7211:7211))
        (PORT d[11] (6002:6002:6002) (6279:6279:6279))
        (PORT d[12] (7308:7308:7308) (7564:7564:7564))
        (PORT clk (2979:2979:2979) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2073:2073:2073))
        (PORT clk (2979:2979:2979) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3052:3052:3052))
        (PORT d[0] (2821:2821:2821) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3053:3053:3053))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3053:3053:3053))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3053:3053:3053))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3053:3053:3053))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (2859:2859:2859))
        (PORT clk (2964:2964:2964) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3976:3976:3976) (4011:4011:4011))
        (PORT d[1] (2829:2829:2829) (2897:2897:2897))
        (PORT d[2] (3377:3377:3377) (3380:3380:3380))
        (PORT d[3] (3089:3089:3089) (3084:3084:3084))
        (PORT d[4] (2977:2977:2977) (2930:2930:2930))
        (PORT d[5] (2453:2453:2453) (2480:2480:2480))
        (PORT d[6] (3451:3451:3451) (3457:3457:3457))
        (PORT d[7] (3687:3687:3687) (3663:3663:3663))
        (PORT d[8] (3045:3045:3045) (3026:3026:3026))
        (PORT d[9] (2082:2082:2082) (2104:2104:2104))
        (PORT d[10] (4627:4627:4627) (4555:4555:4555))
        (PORT d[11] (3698:3698:3698) (3652:3652:3652))
        (PORT d[12] (1870:1870:1870) (1909:1909:1909))
        (PORT clk (2961:2961:2961) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (1765:1765:1765))
        (PORT clk (2961:2961:2961) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3103:3103:3103))
        (PORT d[0] (2492:2492:2492) (2413:2413:2413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6013:6013:6013) (5890:5890:5890))
        (PORT clk (2958:2958:2958) (3027:3027:3027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4414:4414:4414) (4619:4619:4619))
        (PORT d[1] (4931:4931:4931) (5206:5206:5206))
        (PORT d[2] (4487:4487:4487) (4687:4687:4687))
        (PORT d[3] (5352:5352:5352) (5613:5613:5613))
        (PORT d[4] (6256:6256:6256) (6472:6472:6472))
        (PORT d[5] (6898:6898:6898) (7114:7114:7114))
        (PORT d[6] (6415:6415:6415) (6582:6582:6582))
        (PORT d[7] (4511:4511:4511) (4752:4752:4752))
        (PORT d[8] (7216:7216:7216) (7430:7430:7430))
        (PORT d[9] (6406:6406:6406) (6686:6686:6686))
        (PORT d[10] (7622:7622:7622) (7846:7846:7846))
        (PORT d[11] (6336:6336:6336) (6601:6601:6601))
        (PORT d[12] (5553:5553:5553) (5794:5794:5794))
        (PORT clk (2954:2954:2954) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2141:2141:2141))
        (PORT clk (2954:2954:2954) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3027:3027:3027))
        (PORT d[0] (2768:2768:2768) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2580:2580:2580) (2520:2520:2520))
        (PORT datab (987:987:987) (932:932:932))
        (PORT datac (1362:1362:1362) (1377:1377:1377))
        (PORT datad (640:640:640) (603:603:603))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1166:1166:1166))
        (PORT datab (1341:1341:1341) (1275:1275:1275))
        (PORT datac (1902:1902:1902) (1799:1799:1799))
        (PORT datad (1321:1321:1321) (1291:1291:1291))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2455:2455:2455))
        (PORT clk (3030:3030:3030) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3378:3378:3378))
        (PORT d[1] (2466:2466:2466) (2521:2521:2521))
        (PORT d[2] (2712:2712:2712) (2739:2739:2739))
        (PORT d[3] (2693:2693:2693) (2680:2680:2680))
        (PORT d[4] (2694:2694:2694) (2702:2702:2702))
        (PORT d[5] (2818:2818:2818) (2838:2838:2838))
        (PORT d[6] (3199:3199:3199) (3221:3221:3221))
        (PORT d[7] (4015:4015:4015) (3983:3983:3983))
        (PORT d[8] (2798:2798:2798) (2795:2795:2795))
        (PORT d[9] (1865:1865:1865) (1906:1906:1906))
        (PORT d[10] (4605:4605:4605) (4660:4660:4660))
        (PORT d[11] (3401:3401:3401) (3383:3383:3383))
        (PORT d[12] (1915:1915:1915) (1985:1985:1985))
        (PORT clk (3027:3027:3027) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2028:2028:2028))
        (PORT clk (3027:3027:3027) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3163:3163:3163))
        (PORT d[0] (3145:3145:3145) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3009:3009:3009))
        (PORT clk (2983:2983:2983) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5933:5933:5933) (6171:6171:6171))
        (PORT d[1] (5912:5912:5912) (6168:6168:6168))
        (PORT d[2] (6564:6564:6564) (6780:6780:6780))
        (PORT d[3] (6297:6297:6297) (6438:6438:6438))
        (PORT d[4] (5593:5593:5593) (5835:5835:5835))
        (PORT d[5] (6538:6538:6538) (6773:6773:6773))
        (PORT d[6] (5783:5783:5783) (5969:5969:5969))
        (PORT d[7] (6539:6539:6539) (6776:6776:6776))
        (PORT d[8] (6554:6554:6554) (6791:6791:6791))
        (PORT d[9] (5713:5713:5713) (6011:6011:6011))
        (PORT d[10] (6672:6672:6672) (6928:6928:6928))
        (PORT d[11] (5662:5662:5662) (5946:5946:5946))
        (PORT d[12] (7019:7019:7019) (7295:7295:7295))
        (PORT clk (2979:2979:2979) (3026:3026:3026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2196:2196:2196))
        (PORT clk (2979:2979:2979) (3026:3026:3026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3030:3030:3030))
        (PORT d[0] (3706:3706:3706) (3460:3460:3460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (2864:2864:2864))
        (PORT clk (3059:3059:3059) (3165:3165:3165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4102:4102:4102) (4068:4068:4068))
        (PORT d[1] (3575:3575:3575) (3661:3661:3661))
        (PORT d[2] (3528:3528:3528) (3575:3575:3575))
        (PORT d[3] (3046:3046:3046) (3062:3062:3062))
        (PORT d[4] (2662:2662:2662) (2636:2636:2636))
        (PORT d[5] (3158:3158:3158) (3195:3195:3195))
        (PORT d[6] (3522:3522:3522) (3561:3561:3561))
        (PORT d[7] (3134:3134:3134) (3160:3160:3160))
        (PORT d[8] (3092:3092:3092) (3108:3108:3108))
        (PORT d[9] (2381:2381:2381) (2369:2369:2369))
        (PORT d[10] (3581:3581:3581) (3514:3514:3514))
        (PORT d[11] (3199:3199:3199) (3207:3207:3207))
        (PORT d[12] (2294:2294:2294) (2387:2387:2387))
        (PORT clk (3056:3056:3056) (3161:3161:3161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2446:2446:2446))
        (PORT clk (3056:3056:3056) (3161:3161:3161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3059:3059:3059) (3165:3165:3165))
        (PORT d[0] (2767:2767:2767) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3060:3060:3060) (3166:3166:3166))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3060:3060:3060) (3166:3166:3166))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3060:3060:3060) (3166:3166:3166))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3060:3060:3060) (3166:3166:3166))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4250:4250:4250) (4162:4162:4162))
        (PORT clk (3003:3003:3003) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4510:4510:4510) (4734:4734:4734))
        (PORT d[1] (6287:6287:6287) (6510:6510:6510))
        (PORT d[2] (4786:4786:4786) (4975:4975:4975))
        (PORT d[3] (6243:6243:6243) (6444:6444:6444))
        (PORT d[4] (4863:4863:4863) (5075:5075:5075))
        (PORT d[5] (4164:4164:4164) (4384:4384:4384))
        (PORT d[6] (3842:3842:3842) (4064:4064:4064))
        (PORT d[7] (4804:4804:4804) (5006:5006:5006))
        (PORT d[8] (4154:4154:4154) (4356:4356:4356))
        (PORT d[9] (3797:3797:3797) (4007:4007:4007))
        (PORT d[10] (4336:4336:4336) (4509:4509:4509))
        (PORT d[11] (5905:5905:5905) (6139:6139:6139))
        (PORT d[12] (6262:6262:6262) (6494:6494:6494))
        (PORT clk (2999:2999:2999) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2204:2204:2204))
        (PORT clk (2999:2999:2999) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3060:3060:3060))
        (PORT d[0] (3951:3951:3951) (3803:3803:3803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2649:2649:2649))
        (PORT clk (2925:2925:2925) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (3987:3987:3987))
        (PORT d[1] (3210:3210:3210) (3267:3267:3267))
        (PORT d[2] (3727:3727:3727) (3729:3729:3729))
        (PORT d[3] (3584:3584:3584) (3637:3637:3637))
        (PORT d[4] (3076:3076:3076) (3102:3102:3102))
        (PORT d[5] (3299:3299:3299) (3338:3338:3338))
        (PORT d[6] (2742:2742:2742) (2732:2732:2732))
        (PORT d[7] (4005:4005:4005) (3986:3986:3986))
        (PORT d[8] (3152:3152:3152) (3218:3218:3218))
        (PORT d[9] (2908:2908:2908) (2979:2979:2979))
        (PORT d[10] (3487:3487:3487) (3483:3483:3483))
        (PORT d[11] (3754:3754:3754) (3736:3736:3736))
        (PORT d[12] (2236:2236:2236) (2293:2293:2293))
        (PORT clk (2922:2922:2922) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2371:2371:2371))
        (PORT clk (2922:2922:2922) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2925:2925:2925) (3087:3087:3087))
        (PORT d[0] (2936:2936:2936) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5777:5777:5777) (5641:5641:5641))
        (PORT clk (2952:2952:2952) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6498:6498:6498) (6670:6670:6670))
        (PORT d[1] (5965:5965:5965) (6213:6213:6213))
        (PORT d[2] (4864:4864:4864) (5096:5096:5096))
        (PORT d[3] (6582:6582:6582) (6768:6768:6768))
        (PORT d[4] (4540:4540:4540) (4754:4754:4754))
        (PORT d[5] (4566:4566:4566) (4823:4823:4823))
        (PORT d[6] (5989:5989:5989) (6234:6234:6234))
        (PORT d[7] (4569:4569:4569) (4828:4828:4828))
        (PORT d[8] (6844:6844:6844) (7030:7030:7030))
        (PORT d[9] (4877:4877:4877) (5121:5121:5121))
        (PORT d[10] (7632:7632:7632) (7868:7868:7868))
        (PORT d[11] (4584:4584:4584) (4833:4833:4833))
        (PORT d[12] (4536:4536:4536) (4784:4784:4784))
        (PORT clk (2948:2948:2948) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (1919:1919:1919))
        (PORT clk (2948:2948:2948) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (3029:3029:3029))
        (PORT d[0] (4202:4202:4202) (3999:3999:3999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2280:2280:2280))
        (PORT clk (3105:3105:3105) (3204:3204:3204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3617:3617:3617) (3664:3664:3664))
        (PORT d[1] (2796:2796:2796) (2839:2839:2839))
        (PORT d[2] (2773:2773:2773) (2799:2799:2799))
        (PORT d[3] (3182:3182:3182) (3244:3244:3244))
        (PORT d[4] (3693:3693:3693) (3706:3706:3706))
        (PORT d[5] (2543:2543:2543) (2599:2599:2599))
        (PORT d[6] (3392:3392:3392) (3382:3382:3382))
        (PORT d[7] (3014:3014:3014) (3013:3013:3013))
        (PORT d[8] (3580:3580:3580) (3653:3653:3653))
        (PORT d[9] (3245:3245:3245) (3304:3304:3304))
        (PORT d[10] (4525:4525:4525) (4527:4527:4527))
        (PORT d[11] (3415:3415:3415) (3400:3400:3400))
        (PORT d[12] (2268:2268:2268) (2356:2356:2356))
        (PORT clk (3102:3102:3102) (3200:3200:3200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2665:2665:2665))
        (PORT clk (3102:3102:3102) (3200:3200:3200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3105:3105:3105) (3204:3204:3204))
        (PORT d[0] (3246:3246:3246) (3208:3208:3208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3106:3106:3106) (3205:3205:3205))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3106:3106:3106) (3205:3205:3205))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3106:3106:3106) (3205:3205:3205))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3106:3106:3106) (3205:3205:3205))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6760:6760:6760) (6583:6583:6583))
        (PORT clk (3004:3004:3004) (3077:3077:3077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5878:5878:5878) (6074:6074:6074))
        (PORT d[1] (5593:5593:5593) (5837:5837:5837))
        (PORT d[2] (5245:5245:5245) (5478:5478:5478))
        (PORT d[3] (5582:5582:5582) (5797:5797:5797))
        (PORT d[4] (4592:4592:4592) (4843:4843:4843))
        (PORT d[5] (6065:6065:6065) (6366:6366:6366))
        (PORT d[6] (4977:4977:4977) (5258:5258:5258))
        (PORT d[7] (4628:4628:4628) (4887:4887:4887))
        (PORT d[8] (5403:5403:5403) (5599:5599:5599))
        (PORT d[9] (5616:5616:5616) (5865:5865:5865))
        (PORT d[10] (6620:6620:6620) (6884:6884:6884))
        (PORT d[11] (4967:4967:4967) (5239:5239:5239))
        (PORT d[12] (6009:6009:6009) (6289:6289:6289))
        (PORT clk (3000:3000:3000) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2131:2131:2131))
        (PORT clk (3000:3000:3000) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3077:3077:3077))
        (PORT d[0] (5434:5434:5434) (5073:5073:5073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3078:3078:3078))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3078:3078:3078))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3078:3078:3078))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3078:3078:3078))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1169:1169:1169))
        (PORT datab (1458:1458:1458) (1466:1466:1466))
        (PORT datac (1930:1930:1930) (1874:1874:1874))
        (PORT datad (2135:2135:2135) (2136:2136:2136))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2021:2021:2021) (2002:2002:2002))
        (PORT datab (1453:1453:1453) (1460:1460:1460))
        (PORT datac (1923:1923:1923) (1879:1879:1879))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1942:1942:1942) (1884:1884:1884))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2833:2833:2833) (2813:2813:2813))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1043:1043:1043) (994:994:994))
        (PORT sload (2130:2130:2130) (2235:2235:2235))
        (PORT ena (2317:2317:2317) (2253:2253:2253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1600:1600:1600) (1522:1522:1522))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (773:773:773) (792:792:792))
        (PORT datad (695:695:695) (666:666:666))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1602:1602:1602) (1524:1524:1524))
        (PORT datab (241:241:241) (268:268:268))
        (PORT datac (691:691:691) (692:692:692))
        (PORT datad (661:661:661) (627:627:627))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (728:728:728))
        (PORT datab (396:396:396) (388:388:388))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (970:970:970))
        (PORT datab (934:934:934) (854:854:854))
        (PORT datac (891:891:891) (848:848:848))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (880:880:880))
        (PORT datab (1774:1774:1774) (1671:1671:1671))
        (PORT datac (1071:1071:1071) (980:980:980))
        (PORT datad (681:681:681) (648:648:648))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2856:2856:2856) (2777:2777:2777))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1847:1847:1847) (1752:1752:1752))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3483:3483:3483) (3477:3477:3477))
        (PORT clk (2926:2926:2926) (3080:3080:3080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3666:3666:3666) (3716:3716:3716))
        (PORT d[1] (3092:3092:3092) (3139:3139:3139))
        (PORT d[2] (3117:3117:3117) (3150:3150:3150))
        (PORT d[3] (3056:3056:3056) (3051:3051:3051))
        (PORT d[4] (2638:2638:2638) (2634:2634:2634))
        (PORT d[5] (2155:2155:2155) (2197:2197:2197))
        (PORT d[6] (3446:3446:3446) (3452:3452:3452))
        (PORT d[7] (3058:3058:3058) (3080:3080:3080))
        (PORT d[8] (3050:3050:3050) (3032:3032:3032))
        (PORT d[9] (1805:1805:1805) (1841:1841:1841))
        (PORT d[10] (4359:4359:4359) (4305:4305:4305))
        (PORT d[11] (3735:3735:3735) (3685:3685:3685))
        (PORT d[12] (1909:1909:1909) (1984:1984:1984))
        (PORT clk (2923:2923:2923) (3076:3076:3076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (1864:1864:1864))
        (PORT clk (2923:2923:2923) (3076:3076:3076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (3080:3080:3080))
        (PORT d[0] (2864:2864:2864) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (3081:3081:3081))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (3081:3081:3081))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (3081:3081:3081))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (3081:3081:3081))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3314:3314:3314))
        (PORT clk (2971:2971:2971) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6370:6370:6370) (6615:6615:6615))
        (PORT d[1] (4930:4930:4930) (5201:5201:5201))
        (PORT d[2] (4785:4785:4785) (4973:4973:4973))
        (PORT d[3] (5379:5379:5379) (5640:5640:5640))
        (PORT d[4] (4543:4543:4543) (4777:4777:4777))
        (PORT d[5] (5219:5219:5219) (5476:5476:5476))
        (PORT d[6] (6132:6132:6132) (6310:6310:6310))
        (PORT d[7] (4511:4511:4511) (4749:4749:4749))
        (PORT d[8] (7208:7208:7208) (7421:7421:7421))
        (PORT d[9] (6406:6406:6406) (6685:6685:6685))
        (PORT d[10] (7622:7622:7622) (7845:7845:7845))
        (PORT d[11] (6297:6297:6297) (6564:6564:6564))
        (PORT d[12] (5599:5599:5599) (5839:5839:5839))
        (PORT clk (2967:2967:2967) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (1828:1828:1828))
        (PORT clk (2967:2967:2967) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3039:3039:3039))
        (PORT d[0] (2543:2543:2543) (2354:2354:2354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3150:3150:3150))
        (PORT clk (2927:2927:2927) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3691:3691:3691) (3741:3741:3741))
        (PORT d[1] (2860:2860:2860) (2915:2915:2915))
        (PORT d[2] (3070:3070:3070) (3090:3090:3090))
        (PORT d[3] (3040:3040:3040) (3034:3034:3034))
        (PORT d[4] (2663:2663:2663) (2670:2670:2670))
        (PORT d[5] (2440:2440:2440) (2470:2470:2470))
        (PORT d[6] (3467:3467:3467) (3470:3470:3470))
        (PORT d[7] (3652:3652:3652) (3620:3620:3620))
        (PORT d[8] (3348:3348:3348) (3307:3307:3307))
        (PORT d[9] (2134:2134:2134) (2146:2146:2146))
        (PORT d[10] (4615:4615:4615) (4527:4527:4527))
        (PORT d[11] (3751:3751:3751) (3700:3700:3700))
        (PORT d[12] (1873:1873:1873) (1941:1941:1941))
        (PORT clk (2924:2924:2924) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2055:2055:2055) (1981:1981:1981))
        (PORT clk (2924:2924:2924) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (3082:3082:3082))
        (PORT d[0] (2837:2837:2837) (2766:2766:2766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2928:2928:2928) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2928:2928:2928) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2928:2928:2928) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2928:2928:2928) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3036:3036:3036))
        (PORT clk (2941:2941:2941) (3019:3019:3019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6369:6369:6369) (6614:6614:6614))
        (PORT d[1] (4945:4945:4945) (5216:5216:5216))
        (PORT d[2] (4137:4137:4137) (4359:4359:4359))
        (PORT d[3] (6642:6642:6642) (6774:6774:6774))
        (PORT d[4] (6250:6250:6250) (6465:6465:6465))
        (PORT d[5] (5935:5935:5935) (6170:6170:6170))
        (PORT d[6] (6131:6131:6131) (6309:6309:6309))
        (PORT d[7] (4813:4813:4813) (5039:5039:5039))
        (PORT d[8] (7226:7226:7226) (7437:7437:7437))
        (PORT d[9] (6361:6361:6361) (6631:6631:6631))
        (PORT d[10] (7369:7369:7369) (7612:7612:7612))
        (PORT d[11] (6329:6329:6329) (6595:6595:6595))
        (PORT d[12] (5573:5573:5573) (5815:5815:5815))
        (PORT clk (2937:2937:2937) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2118:2118:2118) (1951:1951:1951))
        (PORT clk (2937:2937:2937) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3019:3019:3019))
        (PORT d[0] (2562:2562:2562) (2366:2366:2366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1438:1438:1438))
        (PORT datab (2994:2994:2994) (2905:2905:2905))
        (PORT datac (650:650:650) (610:610:610))
        (PORT datad (949:949:949) (897:897:897))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (2892:2892:2892))
        (PORT clk (3050:3050:3050) (3166:3166:3166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (3116:3116:3116))
        (PORT d[1] (2808:2808:2808) (2844:2844:2844))
        (PORT d[2] (2730:2730:2730) (2754:2754:2754))
        (PORT d[3] (3012:3012:3012) (2983:2983:2983))
        (PORT d[4] (2736:2736:2736) (2753:2753:2753))
        (PORT d[5] (2751:2751:2751) (2780:2780:2780))
        (PORT d[6] (3146:3146:3146) (3171:3171:3171))
        (PORT d[7] (4018:4018:4018) (3976:3976:3976))
        (PORT d[8] (3710:3710:3710) (3684:3684:3684))
        (PORT d[9] (2193:2193:2193) (2223:2223:2223))
        (PORT d[10] (4562:4562:4562) (4608:4608:4608))
        (PORT d[11] (3775:3775:3775) (3772:3772:3772))
        (PORT d[12] (1930:1930:1930) (1997:1997:1997))
        (PORT clk (3047:3047:3047) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2040:2040:2040))
        (PORT clk (3047:3047:3047) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3050:3050:3050) (3166:3166:3166))
        (PORT d[0] (3158:3158:3158) (3054:3054:3054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3167:3167:3167))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3167:3167:3167))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3167:3167:3167))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3167:3167:3167))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3047:3047:3047))
        (PORT clk (3073:3073:3073) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5708:5708:5708) (5975:5975:5975))
        (PORT d[1] (5589:5589:5589) (5857:5857:5857))
        (PORT d[2] (6248:6248:6248) (6481:6481:6481))
        (PORT d[3] (5979:5979:5979) (6138:6138:6138))
        (PORT d[4] (4895:4895:4895) (5138:5138:5138))
        (PORT d[5] (6253:6253:6253) (6499:6499:6499))
        (PORT d[6] (5500:5500:5500) (5702:5702:5702))
        (PORT d[7] (6550:6550:6550) (6784:6784:6784))
        (PORT d[8] (6532:6532:6532) (6766:6766:6766))
        (PORT d[9] (5382:5382:5382) (5686:5686:5686))
        (PORT d[10] (6681:6681:6681) (6939:6939:6939))
        (PORT d[11] (6662:6662:6662) (6944:6944:6944))
        (PORT d[12] (6711:6711:6711) (6992:6992:6992))
        (PORT clk (3069:3069:3069) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2188:2188:2188))
        (PORT clk (3069:3069:3069) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3117:3117:3117))
        (PORT d[0] (3681:3681:3681) (3434:3434:3434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2208:2208:2208))
        (PORT clk (2996:2996:2996) (3126:3126:3126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2588:2588:2588))
        (PORT d[1] (3955:3955:3955) (4039:4039:4039))
        (PORT d[2] (3551:3551:3551) (3556:3556:3556))
        (PORT d[3] (3405:3405:3405) (3432:3432:3432))
        (PORT d[4] (2601:2601:2601) (2580:2580:2580))
        (PORT d[5] (2657:2657:2657) (2665:2665:2665))
        (PORT d[6] (3033:3033:3033) (3048:3048:3048))
        (PORT d[7] (3063:3063:3063) (3066:3066:3066))
        (PORT d[8] (3158:3158:3158) (3207:3207:3207))
        (PORT d[9] (3093:3093:3093) (2980:2980:2980))
        (PORT d[10] (2843:2843:2843) (2778:2778:2778))
        (PORT d[11] (3041:3041:3041) (3009:3009:3009))
        (PORT d[12] (2295:2295:2295) (2376:2376:2376))
        (PORT clk (2993:2993:2993) (3122:3122:3122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2016:2016:2016))
        (PORT clk (2993:2993:2993) (3122:3122:3122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2996:2996:2996) (3126:3126:3126))
        (PORT d[0] (2318:2318:2318) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3127:3127:3127))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3127:3127:3127))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3127:3127:3127))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3127:3127:3127))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3839:3839:3839) (3738:3738:3738))
        (PORT clk (2915:2915:2915) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3210:3210:3210))
        (PORT d[1] (3069:3069:3069) (3249:3249:3249))
        (PORT d[2] (4722:4722:4722) (4857:4857:4857))
        (PORT d[3] (3330:3330:3330) (3479:3479:3479))
        (PORT d[4] (5026:5026:5026) (5150:5150:5150))
        (PORT d[5] (4392:4392:4392) (4568:4568:4568))
        (PORT d[6] (3934:3934:3934) (4091:4091:4091))
        (PORT d[7] (3329:3329:3329) (3457:3457:3457))
        (PORT d[8] (3741:3741:3741) (3931:3931:3931))
        (PORT d[9] (3070:3070:3070) (3244:3244:3244))
        (PORT d[10] (6266:6266:6266) (6472:6472:6472))
        (PORT d[11] (3716:3716:3716) (3871:3871:3871))
        (PORT d[12] (3613:3613:3613) (3770:3770:3770))
        (PORT clk (2911:2911:2911) (2999:2999:2999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2260:2260:2260))
        (PORT clk (2911:2911:2911) (2999:2999:2999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2915:2915:2915) (3003:3003:3003))
        (PORT d[0] (3575:3575:3575) (3376:3376:3376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2916:2916:2916) (3004:3004:3004))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2916:2916:2916) (3004:3004:3004))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2916:2916:2916) (3004:3004:3004))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2916:2916:2916) (3004:3004:3004))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1561:1561:1561))
        (PORT datab (1179:1179:1179) (1084:1084:1084))
        (PORT datac (1600:1600:1600) (1541:1541:1541))
        (PORT datad (2035:2035:2035) (2008:2008:2008))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3146:3146:3146) (3168:3168:3168))
        (PORT clk (2955:2955:2955) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (3058:3058:3058))
        (PORT d[1] (2767:2767:2767) (2799:2799:2799))
        (PORT d[2] (2994:2994:2994) (2990:2990:2990))
        (PORT d[3] (2980:2980:2980) (2951:2951:2951))
        (PORT d[4] (2762:2762:2762) (2768:2768:2768))
        (PORT d[5] (3117:3117:3117) (3122:3122:3122))
        (PORT d[6] (3492:3492:3492) (3528:3528:3528))
        (PORT d[7] (3684:3684:3684) (3659:3659:3659))
        (PORT d[8] (3727:3727:3727) (3706:3706:3706))
        (PORT d[9] (2194:2194:2194) (2224:2224:2224))
        (PORT d[10] (4618:4618:4618) (4670:4670:4670))
        (PORT d[11] (3443:3443:3443) (3450:3450:3450))
        (PORT d[12] (1908:1908:1908) (1979:1979:1979))
        (PORT clk (2952:2952:2952) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2138:2138:2138))
        (PORT clk (2952:2952:2952) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (3078:3078:3078))
        (PORT d[0] (3043:3043:3043) (2910:2910:2910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3475:3475:3475) (3346:3346:3346))
        (PORT clk (3046:3046:3046) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5700:5700:5700) (5966:5966:5966))
        (PORT d[1] (5331:5331:5331) (5607:5607:5607))
        (PORT d[2] (5953:5953:5953) (6197:6197:6197))
        (PORT d[3] (5977:5977:5977) (6128:6128:6128))
        (PORT d[4] (5261:5261:5261) (5514:5514:5514))
        (PORT d[5] (6279:6279:6279) (6523:6523:6523))
        (PORT d[6] (5460:5460:5460) (5660:5660:5660))
        (PORT d[7] (6204:6204:6204) (6453:6453:6453))
        (PORT d[8] (6250:6250:6250) (6495:6495:6495))
        (PORT d[9] (5381:5381:5381) (5685:5685:5685))
        (PORT d[10] (6649:6649:6649) (6907:6907:6907))
        (PORT d[11] (5309:5309:5309) (5601:5601:5601))
        (PORT d[12] (6677:6677:6677) (6958:6958:6958))
        (PORT clk (3042:3042:3042) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (1936:1936:1936))
        (PORT clk (3042:3042:3042) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3090:3090:3090))
        (PORT d[0] (3419:3419:3419) (3199:3199:3199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (2879:2879:2879))
        (PORT clk (2913:2913:2913) (3061:3061:3061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2572:2572:2572))
        (PORT d[1] (2818:2818:2818) (2848:2848:2848))
        (PORT d[2] (3007:3007:3007) (3024:3024:3024))
        (PORT d[3] (2708:2708:2708) (2709:2709:2709))
        (PORT d[4] (2705:2705:2705) (2718:2718:2718))
        (PORT d[5] (2764:2764:2764) (2783:2783:2783))
        (PORT d[6] (3118:3118:3118) (3140:3140:3140))
        (PORT d[7] (3347:3347:3347) (3332:3332:3332))
        (PORT d[8] (3327:3327:3327) (3285:3285:3285))
        (PORT d[9] (1808:1808:1808) (1848:1848:1848))
        (PORT d[10] (4290:4290:4290) (4381:4381:4381))
        (PORT d[11] (3087:3087:3087) (3086:3086:3086))
        (PORT d[12] (1912:1912:1912) (1983:1983:1983))
        (PORT clk (2910:2910:2910) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2143:2143:2143))
        (PORT clk (2910:2910:2910) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2913:2913:2913) (3061:3061:3061))
        (PORT d[0] (3101:3101:3101) (2989:2989:2989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (3062:3062:3062))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (3062:3062:3062))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (3062:3062:3062))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (3062:3062:3062))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (2986:2986:2986))
        (PORT clk (2963:2963:2963) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6032:6032:6032) (6286:6286:6286))
        (PORT d[1] (5937:5937:5937) (6187:6187:6187))
        (PORT d[2] (4140:4140:4140) (4365:4365:4365))
        (PORT d[3] (6622:6622:6622) (6752:6752:6752))
        (PORT d[4] (5915:5915:5915) (6141:6141:6141))
        (PORT d[5] (5303:5303:5303) (5588:5588:5588))
        (PORT d[6] (5817:5817:5817) (6007:6007:6007))
        (PORT d[7] (5149:5149:5149) (5362:5362:5362))
        (PORT d[8] (6929:6929:6929) (7151:7151:7151))
        (PORT d[9] (6056:6056:6056) (6341:6341:6341))
        (PORT d[10] (7030:7030:7030) (7283:7283:7283))
        (PORT d[11] (6981:6981:6981) (7248:7248:7248))
        (PORT d[12] (7011:7011:7011) (7284:7284:7284))
        (PORT clk (2959:2959:2959) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2080:2080:2080))
        (PORT clk (2959:2959:2959) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3032:3032:3032))
        (PORT d[0] (2840:2840:2840) (2641:2641:2641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3253:3253:3253) (3310:3310:3310))
        (PORT clk (3095:3095:3095) (3177:3177:3177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (3096:3096:3096))
        (PORT d[1] (3156:3156:3156) (3202:3202:3202))
        (PORT d[2] (2985:2985:2985) (2962:2962:2962))
        (PORT d[3] (3154:3154:3154) (3181:3181:3181))
        (PORT d[4] (3050:3050:3050) (3073:3073:3073))
        (PORT d[5] (2818:2818:2818) (2856:2856:2856))
        (PORT d[6] (3462:3462:3462) (3491:3491:3491))
        (PORT d[7] (3310:3310:3310) (3292:3292:3292))
        (PORT d[8] (3337:3337:3337) (3315:3315:3315))
        (PORT d[9] (2190:2190:2190) (2238:2238:2238))
        (PORT d[10] (4319:4319:4319) (4387:4387:4387))
        (PORT d[11] (3785:3785:3785) (3783:3783:3783))
        (PORT d[12] (2256:2256:2256) (2342:2342:2342))
        (PORT clk (3092:3092:3092) (3173:3173:3173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2341:2341:2341) (2250:2250:2250))
        (PORT clk (3092:3092:3092) (3173:3173:3173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3095:3095:3095) (3177:3177:3177))
        (PORT d[0] (3181:3181:3181) (3099:3099:3099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3096:3096:3096) (3178:3178:3178))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3096:3096:3096) (3178:3178:3178))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3096:3096:3096) (3178:3178:3178))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3096:3096:3096) (3178:3178:3178))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3834:3834:3834) (3693:3693:3693))
        (PORT clk (3019:3019:3019) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5623:5623:5623) (5878:5878:5878))
        (PORT d[1] (5630:5630:5630) (5896:5896:5896))
        (PORT d[2] (5870:5870:5870) (6107:6107:6107))
        (PORT d[3] (5061:5061:5061) (5263:5263:5263))
        (PORT d[4] (5251:5251:5251) (5498:5498:5498))
        (PORT d[5] (5892:5892:5892) (6142:6142:6142))
        (PORT d[6] (5132:5132:5132) (5338:5338:5338))
        (PORT d[7] (5646:5646:5646) (5934:5934:5934))
        (PORT d[8] (5868:5868:5868) (6123:6123:6123))
        (PORT d[9] (6027:6027:6027) (6328:6328:6328))
        (PORT d[10] (5995:5995:5995) (6259:6259:6259))
        (PORT d[11] (5974:5974:5974) (6273:6273:6273))
        (PORT d[12] (5976:5976:5976) (6270:6270:6270))
        (PORT clk (3015:3015:3015) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (1943:1943:1943))
        (PORT clk (3015:3015:3015) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3087:3087:3087))
        (PORT d[0] (4095:4095:4095) (3833:3833:3833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2244:2244:2244) (2188:2188:2188))
        (PORT datab (1843:1843:1843) (1699:1699:1699))
        (PORT datac (1535:1535:1535) (1525:1525:1525))
        (PORT datad (1603:1603:1603) (1537:1537:1537))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (3011:3011:3011))
        (PORT clk (3072:3072:3072) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (3040:3040:3040))
        (PORT d[1] (2867:2867:2867) (2926:2926:2926))
        (PORT d[2] (3014:3014:3014) (2990:2990:2990))
        (PORT d[3] (3155:3155:3155) (3182:3182:3182))
        (PORT d[4] (3078:3078:3078) (3099:3099:3099))
        (PORT d[5] (3151:3151:3151) (3167:3167:3167))
        (PORT d[6] (3208:3208:3208) (3260:3260:3260))
        (PORT d[7] (3049:3049:3049) (3046:3046:3046))
        (PORT d[8] (3349:3349:3349) (3327:3327:3327))
        (PORT d[9] (2228:2228:2228) (2275:2275:2275))
        (PORT d[10] (4622:4622:4622) (4668:4668:4668))
        (PORT d[11] (3476:3476:3476) (3490:3490:3490))
        (PORT d[12] (2313:2313:2313) (2399:2399:2399))
        (PORT clk (3069:3069:3069) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2568:2568:2568))
        (PORT clk (3069:3069:3069) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3159:3159:3159))
        (PORT d[0] (3157:3157:3157) (3074:3074:3074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3160:3160:3160))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3160:3160:3160))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3160:3160:3160))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3160:3160:3160))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2198:2198:2198))
        (PORT clk (2993:2993:2993) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5655:5655:5655) (5909:5909:5909))
        (PORT d[1] (5673:5673:5673) (5927:5927:5927))
        (PORT d[2] (5902:5902:5902) (6138:6138:6138))
        (PORT d[3] (5113:5113:5113) (5308:5308:5308))
        (PORT d[4] (5262:5262:5262) (5509:5509:5509))
        (PORT d[5] (5931:5931:5931) (6180:6180:6180))
        (PORT d[6] (5138:5138:5138) (5345:5345:5345))
        (PORT d[7] (5306:5306:5306) (5593:5593:5593))
        (PORT d[8] (5614:5614:5614) (5883:5883:5883))
        (PORT d[9] (5738:5738:5738) (6048:6048:6048))
        (PORT d[10] (5649:5649:5649) (5919:5919:5919))
        (PORT d[11] (5888:5888:5888) (6142:6142:6142))
        (PORT d[12] (5991:5991:5991) (6287:6287:6287))
        (PORT clk (2989:2989:2989) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2339:2339:2339))
        (PORT clk (2989:2989:2989) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3060:3060:3060))
        (PORT d[0] (4265:4265:4265) (4232:4232:4232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2241:2241:2241) (2185:2185:2185))
        (PORT datab (2142:2142:2142) (2037:2037:2037))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (2009:2009:2009) (1964:1964:1964))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[10\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (1759:1759:1759))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3144:3144:3144) (3063:3063:3063))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1654:1654:1654) (1611:1611:1611))
        (PORT sload (3443:3443:3443) (3729:3729:3729))
        (PORT ena (2372:2372:2372) (2329:2329:2329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1767:1767:1767))
        (PORT asdata (1067:1067:1067) (1043:1043:1043))
        (PORT ena (2519:2519:2519) (2316:2316:2316))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1757:1757:1757))
        (PORT asdata (1052:1052:1052) (1035:1035:1035))
        (PORT ena (2385:2385:2385) (2225:2225:2225))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1736:1736:1736))
        (PORT asdata (1068:1068:1068) (1044:1044:1044))
        (PORT ena (2474:2474:2474) (2326:2326:2326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (902:902:902) (860:860:860))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1737:1737:1737))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2845:2845:2845) (2703:2703:2703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1578:1578:1578))
        (PORT datab (722:722:722) (702:702:702))
        (PORT datac (1024:1024:1024) (1025:1025:1025))
        (PORT datad (1355:1355:1355) (1331:1331:1331))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1058:1058:1058))
        (PORT datab (708:708:708) (690:690:690))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (947:947:947) (893:893:893))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2350:2350:2350) (2197:2197:2197))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1821:1821:1821))
        (PORT asdata (1290:1290:1290) (1222:1222:1222))
        (PORT ena (1568:1568:1568) (1468:1468:1468))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (687:687:687) (665:665:665))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1783:1783:1783))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2425:2425:2425) (2276:2276:2276))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1770:1770:1770))
        (PORT asdata (757:757:757) (743:743:743))
        (PORT ena (2220:2220:2220) (2114:2114:2114))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1088:1088:1088))
        (PORT datab (1109:1109:1109) (1107:1107:1107))
        (PORT datac (957:957:957) (936:936:936))
        (PORT datad (1076:1076:1076) (1072:1072:1072))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (653:653:653) (643:643:643))
        (PORT datac (1069:1069:1069) (1074:1074:1074))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1016:1016:1016))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (371:371:371) (350:350:350))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1141:1141:1141))
        (PORT datac (1425:1425:1425) (1338:1338:1338))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (740:740:740) (753:753:753))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2294:2294:2294))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1633:1633:1633) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (398:398:398) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1783:1783:1783))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1090:1090:1090) (1057:1057:1057))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1845:1845:1845))
        (PORT asdata (1060:1060:1060) (1038:1038:1038))
        (PORT ena (1836:1836:1836) (1714:1714:1714))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1810:1810:1810))
        (PORT asdata (1060:1060:1060) (1038:1038:1038))
        (PORT ena (1300:1300:1300) (1225:1225:1225))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1766:1766:1766))
        (PORT asdata (1046:1046:1046) (1020:1020:1020))
        (PORT ena (2080:2080:2080) (1950:1950:1950))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (469:469:469))
        (PORT datab (549:549:549) (585:585:585))
        (PORT datad (523:523:523) (571:571:571))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (736:736:736))
        (PORT datab (963:963:963) (961:961:961))
        (PORT datad (384:384:384) (366:366:366))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (704:704:704) (681:681:681))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2350:2350:2350) (2197:2197:2197))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1754:1754:1754))
        (PORT asdata (756:756:756) (743:743:743))
        (PORT ena (1262:1262:1262) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1748:1748:1748))
        (PORT asdata (777:777:777) (772:772:772))
        (PORT ena (1106:1106:1106) (1071:1071:1071))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1806:1806:1806))
        (PORT asdata (1047:1047:1047) (1020:1020:1020))
        (PORT ena (2168:2168:2168) (2049:2049:2049))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1346:1346:1346))
        (PORT datab (937:937:937) (920:920:920))
        (PORT datac (1039:1039:1039) (1024:1024:1024))
        (PORT datad (1014:1014:1014) (1000:1000:1000))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1111:1111:1111))
        (PORT datab (1174:1174:1174) (1120:1120:1120))
        (PORT datac (996:996:996) (983:983:983))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (684:684:684))
        (PORT datab (391:391:391) (375:375:375))
        (PORT datad (657:657:657) (612:612:612))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1142:1142:1142))
        (PORT datac (680:680:680) (652:652:652))
        (PORT datad (1293:1293:1293) (1249:1249:1249))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1847:1847:1847))
        (PORT asdata (1295:1295:1295) (1239:1239:1239))
        (PORT ena (2350:2350:2350) (2197:2197:2197))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (897:897:897) (847:847:847))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1792:1792:1792))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2162:2162:2162) (2026:2026:2026))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1614:1614:1614))
        (PORT asdata (586:586:586) (614:614:614))
        (PORT ena (2695:2695:2695) (2523:2523:2523))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (727:727:727) (702:702:702))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2107:2107:2107) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1159:1159:1159))
        (PORT datab (1124:1124:1124) (1112:1112:1112))
        (PORT datac (1067:1067:1067) (1071:1071:1071))
        (PORT datad (956:956:956) (914:914:914))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (PORT datab (732:732:732) (737:737:737))
        (PORT datac (1067:1067:1067) (1072:1072:1072))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (926:926:926) (872:872:872))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1879:1879:1879) (1787:1787:1787))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1767:1767:1767))
        (PORT asdata (1272:1272:1272) (1216:1216:1216))
        (PORT ena (2519:2519:2519) (2316:2316:2316))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1736:1736:1736))
        (PORT asdata (1273:1273:1273) (1217:1217:1217))
        (PORT ena (2474:2474:2474) (2326:2326:2326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (925:925:925) (873:873:873))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1737:1737:1737))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2845:2845:2845) (2703:2703:2703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (915:915:915))
        (PORT datab (289:289:289) (362:362:362))
        (PORT datac (1004:1004:1004) (996:996:996))
        (PORT datad (1031:1031:1031) (1023:1023:1023))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (506:506:506))
        (PORT datab (660:660:660) (656:656:656))
        (PORT datac (585:585:585) (528:528:528))
        (PORT datad (1078:1078:1078) (1074:1074:1074))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (1048:1048:1048) (1021:1021:1021))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1419:1419:1419))
        (PORT datab (1221:1221:1221) (1156:1156:1156))
        (PORT datad (228:228:228) (248:248:248))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (660:660:660))
        (PORT datab (953:953:953) (940:940:940))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1031:1031:1031))
        (PORT datab (426:426:426) (396:396:396))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (660:660:660))
        (PORT datab (953:953:953) (940:940:940))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1123:1123:1123))
        (PORT datab (1228:1228:1228) (1148:1148:1148))
        (PORT datac (3142:3142:3142) (3192:3192:3192))
        (PORT datad (372:372:372) (354:354:354))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1031:1031:1031))
        (PORT datab (666:666:666) (670:670:670))
        (PORT datad (1043:1043:1043) (1046:1046:1046))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (408:408:408))
        (PORT datab (643:643:643) (646:646:646))
        (PORT datad (1001:1001:1001) (995:995:995))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (356:356:356))
        (PORT datab (1263:1263:1263) (1231:1231:1231))
        (PORT datac (1042:1042:1042) (1052:1052:1052))
        (PORT datad (987:987:987) (976:976:976))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1073:1073:1073))
        (PORT datab (1070:1070:1070) (1077:1077:1077))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1068:1068:1068))
        (PORT datab (549:549:549) (607:607:607))
        (PORT datac (662:662:662) (629:629:629))
        (PORT datad (635:635:635) (608:608:608))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (364:364:364))
        (PORT datac (506:506:506) (567:567:567))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (684:684:684))
        (PORT datab (1029:1029:1029) (1001:1001:1001))
        (PORT datad (974:974:974) (955:955:955))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (720:720:720))
        (PORT datab (1528:1528:1528) (1459:1459:1459))
        (PORT datac (712:712:712) (726:726:726))
        (PORT datad (967:967:967) (949:949:949))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1230:1230:1230))
        (PORT datab (1048:1048:1048) (1020:1020:1020))
        (PORT datac (1188:1188:1188) (1146:1146:1146))
        (PORT datad (668:668:668) (637:637:637))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (773:773:773))
        (PORT datab (769:769:769) (784:784:784))
        (PORT datad (696:696:696) (697:697:697))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1129:1129:1129))
        (PORT datab (774:774:774) (783:783:783))
        (PORT datac (618:618:618) (608:608:608))
        (PORT datad (704:704:704) (673:673:673))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1048:1048:1048))
        (PORT datab (1232:1232:1232) (1193:1193:1193))
        (PORT datac (559:559:559) (509:509:509))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (1165:1165:1165) (1165:1165:1165))
        (PORT datac (207:207:207) (234:234:234))
        (PORT datad (1203:1203:1203) (1159:1159:1159))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (706:706:706))
        (PORT datab (961:961:961) (901:901:901))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (700:700:700))
        (PORT datab (719:719:719) (681:681:681))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (749:749:749))
        (PORT datab (719:719:719) (706:706:706))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (715:715:715))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1517:1517:1517) (1453:1453:1453))
        (PORT datad (645:645:645) (615:615:615))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1129:1129:1129))
        (PORT datab (1698:1698:1698) (1586:1586:1586))
        (PORT datac (377:377:377) (357:357:357))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1849:1849:1849))
        (PORT asdata (1088:1088:1088) (1072:1072:1072))
        (PORT ena (1830:1830:1830) (1754:1754:1754))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1062:1062:1062) (1067:1067:1067))
        (PORT datad (963:963:963) (941:941:941))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|DR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1984:1984:1984))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1231:1231:1231))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1569:1569:1569))
        (PORT datab (1380:1380:1380) (1362:1362:1362))
        (PORT datac (1334:1334:1334) (1328:1328:1328))
        (PORT datad (1271:1271:1271) (1221:1221:1221))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1687:1687:1687))
        (PORT asdata (971:971:971) (931:931:931))
        (PORT ena (2207:2207:2207) (2097:2097:2097))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (995:995:995))
        (PORT datab (1033:1033:1033) (998:998:998))
        (PORT datac (763:763:763) (791:791:791))
        (PORT datad (804:804:804) (822:822:822))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (PORT datab (1036:1036:1036) (1030:1030:1030))
        (PORT datad (669:669:669) (640:640:640))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1205:1205:1205))
        (PORT datab (1218:1218:1218) (1178:1178:1178))
        (PORT datac (829:829:829) (863:863:863))
        (PORT datad (796:796:796) (823:823:823))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (1921:1921:1921) (1869:1869:1869))
        (PORT datac (1037:1037:1037) (1027:1027:1027))
        (PORT datad (597:597:597) (545:545:545))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (422:422:422))
        (PORT datab (1601:1601:1601) (1536:1536:1536))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1610:1610:1610) (1543:1543:1543))
        (PORT datad (672:672:672) (648:648:648))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (2796:2796:2796))
        (PORT clk (3013:3013:3013) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3974:3974:3974) (4005:4005:4005))
        (PORT d[1] (3108:3108:3108) (3130:3130:3130))
        (PORT d[2] (3111:3111:3111) (3149:3149:3149))
        (PORT d[3] (3211:3211:3211) (3280:3280:3280))
        (PORT d[4] (3125:3125:3125) (3143:3143:3143))
        (PORT d[5] (2191:2191:2191) (2239:2239:2239))
        (PORT d[6] (2778:2778:2778) (2780:2780:2780))
        (PORT d[7] (3636:3636:3636) (3609:3609:3609))
        (PORT d[8] (3438:3438:3438) (3482:3482:3482))
        (PORT d[9] (2206:2206:2206) (2265:2265:2265))
        (PORT d[10] (4202:4202:4202) (4239:4239:4239))
        (PORT d[11] (3131:3131:3131) (3133:3133:3133))
        (PORT d[12] (3562:3562:3562) (3596:3596:3596))
        (PORT clk (3010:3010:3010) (3150:3150:3150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2050:2050:2050))
        (PORT clk (3010:3010:3010) (3150:3150:3150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3013:3013:3013) (3154:3154:3154))
        (PORT d[0] (2935:2935:2935) (2889:2889:2889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3155:3155:3155))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3155:3155:3155))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3155:3155:3155))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3155:3155:3155))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6426:6426:6426) (6264:6264:6264))
        (PORT clk (2948:2948:2948) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6185:6185:6185) (6370:6370:6370))
        (PORT d[1] (5618:5618:5618) (5879:5879:5879))
        (PORT d[2] (5182:5182:5182) (5402:5402:5402))
        (PORT d[3] (6255:6255:6255) (6449:6449:6449))
        (PORT d[4] (4608:4608:4608) (4863:4863:4863))
        (PORT d[5] (4579:4579:4579) (4836:4836:4836))
        (PORT d[6] (5339:5339:5339) (5613:5613:5613))
        (PORT d[7] (4565:4565:4565) (4819:4819:4819))
        (PORT d[8] (6121:6121:6121) (6310:6310:6310))
        (PORT d[9] (6238:6238:6238) (6461:6461:6461))
        (PORT d[10] (7280:7280:7280) (7523:7523:7523))
        (PORT d[11] (5326:5326:5326) (5588:5588:5588))
        (PORT d[12] (4595:4595:4595) (4846:4846:4846))
        (PORT clk (2944:2944:2944) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2138:2138:2138) (2013:2013:2013))
        (PORT clk (2944:2944:2944) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2948:2948:2948) (3028:3028:3028))
        (PORT d[0] (5128:5128:5128) (4799:4799:4799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2949:2949:2949) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2949:2949:2949) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2949:2949:2949) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2949:2949:2949) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2204:2204:2204))
        (PORT clk (3104:3104:3104) (3188:3188:3188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3980:3980:3980) (4055:4055:4055))
        (PORT d[1] (3635:3635:3635) (3747:3747:3747))
        (PORT d[2] (3720:3720:3720) (3759:3759:3759))
        (PORT d[3] (3616:3616:3616) (3706:3706:3706))
        (PORT d[4] (2668:2668:2668) (2661:2661:2661))
        (PORT d[5] (2613:2613:2613) (2666:2666:2666))
        (PORT d[6] (3144:3144:3144) (3163:3163:3163))
        (PORT d[7] (3803:3803:3803) (3833:3833:3833))
        (PORT d[8] (2871:2871:2871) (2919:2919:2919))
        (PORT d[9] (2868:2868:2868) (2930:2930:2930))
        (PORT d[10] (2792:2792:2792) (2807:2807:2807))
        (PORT d[11] (3840:3840:3840) (3840:3840:3840))
        (PORT d[12] (2898:2898:2898) (2954:2954:2954))
        (PORT clk (3101:3101:3101) (3184:3184:3184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2397:2397:2397))
        (PORT clk (3101:3101:3101) (3184:3184:3184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3104:3104:3104) (3188:3188:3188))
        (PORT d[0] (3142:3142:3142) (3068:3068:3068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3105:3105:3105) (3189:3189:3189))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3105:3105:3105) (3189:3189:3189))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3105:3105:3105) (3189:3189:3189))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3105:3105:3105) (3189:3189:3189))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4765:4765:4765) (4657:4657:4657))
        (PORT clk (3090:3090:3090) (3126:3126:3126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4785:4785:4785) (4963:4963:4963))
        (PORT d[1] (4201:4201:4201) (4434:4434:4434))
        (PORT d[2] (5575:5575:5575) (5789:5789:5789))
        (PORT d[3] (4111:4111:4111) (4303:4303:4303))
        (PORT d[4] (4225:4225:4225) (4452:4452:4452))
        (PORT d[5] (4196:4196:4196) (4415:4415:4415))
        (PORT d[6] (5452:5452:5452) (5618:5618:5618))
        (PORT d[7] (4166:4166:4166) (4388:4388:4388))
        (PORT d[8] (7786:7786:7786) (7936:7936:7936))
        (PORT d[9] (4553:4553:4553) (4768:4768:4768))
        (PORT d[10] (4837:4837:4837) (5070:5070:5070))
        (PORT d[11] (4573:4573:4573) (4818:4818:4818))
        (PORT d[12] (5196:5196:5196) (5420:5420:5420))
        (PORT clk (3086:3086:3086) (3122:3122:3122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2223:2223:2223))
        (PORT clk (3086:3086:3086) (3122:3122:3122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3126:3126:3126))
        (PORT d[0] (4952:4952:4952) (4773:4773:4773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3127:3127:3127))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3127:3127:3127))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3127:3127:3127))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3127:3127:3127))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3104:3104:3104))
        (PORT clk (3045:3045:3045) (3175:3175:3175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3362:3362:3362))
        (PORT d[1] (3190:3190:3190) (3246:3246:3246))
        (PORT d[2] (3692:3692:3692) (3666:3666:3666))
        (PORT d[3] (3539:3539:3539) (3590:3590:3590))
        (PORT d[4] (3385:3385:3385) (3393:3393:3393))
        (PORT d[5] (2174:2174:2174) (2212:2212:2212))
        (PORT d[6] (2509:2509:2509) (2526:2526:2526))
        (PORT d[7] (3677:3677:3677) (3648:3648:3648))
        (PORT d[8] (3271:3271:3271) (3332:3332:3332))
        (PORT d[9] (2735:2735:2735) (2757:2757:2757))
        (PORT d[10] (3795:3795:3795) (3769:3769:3769))
        (PORT d[11] (3171:3171:3171) (3174:3174:3174))
        (PORT d[12] (2586:2586:2586) (2643:2643:2643))
        (PORT clk (3042:3042:3042) (3171:3171:3171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2222:2222:2222))
        (PORT clk (3042:3042:3042) (3171:3171:3171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (3175:3175:3175))
        (PORT d[0] (3208:3208:3208) (3151:3151:3151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3176:3176:3176))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3176:3176:3176))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3176:3176:3176))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3176:3176:3176))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6100:6100:6100) (5951:5951:5951))
        (PORT clk (2907:2907:2907) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6479:6479:6479) (6650:6650:6650))
        (PORT d[1] (5652:5652:5652) (5913:5913:5913))
        (PORT d[2] (4843:4843:4843) (5075:5075:5075))
        (PORT d[3] (6254:6254:6254) (6452:6452:6452))
        (PORT d[4] (4588:4588:4588) (4843:4843:4843))
        (PORT d[5] (4570:4570:4570) (4827:4827:4827))
        (PORT d[6] (5648:5648:5648) (5909:5909:5909))
        (PORT d[7] (4546:4546:4546) (4799:4799:4799))
        (PORT d[8] (6462:6462:6462) (6641:6641:6641))
        (PORT d[9] (6278:6278:6278) (6500:6500:6500))
        (PORT d[10] (7644:7644:7644) (7867:7867:7867))
        (PORT d[11] (4612:4612:4612) (4862:4862:4862))
        (PORT d[12] (4593:4593:4593) (4844:4844:4844))
        (PORT clk (2903:2903:2903) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (1944:1944:1944))
        (PORT clk (2903:2903:2903) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2907:2907:2907) (2985:2985:2985))
        (PORT d[0] (4502:4502:4502) (4298:4298:4298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2908:2908:2908) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2908:2908:2908) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2908:2908:2908) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2908:2908:2908) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3089:3089:3089))
        (PORT clk (3006:3006:3006) (3148:3148:3148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3398:3398:3398))
        (PORT d[1] (2887:2887:2887) (2958:2958:2958))
        (PORT d[2] (3412:3412:3412) (3431:3431:3431))
        (PORT d[3] (3262:3262:3262) (3331:3331:3331))
        (PORT d[4] (3411:3411:3411) (3417:3417:3417))
        (PORT d[5] (3633:3633:3633) (3665:3665:3665))
        (PORT d[6] (2766:2766:2766) (2769:2769:2769))
        (PORT d[7] (3334:3334:3334) (3338:3338:3338))
        (PORT d[8] (3491:3491:3491) (3529:3529:3529))
        (PORT d[9] (2720:2720:2720) (2741:2741:2741))
        (PORT d[10] (4228:4228:4228) (4264:4264:4264))
        (PORT d[11] (3138:3138:3138) (3142:3142:3142))
        (PORT d[12] (2268:2268:2268) (2351:2351:2351))
        (PORT clk (3003:3003:3003) (3144:3144:3144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2373:2373:2373))
        (PORT clk (3003:3003:3003) (3144:3144:3144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3006:3006:3006) (3148:3148:3148))
        (PORT d[0] (3208:3208:3208) (3152:3152:3152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3149:3149:3149))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3149:3149:3149))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3149:3149:3149))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3149:3149:3149))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6108:6108:6108) (5962:5962:5962))
        (PORT clk (2898:2898:2898) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6174:6174:6174) (6359:6359:6359))
        (PORT d[1] (5626:5626:5626) (5888:5888:5888))
        (PORT d[2] (4514:4514:4514) (4765:4765:4765))
        (PORT d[3] (6296:6296:6296) (6492:6492:6492))
        (PORT d[4] (4576:4576:4576) (4832:4832:4832))
        (PORT d[5] (4564:4564:4564) (4816:4816:4816))
        (PORT d[6] (5340:5340:5340) (5613:5613:5613))
        (PORT d[7] (4556:4556:4556) (4809:4809:4809))
        (PORT d[8] (6420:6420:6420) (6600:6600:6600))
        (PORT d[9] (6245:6245:6245) (6468:6468:6468))
        (PORT d[10] (7287:7287:7287) (7532:7532:7532))
        (PORT d[11] (4931:4931:4931) (5212:5212:5212))
        (PORT d[12] (4569:4569:4569) (4821:4821:4821))
        (PORT clk (2894:2894:2894) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (1934:1934:1934))
        (PORT clk (2894:2894:2894) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2981:2981:2981))
        (PORT d[0] (4820:4820:4820) (4486:4486:4486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1684:1684:1684) (1679:1679:1679))
        (PORT datab (1950:1950:1950) (1804:1804:1804))
        (PORT datac (1588:1588:1588) (1532:1532:1532))
        (PORT datad (1604:1604:1604) (1526:1526:1526))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1951:1951:1951) (1855:1855:1855))
        (PORT datab (2310:2310:2310) (2287:2287:2287))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (1618:1618:1618) (1620:1620:1620))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1484:1484:1484))
        (PORT clk (3018:3018:3018) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (3986:3986:3986))
        (PORT d[1] (3127:3127:3127) (3168:3168:3168))
        (PORT d[2] (3415:3415:3415) (3417:3417:3417))
        (PORT d[3] (3090:3090:3090) (3085:3085:3085))
        (PORT d[4] (2945:2945:2945) (2899:2899:2899))
        (PORT d[5] (2455:2455:2455) (2478:2478:2478))
        (PORT d[6] (3051:3051:3051) (3009:3009:3009))
        (PORT d[7] (3701:3701:3701) (3676:3676:3676))
        (PORT d[8] (3032:3032:3032) (3013:3013:3013))
        (PORT d[9] (2333:2333:2333) (2326:2326:2326))
        (PORT d[10] (4371:4371:4371) (4314:4314:4314))
        (PORT d[11] (3455:3455:3455) (3470:3470:3470))
        (PORT d[12] (1865:1865:1865) (1903:1903:1903))
        (PORT clk (3015:3015:3015) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2122:2122:2122))
        (PORT clk (3015:3015:3015) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3135:3135:3135))
        (PORT d[0] (2652:2652:2652) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3371:3371:3371))
        (PORT clk (2965:2965:2965) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6711:6711:6711) (6948:6948:6948))
        (PORT d[1] (4947:4947:4947) (5209:5209:5209))
        (PORT d[2] (4838:4838:4838) (5041:5041:5041))
        (PORT d[3] (5380:5380:5380) (5628:5628:5628))
        (PORT d[4] (4826:4826:4826) (5046:5046:5046))
        (PORT d[5] (4898:4898:4898) (5169:5169:5169))
        (PORT d[6] (6454:6454:6454) (6620:6620:6620))
        (PORT d[7] (4848:4848:4848) (5076:5076:5076))
        (PORT d[8] (7242:7242:7242) (7455:7455:7455))
        (PORT d[9] (6378:6378:6378) (6648:6648:6648))
        (PORT d[10] (7699:7699:7699) (7929:7929:7929))
        (PORT d[11] (6312:6312:6312) (6578:6578:6578))
        (PORT d[12] (5275:5275:5275) (5532:5532:5532))
        (PORT clk (2961:2961:2961) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (1927:1927:1927))
        (PORT clk (2961:2961:2961) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (3033:3033:3033))
        (PORT d[0] (2515:2515:2515) (2334:2334:2334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3034:3034:3034))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3034:3034:3034))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3034:3034:3034))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3034:3034:3034))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2201:2201:2201))
        (PORT clk (3135:3135:3135) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3249:3249:3249))
        (PORT d[1] (3523:3523:3523) (3596:3596:3596))
        (PORT d[2] (3938:3938:3938) (4026:4026:4026))
        (PORT d[3] (3072:3072:3072) (3094:3094:3094))
        (PORT d[4] (2984:2984:2984) (2946:2946:2946))
        (PORT d[5] (4203:4203:4203) (4117:4117:4117))
        (PORT d[6] (3559:3559:3559) (3591:3591:3591))
        (PORT d[7] (3110:3110:3110) (3127:3127:3127))
        (PORT d[8] (2780:2780:2780) (2798:2798:2798))
        (PORT d[9] (2355:2355:2355) (2335:2335:2335))
        (PORT d[10] (3076:3076:3076) (3064:3064:3064))
        (PORT d[11] (3430:3430:3430) (3415:3415:3415))
        (PORT d[12] (2638:2638:2638) (2713:2713:2713))
        (PORT clk (3132:3132:3132) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2336:2336:2336))
        (PORT clk (3132:3132:3132) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3135:3135:3135) (3233:3233:3233))
        (PORT d[0] (3261:3261:3261) (3215:3215:3215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3136:3136:3136) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3136:3136:3136) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3136:3136:3136) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3136:3136:3136) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3894:3894:3894) (3811:3811:3811))
        (PORT clk (3059:3059:3059) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4866:4866:4866) (5073:5073:5073))
        (PORT d[1] (3458:3458:3458) (3651:3651:3651))
        (PORT d[2] (4065:4065:4065) (4247:4247:4247))
        (PORT d[3] (6548:6548:6548) (6739:6739:6739))
        (PORT d[4] (5200:5200:5200) (5399:5399:5399))
        (PORT d[5] (4118:4118:4118) (4336:4336:4336))
        (PORT d[6] (3859:3859:3859) (4076:4076:4076))
        (PORT d[7] (4444:4444:4444) (4654:4654:4654))
        (PORT d[8] (4089:4089:4089) (4285:4285:4285))
        (PORT d[9] (4112:4112:4112) (4315:4315:4315))
        (PORT d[10] (4297:4297:4297) (4459:4459:4459))
        (PORT d[11] (6202:6202:6202) (6422:6422:6422))
        (PORT d[12] (6628:6628:6628) (6844:6844:6844))
        (PORT clk (3055:3055:3055) (3092:3092:3092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2238:2238:2238))
        (PORT clk (3055:3055:3055) (3092:3092:3092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3059:3059:3059) (3096:3096:3096))
        (PORT d[0] (3270:3270:3270) (3244:3244:3244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3060:3060:3060) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3060:3060:3060) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3060:3060:3060) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3060:3060:3060) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3424:3424:3424))
        (PORT clk (3127:3127:3127) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (3739:3739:3739))
        (PORT d[1] (3178:3178:3178) (3230:3230:3230))
        (PORT d[2] (3119:3119:3119) (3160:3160:3160))
        (PORT d[3] (3554:3554:3554) (3640:3640:3640))
        (PORT d[4] (3362:3362:3362) (3343:3343:3343))
        (PORT d[5] (2913:2913:2913) (2958:2958:2958))
        (PORT d[6] (2531:2531:2531) (2541:2541:2541))
        (PORT d[7] (3111:3111:3111) (3141:3141:3141))
        (PORT d[8] (3424:3424:3424) (3464:3464:3464))
        (PORT d[9] (2884:2884:2884) (2953:2953:2953))
        (PORT d[10] (3922:3922:3922) (3846:3846:3846))
        (PORT d[11] (3827:3827:3827) (3806:3806:3806))
        (PORT d[12] (2271:2271:2271) (2311:2311:2311))
        (PORT clk (3124:3124:3124) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2404:2404:2404))
        (PORT clk (3124:3124:3124) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3127:3127:3127) (3225:3225:3225))
        (PORT d[0] (3120:3120:3120) (3028:3028:3028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5690:5690:5690) (5531:5531:5531))
        (PORT clk (2993:2993:2993) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6826:6826:6826) (6989:6989:6989))
        (PORT d[1] (4827:4827:4827) (5036:5036:5036))
        (PORT d[2] (4891:4891:4891) (5142:5142:5142))
        (PORT d[3] (6925:6925:6925) (7097:7097:7097))
        (PORT d[4] (4952:4952:4952) (5202:5202:5202))
        (PORT d[5] (4624:4624:4624) (4881:4881:4881))
        (PORT d[6] (4774:4774:4774) (4964:4964:4964))
        (PORT d[7] (4231:4231:4231) (4459:4459:4459))
        (PORT d[8] (7173:7173:7173) (7356:7356:7356))
        (PORT d[9] (5225:5225:5225) (5464:5464:5464))
        (PORT d[10] (7974:7974:7974) (8197:8197:8197))
        (PORT d[11] (4544:4544:4544) (4800:4800:4800))
        (PORT d[12] (4523:4523:4523) (4773:4773:4773))
        (PORT clk (2989:2989:2989) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2131:2131:2131))
        (PORT clk (2989:2989:2989) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3060:3060:3060))
        (PORT d[0] (4789:4789:4789) (4455:4455:4455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3113:3113:3113))
        (PORT clk (2991:2991:2991) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3315:3315:3315) (3393:3393:3393))
        (PORT d[1] (2839:2839:2839) (2902:2902:2902))
        (PORT d[2] (3418:3418:3418) (3427:3427:3427))
        (PORT d[3] (3533:3533:3533) (3587:3587:3587))
        (PORT d[4] (3414:3414:3414) (3419:3419:3419))
        (PORT d[5] (3300:3300:3300) (3339:3339:3339))
        (PORT d[6] (2467:2467:2467) (2485:2485:2485))
        (PORT d[7] (3935:3935:3935) (3889:3889:3889))
        (PORT d[8] (3480:3480:3480) (3519:3519:3519))
        (PORT d[9] (2776:2776:2776) (2799:2799:2799))
        (PORT d[10] (3462:3462:3462) (3459:3459:3459))
        (PORT d[11] (3502:3502:3502) (3497:3497:3497))
        (PORT d[12] (2243:2243:2243) (2310:2310:2310))
        (PORT clk (2988:2988:2988) (3141:3141:3141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (1903:1903:1903))
        (PORT clk (2988:2988:2988) (3141:3141:3141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3145:3145:3145))
        (PORT d[0] (3111:3111:3111) (3030:3030:3030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3146:3146:3146))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3146:3146:3146))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3146:3146:3146))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3146:3146:3146))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6025:6025:6025) (5854:5854:5854))
        (PORT clk (2895:2895:2895) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6505:6505:6505) (6678:6678:6678))
        (PORT d[1] (5958:5958:5958) (6206:6206:6206))
        (PORT d[2] (4838:4838:4838) (5072:5072:5072))
        (PORT d[3] (6626:6626:6626) (6809:6809:6809))
        (PORT d[4] (4622:4622:4622) (4887:4887:4887))
        (PORT d[5] (4536:4536:4536) (4790:4790:4790))
        (PORT d[6] (5668:5668:5668) (5929:5929:5929))
        (PORT d[7] (4540:4540:4540) (4793:4793:4793))
        (PORT d[8] (6471:6471:6471) (6651:6651:6651))
        (PORT d[9] (4858:4858:4858) (5099:5099:5099))
        (PORT d[10] (7625:7625:7625) (7859:7859:7859))
        (PORT d[11] (5247:5247:5247) (5513:5513:5513))
        (PORT d[12] (4833:4833:4833) (5063:5063:5063))
        (PORT clk (2891:2891:2891) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2052:2052:2052))
        (PORT clk (2891:2891:2891) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2979:2979:2979))
        (PORT d[0] (5041:5041:5041) (4785:4785:4785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2896:2896:2896) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2896:2896:2896) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2896:2896:2896) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2896:2896:2896) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1681:1681:1681) (1675:1675:1675))
        (PORT datab (1952:1952:1952) (1806:1806:1806))
        (PORT datac (2022:2022:2022) (1943:1943:1943))
        (PORT datad (1584:1584:1584) (1520:1520:1520))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1363:1363:1363))
        (PORT datab (1953:1953:1953) (1807:1807:1807))
        (PORT datac (1974:1974:1974) (1941:1941:1941))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1856:1856:1856) (1703:1703:1703))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3068:3068:3068) (2994:2994:2994))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2195:2195:2195) (2009:2009:2009))
        (PORT sload (4048:4048:4048) (4372:4372:4372))
        (PORT ena (2509:2509:2509) (2508:2508:2508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (991:991:991))
        (PORT datab (591:591:591) (546:546:546))
        (PORT datac (1179:1179:1179) (1140:1140:1140))
        (PORT datad (603:603:603) (552:552:552))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (994:994:994))
        (PORT datab (1284:1284:1284) (1201:1201:1201))
        (PORT datac (1917:1917:1917) (1887:1887:1887))
        (PORT datad (667:667:667) (636:636:636))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (569:569:569))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (1919:1919:1919) (1889:1889:1889))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2400:2400:2400) (2419:2419:2419))
        (PORT datab (966:966:966) (881:881:881))
        (PORT datac (1489:1489:1489) (1397:1397:1397))
        (PORT datad (379:379:379) (357:357:357))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1109:1109:1109))
        (PORT datab (1230:1230:1230) (1162:1162:1162))
        (PORT datac (1489:1489:1489) (1396:1396:1396))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2708:2708:2708))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3215:3215:3215) (3110:3110:3110))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1800:1800:1800))
        (PORT clk (3071:3071:3071) (3187:3187:3187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2619:2619:2619))
        (PORT d[1] (3953:3953:3953) (4037:4037:4037))
        (PORT d[2] (2952:2952:2952) (2970:2970:2970))
        (PORT d[3] (3783:3783:3783) (3812:3812:3812))
        (PORT d[4] (2661:2661:2661) (2642:2642:2642))
        (PORT d[5] (2949:2949:2949) (2872:2872:2872))
        (PORT d[6] (3563:3563:3563) (3626:3626:3626))
        (PORT d[7] (3861:3861:3861) (3805:3805:3805))
        (PORT d[8] (3230:3230:3230) (3289:3289:3289))
        (PORT d[9] (2487:2487:2487) (2406:2406:2406))
        (PORT d[10] (3176:3176:3176) (3099:3099:3099))
        (PORT d[11] (3382:3382:3382) (3333:3333:3333))
        (PORT d[12] (2930:2930:2930) (2983:2983:2983))
        (PORT clk (3068:3068:3068) (3183:3183:3183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (1830:1830:1830))
        (PORT clk (3068:3068:3068) (3183:3183:3183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3187:3187:3187))
        (PORT d[0] (2798:2798:2798) (2688:2688:2688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3188:3188:3188))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3188:3188:3188))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3188:3188:3188))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3188:3188:3188))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4075:4075:4075) (3945:3945:3945))
        (PORT clk (2897:2897:2897) (2988:2988:2988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3292:3292:3292))
        (PORT d[1] (3441:3441:3441) (3610:3610:3610))
        (PORT d[2] (4105:4105:4105) (4272:4272:4272))
        (PORT d[3] (3401:3401:3401) (3564:3564:3564))
        (PORT d[4] (3071:3071:3071) (3236:3236:3236))
        (PORT d[5] (3749:3749:3749) (3951:3951:3951))
        (PORT d[6] (3945:3945:3945) (4104:4104:4104))
        (PORT d[7] (3723:3723:3723) (3902:3902:3902))
        (PORT d[8] (4429:4429:4429) (4594:4594:4594))
        (PORT d[9] (3424:3424:3424) (3598:3598:3598))
        (PORT d[10] (5616:5616:5616) (5840:5840:5840))
        (PORT d[11] (3667:3667:3667) (3827:3827:3827))
        (PORT d[12] (3651:3651:3651) (3811:3811:3811))
        (PORT clk (2893:2893:2893) (2984:2984:2984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (1931:1931:1931))
        (PORT clk (2893:2893:2893) (2984:2984:2984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2988:2988:2988))
        (PORT d[0] (4340:4340:4340) (4060:4060:4060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (2918:2918:2918))
        (PORT clk (2955:2955:2955) (3198:3198:3198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3466:3466:3466))
        (PORT d[1] (3412:3412:3412) (3446:3446:3446))
        (PORT d[2] (3396:3396:3396) (3400:3400:3400))
        (PORT d[3] (3384:3384:3384) (3367:3367:3367))
        (PORT d[4] (2709:2709:2709) (2714:2714:2714))
        (PORT d[5] (2475:2475:2475) (2503:2503:2503))
        (PORT d[6] (3076:3076:3076) (3032:3032:3032))
        (PORT d[7] (3385:3385:3385) (3379:3379:3379))
        (PORT d[8] (3649:3649:3649) (3604:3604:3604))
        (PORT d[9] (2638:2638:2638) (2615:2615:2615))
        (PORT d[10] (4032:4032:4032) (3990:3990:3990))
        (PORT d[11] (3798:3798:3798) (3791:3791:3791))
        (PORT d[12] (1561:1561:1561) (1614:1614:1614))
        (PORT clk (2952:2952:2952) (3194:3194:3194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (1826:1826:1826))
        (PORT clk (2952:2952:2952) (3194:3194:3194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (3198:3198:3198))
        (PORT d[0] (2726:2726:2726) (2615:2615:2615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3199:3199:3199))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3199:3199:3199))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3199:3199:3199))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3199:3199:3199))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5980:5980:5980) (5857:5857:5857))
        (PORT clk (2992:2992:2992) (3059:3059:3059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6711:6711:6711) (6948:6948:6948))
        (PORT d[1] (4978:4978:4978) (5252:5252:5252))
        (PORT d[2] (4845:4845:4845) (5048:5048:5048))
        (PORT d[3] (5355:5355:5355) (5615:5615:5615))
        (PORT d[4] (5116:5116:5116) (5329:5329:5329))
        (PORT d[5] (5240:5240:5240) (5499:5499:5499))
        (PORT d[6] (6769:6769:6769) (6924:6924:6924))
        (PORT d[7] (4828:4828:4828) (5060:5060:5060))
        (PORT d[8] (7558:7558:7558) (7763:7763:7763))
        (PORT d[9] (6748:6748:6748) (7020:7020:7020))
        (PORT d[10] (4776:4776:4776) (4970:4970:4970))
        (PORT d[11] (6699:6699:6699) (6950:6950:6950))
        (PORT d[12] (5242:5242:5242) (5499:5499:5499))
        (PORT clk (2988:2988:2988) (3055:3055:3055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (1926:1926:1926))
        (PORT clk (2988:2988:2988) (3055:3055:3055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3059:3059:3059))
        (PORT d[0] (2831:2831:2831) (2633:2633:2633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3060:3060:3060))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3060:3060:3060))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3060:3060:3060))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3060:3060:3060))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2867:2867:2867))
        (PORT clk (3016:3016:3016) (3125:3125:3125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3149:3149:3149) (3139:3139:3139))
        (PORT d[1] (2912:2912:2912) (2988:2988:2988))
        (PORT d[2] (3747:3747:3747) (3745:3745:3745))
        (PORT d[3] (3432:3432:3432) (3415:3415:3415))
        (PORT d[4] (2625:2625:2625) (2593:2593:2593))
        (PORT d[5] (2769:2769:2769) (2784:2784:2784))
        (PORT d[6] (2716:2716:2716) (2685:2685:2685))
        (PORT d[7] (3071:3071:3071) (3077:3077:3077))
        (PORT d[8] (3654:3654:3654) (3612:3612:3612))
        (PORT d[9] (2929:2929:2929) (2890:2890:2890))
        (PORT d[10] (4609:4609:4609) (4525:4525:4525))
        (PORT d[11] (3484:3484:3484) (3495:3495:3495))
        (PORT d[12] (1538:1538:1538) (1590:1590:1590))
        (PORT clk (3013:3013:3013) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (1671:1671:1671))
        (PORT clk (3013:3013:3013) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3016:3016:3016) (3125:3125:3125))
        (PORT d[0] (2728:2728:2728) (2622:2622:2622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3126:3126:3126))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3126:3126:3126))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3126:3126:3126))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3126:3126:3126))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5658:5658:5658) (5553:5553:5553))
        (PORT clk (2902:2902:2902) (2994:2994:2994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7033:7033:7033) (7248:7248:7248))
        (PORT d[1] (5338:5338:5338) (5609:5609:5609))
        (PORT d[2] (5186:5186:5186) (5377:5377:5377))
        (PORT d[3] (5033:5033:5033) (5292:5292:5292))
        (PORT d[4] (4830:4830:4830) (5028:5028:5028))
        (PORT d[5] (5298:5298:5298) (5561:5561:5561))
        (PORT d[6] (6792:6792:6792) (6949:6949:6949))
        (PORT d[7] (5153:5153:5153) (5369:5369:5369))
        (PORT d[8] (5273:5273:5273) (5421:5421:5421))
        (PORT d[9] (7079:7079:7079) (7340:7340:7340))
        (PORT d[10] (5082:5082:5082) (5266:5266:5266))
        (PORT d[11] (6912:6912:6912) (7153:7153:7153))
        (PORT d[12] (4913:4913:4913) (5176:5176:5176))
        (PORT clk (2898:2898:2898) (2990:2990:2990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (1936:1936:1936))
        (PORT clk (2898:2898:2898) (2990:2990:2990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2902:2902:2902) (2994:2994:2994))
        (PORT d[0] (2494:2494:2494) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (2995:2995:2995))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (2995:2995:2995))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (2995:2995:2995))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (2995:2995:2995))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1537:1537:1537))
        (PORT clk (2970:2970:2970) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2488:2488:2488))
        (PORT d[1] (3833:3833:3833) (3918:3918:3918))
        (PORT d[2] (3226:3226:3226) (3220:3220:3220))
        (PORT d[3] (3690:3690:3690) (3697:3697:3697))
        (PORT d[4] (2335:2335:2335) (2309:2309:2309))
        (PORT d[5] (2299:2299:2299) (2249:2249:2249))
        (PORT d[6] (2925:2925:2925) (2900:2900:2900))
        (PORT d[7] (2862:2862:2862) (2824:2824:2824))
        (PORT d[8] (2355:2355:2355) (2294:2294:2294))
        (PORT d[9] (2245:2245:2245) (2177:2177:2177))
        (PORT d[10] (1946:1946:1946) (1895:1895:1895))
        (PORT d[11] (1837:1837:1837) (1835:1835:1835))
        (PORT d[12] (3528:3528:3528) (3564:3564:3564))
        (PORT clk (2967:2967:2967) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (1892:1892:1892))
        (PORT clk (2967:2967:2967) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3100:3100:3100))
        (PORT d[0] (3092:3092:3092) (2959:2959:2959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4148:4148:4148) (4042:4042:4042))
        (PORT clk (2897:2897:2897) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3728:3728:3728) (3909:3909:3909))
        (PORT d[1] (5857:5857:5857) (6050:6050:6050))
        (PORT d[2] (3358:3358:3358) (3537:3537:3537))
        (PORT d[3] (5625:5625:5625) (5849:5849:5849))
        (PORT d[4] (4010:4010:4010) (4149:4149:4149))
        (PORT d[5] (3779:3779:3779) (3977:3977:3977))
        (PORT d[6] (6108:6108:6108) (6259:6259:6259))
        (PORT d[7] (3724:3724:3724) (3920:3920:3920))
        (PORT d[8] (4472:4472:4472) (4667:4667:4667))
        (PORT d[9] (3750:3750:3750) (3936:3936:3936))
        (PORT d[10] (5231:5231:5231) (5469:5469:5469))
        (PORT d[11] (4021:4021:4021) (4174:4174:4174))
        (PORT d[12] (4287:4287:4287) (4423:4423:4423))
        (PORT clk (2893:2893:2893) (2970:2970:2970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (1975:1975:1975))
        (PORT clk (2893:2893:2893) (2970:2970:2970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2974:2974:2974))
        (PORT d[0] (5607:5607:5607) (5460:5460:5460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1908:1908:1908) (1874:1874:1874))
        (PORT datab (1105:1105:1105) (1117:1117:1117))
        (PORT datac (1398:1398:1398) (1380:1380:1380))
        (PORT datad (1901:1901:1901) (1800:1800:1800))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1907:1907:1907) (1874:1874:1874))
        (PORT datab (1697:1697:1697) (1657:1657:1657))
        (PORT datac (2166:2166:2166) (2063:2063:2063))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2544:2544:2544))
        (PORT clk (2999:2999:2999) (3114:3114:3114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3849:3849:3849) (3844:3844:3844))
        (PORT d[1] (3821:3821:3821) (3879:3879:3879))
        (PORT d[2] (3816:3816:3816) (3846:3846:3846))
        (PORT d[3] (3069:3069:3069) (3070:3070:3070))
        (PORT d[4] (2543:2543:2543) (2504:2504:2504))
        (PORT d[5] (2830:2830:2830) (2876:2876:2876))
        (PORT d[6] (2377:2377:2377) (2353:2353:2353))
        (PORT d[7] (3785:3785:3785) (3755:3755:3755))
        (PORT d[8] (3333:3333:3333) (3297:3297:3297))
        (PORT d[9] (3320:3320:3320) (3274:3274:3274))
        (PORT d[10] (3346:3346:3346) (3322:3322:3322))
        (PORT d[11] (3455:3455:3455) (3466:3466:3466))
        (PORT d[12] (1575:1575:1575) (1627:1627:1627))
        (PORT clk (2996:2996:2996) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2214:2214:2214))
        (PORT clk (2996:2996:2996) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3114:3114:3114))
        (PORT d[0] (2816:2816:2816) (2707:2707:2707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3115:3115:3115))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3115:3115:3115))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3115:3115:3115))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3115:3115:3115))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5316:5316:5316) (5212:5212:5212))
        (PORT clk (2955:2955:2955) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7403:7403:7403) (7623:7623:7623))
        (PORT d[1] (5661:5661:5661) (5917:5917:5917))
        (PORT d[2] (4095:4095:4095) (4295:4295:4295))
        (PORT d[3] (5257:5257:5257) (5499:5499:5499))
        (PORT d[4] (4498:4498:4498) (4714:4714:4714))
        (PORT d[5] (5988:5988:5988) (6245:6245:6245))
        (PORT d[6] (7409:7409:7409) (7545:7545:7545))
        (PORT d[7] (4878:4878:4878) (5118:5118:5118))
        (PORT d[8] (4954:4954:4954) (5117:5117:5117))
        (PORT d[9] (7401:7401:7401) (7651:7651:7651))
        (PORT d[10] (5415:5415:5415) (5587:5587:5587))
        (PORT d[11] (7278:7278:7278) (7522:7522:7522))
        (PORT d[12] (5278:5278:5278) (5536:5536:5536))
        (PORT clk (2951:2951:2951) (3031:3031:3031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (1907:1907:1907))
        (PORT clk (2951:2951:2951) (3031:3031:3031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (3035:3035:3035))
        (PORT d[0] (5933:5933:5933) (5681:5681:5681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3036:3036:3036))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3036:3036:3036))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3036:3036:3036))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3036:3036:3036))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2558:2558:2558))
        (PORT clk (2985:2985:2985) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4127:4127:4127))
        (PORT d[1] (3191:3191:3191) (3257:3257:3257))
        (PORT d[2] (3789:3789:3789) (3830:3830:3830))
        (PORT d[3] (3103:3103:3103) (3104:3104:3104))
        (PORT d[4] (2298:2298:2298) (2263:2263:2263))
        (PORT d[5] (2831:2831:2831) (2876:2876:2876))
        (PORT d[6] (2781:2781:2781) (2774:2774:2774))
        (PORT d[7] (3759:3759:3759) (3731:3731:3731))
        (PORT d[8] (2379:2379:2379) (2344:2344:2344))
        (PORT d[9] (3367:3367:3367) (3319:3319:3319))
        (PORT d[10] (3708:3708:3708) (3672:3672:3672))
        (PORT d[11] (3454:3454:3454) (3466:3466:3466))
        (PORT d[12] (1536:1536:1536) (1587:1587:1587))
        (PORT clk (2982:2982:2982) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2236:2236:2236) (2138:2138:2138))
        (PORT clk (2982:2982:2982) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2985:2985:2985) (3106:3106:3106))
        (PORT d[0] (2791:2791:2791) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2986:2986:2986) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2986:2986:2986) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2986:2986:2986) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2986:2986:2986) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5342:5342:5342) (5240:5240:5240))
        (PORT clk (3010:3010:3010) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7402:7402:7402) (7622:7622:7622))
        (PORT d[1] (5304:5304:5304) (5561:5561:5561))
        (PORT d[2] (4102:4102:4102) (4303:4303:4303))
        (PORT d[3] (4996:4996:4996) (5253:5253:5253))
        (PORT d[4] (4157:4157:4157) (4376:4376:4376))
        (PORT d[5] (5641:5641:5641) (5903:5903:5903))
        (PORT d[6] (7139:7139:7139) (7289:7289:7289))
        (PORT d[7] (4877:4877:4877) (5117:5117:5117))
        (PORT d[8] (5321:5321:5321) (5455:5455:5455))
        (PORT d[9] (3790:3790:3790) (4002:4002:4002))
        (PORT d[10] (5415:5415:5415) (5587:5587:5587))
        (PORT d[11] (7243:7243:7243) (7478:7478:7478))
        (PORT d[12] (5246:5246:5246) (5503:5503:5503))
        (PORT clk (3006:3006:3006) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (1954:1954:1954))
        (PORT clk (3006:3006:3006) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3060:3060:3060))
        (PORT d[0] (3126:3126:3126) (2916:2916:2916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2233:2233:2233))
        (PORT clk (3047:3047:3047) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3540:3540:3540) (3552:3552:3552))
        (PORT d[1] (3516:3516:3516) (3589:3589:3589))
        (PORT d[2] (3518:3518:3518) (3571:3571:3571))
        (PORT d[3] (2425:2425:2425) (2455:2455:2455))
        (PORT d[4] (2337:2337:2337) (2321:2321:2321))
        (PORT d[5] (2565:2565:2565) (2617:2617:2617))
        (PORT d[6] (3015:3015:3015) (2957:2957:2957))
        (PORT d[7] (2656:2656:2656) (2661:2661:2661))
        (PORT d[8] (2487:2487:2487) (2509:2509:2509))
        (PORT d[9] (2992:2992:2992) (2961:2961:2961))
        (PORT d[10] (3036:3036:3036) (3028:3028:3028))
        (PORT d[11] (3820:3820:3820) (3808:3808:3808))
        (PORT d[12] (2285:2285:2285) (2364:2364:2364))
        (PORT clk (3044:3044:3044) (3158:3158:3158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2254:2254:2254))
        (PORT clk (3044:3044:3044) (3158:3158:3158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3162:3162:3162))
        (PORT d[0] (2919:2919:2919) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3048:3048:3048) (3163:3163:3163))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3048:3048:3048) (3163:3163:3163))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3048:3048:3048) (3163:3163:3163))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3048:3048:3048) (3163:3163:3163))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4935:4935:4935) (4838:4838:4838))
        (PORT clk (2911:2911:2911) (3006:3006:3006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7724:7724:7724) (7921:7921:7921))
        (PORT d[1] (5996:5996:5996) (6245:6245:6245))
        (PORT d[2] (3768:3768:3768) (3978:3978:3978))
        (PORT d[3] (5601:5601:5601) (5828:5828:5828))
        (PORT d[4] (4142:4142:4142) (4375:4375:4375))
        (PORT d[5] (4136:4136:4136) (4354:4354:4354))
        (PORT d[6] (3870:3870:3870) (4093:4093:4093))
        (PORT d[7] (4141:4141:4141) (4367:4367:4367))
        (PORT d[8] (4977:4977:4977) (5141:5141:5141))
        (PORT d[9] (3806:3806:3806) (4015:4015:4015))
        (PORT d[10] (5413:5413:5413) (5581:5581:5581))
        (PORT d[11] (4909:4909:4909) (5171:5171:5171))
        (PORT d[12] (5611:5611:5611) (5864:5864:5864))
        (PORT clk (2907:2907:2907) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (1953:1953:1953))
        (PORT clk (2907:2907:2907) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2911:2911:2911) (3006:3006:3006))
        (PORT d[0] (3765:3765:3765) (3515:3515:3515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (3007:3007:3007))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (3007:3007:3007))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (3007:3007:3007))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (3007:3007:3007))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2149:2149:2149) (2082:2082:2082))
        (PORT datab (1447:1447:1447) (1459:1459:1459))
        (PORT datac (977:977:977) (923:923:923))
        (PORT datad (1282:1282:1282) (1215:1215:1215))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2241:2241:2241))
        (PORT clk (3114:3114:3114) (3191:3191:3191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3537:3537:3537) (3543:3543:3543))
        (PORT d[1] (3530:3530:3530) (3591:3591:3591))
        (PORT d[2] (3937:3937:3937) (4025:4025:4025))
        (PORT d[3] (3340:3340:3340) (3331:3331:3331))
        (PORT d[4] (2977:2977:2977) (2940:2940:2940))
        (PORT d[5] (2867:2867:2867) (2937:2937:2937))
        (PORT d[6] (3548:3548:3548) (3582:3582:3582))
        (PORT d[7] (3157:3157:3157) (3186:3186:3186))
        (PORT d[8] (3031:3031:3031) (3023:3023:3023))
        (PORT d[9] (2324:2324:2324) (2305:2305:2305))
        (PORT d[10] (3286:3286:3286) (3240:3240:3240))
        (PORT d[11] (3464:3464:3464) (3447:3447:3447))
        (PORT d[12] (2651:2651:2651) (2725:2725:2725))
        (PORT clk (3111:3111:3111) (3187:3187:3187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2496:2496:2496))
        (PORT clk (3111:3111:3111) (3187:3187:3187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3114:3114:3114) (3191:3191:3191))
        (PORT d[0] (3071:3071:3071) (2980:2980:2980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3192:3192:3192))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3192:3192:3192))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3192:3192:3192))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3192:3192:3192))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3884:3884:3884) (3801:3801:3801))
        (PORT clk (3066:3066:3066) (3107:3107:3107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4864:4864:4864) (5058:5058:5058))
        (PORT d[1] (3486:3486:3486) (3676:3676:3676))
        (PORT d[2] (4010:4010:4010) (4196:4196:4196))
        (PORT d[3] (6575:6575:6575) (6768:6768:6768))
        (PORT d[4] (5199:5199:5199) (5398:5398:5398))
        (PORT d[5] (4499:4499:4499) (4705:4705:4705))
        (PORT d[6] (3843:3843:3843) (4072:4072:4072))
        (PORT d[7] (5117:5117:5117) (5303:5303:5303))
        (PORT d[8] (3799:3799:3799) (4008:4008:4008))
        (PORT d[9] (3812:3812:3812) (4024:4024:4024))
        (PORT d[10] (4329:4329:4329) (4480:4480:4480))
        (PORT d[11] (6224:6224:6224) (6441:6441:6441))
        (PORT d[12] (6595:6595:6595) (6812:6812:6812))
        (PORT clk (3062:3062:3062) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2305:2305:2305))
        (PORT clk (3062:3062:3062) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3107:3107:3107))
        (PORT d[0] (4294:4294:4294) (4122:4122:4122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (976:976:976))
        (PORT datab (1449:1449:1449) (1462:1462:1462))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1794:1794:1794) (1695:1695:1695))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[11\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1066:1066:1066))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (1474:1474:1474) (1409:1409:1409))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2931:2931:2931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1339:1339:1339) (1294:1294:1294))
        (PORT sload (2135:2135:2135) (2229:2229:2229))
        (PORT ena (2744:2744:2744) (2706:2706:2706))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (720:720:720) (728:728:728))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2294:2294:2294))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1633:1633:1633) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1783:1783:1783))
        (PORT asdata (1262:1262:1262) (1210:1210:1210))
        (PORT ena (2425:2425:2425) (2276:2276:2276))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1748:1748:1748))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1106:1106:1106) (1071:1071:1071))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (859:859:859))
        (PORT datab (853:853:853) (870:870:870))
        (PORT datad (1190:1190:1190) (1131:1131:1131))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (892:892:892) (842:842:842))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1821:1821:1821))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1568:1568:1568) (1468:1468:1468))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1847:1847:1847))
        (PORT asdata (1065:1065:1065) (1054:1054:1054))
        (PORT ena (2350:2350:2350) (2197:2197:2197))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (302:302:302) (372:372:372))
        (PORT datac (694:694:694) (684:684:684))
        (PORT datad (798:798:798) (825:825:825))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (1943:1943:1943))
        (PORT asdata (1066:1066:1066) (1054:1054:1054))
        (PORT ena (1879:1879:1879) (1787:1787:1787))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1845:1845:1845))
        (PORT asdata (1267:1267:1267) (1227:1227:1227))
        (PORT ena (1836:1836:1836) (1714:1714:1714))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (894:894:894) (858:858:858))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1810:1810:1810))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1300:1300:1300) (1225:1225:1225))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1737:1737:1737))
        (PORT asdata (1313:1313:1313) (1267:1267:1267))
        (PORT ena (2845:2845:2845) (2703:2703:2703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (537:537:537))
        (PORT datab (570:570:570) (607:607:607))
        (PORT datac (512:512:512) (556:556:556))
        (PORT datad (950:950:950) (927:927:927))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (969:969:969))
        (PORT datab (570:570:570) (608:608:608))
        (PORT datac (640:640:640) (632:632:632))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (695:695:695))
        (PORT datab (733:733:733) (724:724:724))
        (PORT datad (673:673:673) (646:646:646))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1137:1137:1137))
        (PORT datab (246:246:246) (275:275:275))
        (PORT datad (1213:1213:1213) (1155:1155:1155))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1031:1031:1031))
        (PORT datab (996:996:996) (933:933:933))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (782:782:782))
        (PORT datab (679:679:679) (664:664:664))
        (PORT datac (1245:1245:1245) (1200:1200:1200))
        (PORT datad (1268:1268:1268) (1237:1237:1237))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1238:1238:1238))
        (PORT datab (1577:1577:1577) (1506:1506:1506))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1177:1177:1177))
        (PORT datab (649:649:649) (655:655:655))
        (PORT datac (1035:1035:1035) (1044:1044:1044))
        (PORT datad (989:989:989) (978:978:978))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (501:501:501))
        (PORT datab (731:731:731) (714:714:714))
        (PORT datac (1041:1041:1041) (1050:1050:1050))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1525:1525:1525) (1463:1463:1463))
        (PORT datab (1273:1273:1273) (1220:1220:1220))
        (PORT datac (649:649:649) (623:623:623))
        (PORT datad (668:668:668) (635:635:635))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1362:1362:1362))
        (PORT datab (1273:1273:1273) (1219:1219:1219))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (700:700:700))
        (PORT datab (731:731:731) (722:722:722))
        (PORT datac (1274:1274:1274) (1231:1231:1231))
        (PORT datad (677:677:677) (650:650:650))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (569:569:569))
        (PORT datab (661:661:661) (610:610:610))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1270:1270:1270))
        (PORT datab (1302:1302:1302) (1270:1270:1270))
        (PORT datac (214:214:214) (246:246:246))
        (PORT datad (380:380:380) (357:357:357))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (271:271:271))
        (PORT datab (1295:1295:1295) (1263:1263:1263))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1139:1139:1139))
        (PORT datab (1217:1217:1217) (1134:1134:1134))
        (PORT datac (1191:1191:1191) (1106:1106:1106))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1172:1172:1172))
        (PORT datab (1382:1382:1382) (1352:1352:1352))
        (PORT datac (657:657:657) (629:629:629))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1849:1849:1849))
        (PORT asdata (961:961:961) (938:938:938))
        (PORT ena (1830:1830:1830) (1754:1754:1754))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (266:266:266))
        (PORT datac (1064:1064:1064) (1070:1070:1070))
        (PORT datad (929:929:929) (918:918:918))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|DR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1984:1984:1984))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1231:1231:1231))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1568:1568:1568))
        (PORT datab (1379:1379:1379) (1361:1361:1361))
        (PORT datac (1334:1334:1334) (1328:1328:1328))
        (PORT datad (1272:1272:1272) (1222:1222:1222))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1845:1845:1845))
        (PORT asdata (1069:1069:1069) (1051:1051:1051))
        (PORT ena (1836:1836:1836) (1714:1714:1714))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1783:1783:1783))
        (PORT asdata (997:997:997) (971:971:971))
        (PORT ena (1090:1090:1090) (1057:1057:1057))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (945:945:945) (885:885:885))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1861:1861:1861))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2690:2690:2690) (2528:2528:2528))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (714:714:714) (701:701:701))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1810:1810:1810))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1300:1300:1300) (1225:1225:1225))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (972:972:972))
        (PORT datab (571:571:571) (610:610:610))
        (PORT datac (511:511:511) (555:555:555))
        (PORT datad (682:682:682) (668:668:668))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1320:1320:1320))
        (PORT datab (1000:1000:1000) (967:967:967))
        (PORT datac (383:383:383) (366:366:366))
        (PORT datad (520:520:520) (568:568:568))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1754:1754:1754))
        (PORT asdata (960:960:960) (930:930:930))
        (PORT ena (1262:1262:1262) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (652:652:652) (616:616:616))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1483:1483:1483) (1392:1392:1392))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (945:945:945) (885:885:885))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2107:2107:2107) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1818:1818:1818))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (678:678:678))
        (PORT datab (1236:1236:1236) (1193:1193:1193))
        (PORT datac (820:820:820) (845:845:845))
        (PORT datad (797:797:797) (825:825:825))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (861:861:861))
        (PORT datab (1561:1561:1561) (1497:1497:1497))
        (PORT datac (1266:1266:1266) (1258:1258:1258))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (794:794:794) (797:797:797))
        (PORT datac (686:686:686) (655:655:655))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1004:1004:1004))
        (PORT datab (821:821:821) (821:821:821))
        (PORT datac (779:779:779) (795:795:795))
        (PORT datad (778:778:778) (804:804:804))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1219:1219:1219))
        (PORT datab (1247:1247:1247) (1183:1183:1183))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (778:778:778) (804:804:804))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (995:995:995))
        (PORT datab (659:659:659) (658:658:658))
        (PORT datac (1040:1040:1040) (1049:1049:1049))
        (PORT datad (987:987:987) (977:977:977))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1192:1192:1192))
        (PORT datab (1017:1017:1017) (1012:1012:1012))
        (PORT datac (987:987:987) (961:961:961))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1261:1261:1261))
        (PORT datab (799:799:799) (812:812:812))
        (PORT datac (600:600:600) (542:542:542))
        (PORT datad (887:887:887) (821:821:821))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datab (1910:1910:1910) (1839:1839:1839))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (755:755:755) (776:776:776))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1189:1189:1189))
        (PORT datab (1653:1653:1653) (1602:1602:1602))
        (PORT datac (943:943:943) (901:901:901))
        (PORT datad (1313:1313:1313) (1237:1237:1237))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (683:683:683) (664:664:664))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1483:1483:1483) (1392:1392:1392))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (913:913:913) (869:869:869))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1835:1835:1835))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2157:2157:2157) (2022:2022:2022))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1614:1614:1614))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2695:2695:2695) (2523:2523:2523))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (915:915:915) (871:871:871))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1693:1693:1693))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2118:2118:2118) (1988:1988:1988))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (976:976:976))
        (PORT datab (1011:1011:1011) (992:992:992))
        (PORT datac (734:734:734) (758:758:758))
        (PORT datad (725:725:725) (744:744:744))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (865:865:865))
        (PORT datab (751:751:751) (777:777:777))
        (PORT datac (733:733:733) (757:757:757))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (923:923:923) (868:868:868))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2059:2059:2059))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1538:1538:1538) (1438:1438:1438))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1901:1901:1901))
        (PORT asdata (1094:1094:1094) (1079:1079:1079))
        (PORT ena (1293:1293:1293) (1227:1227:1227))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1860:1860:1860))
        (PORT asdata (1095:1095:1095) (1081:1081:1081))
        (PORT ena (3020:3020:3020) (2835:2835:2835))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (1900:1900:1900))
        (PORT asdata (1302:1302:1302) (1240:1240:1240))
        (PORT ena (2082:2082:2082) (1958:1958:1958))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (502:502:502))
        (PORT datab (450:450:450) (480:480:480))
        (PORT datac (800:800:800) (826:826:826))
        (PORT datad (1190:1190:1190) (1136:1136:1136))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (667:667:667))
        (PORT datab (690:690:690) (683:683:683))
        (PORT datac (798:798:798) (824:824:824))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1745:1745:1745) (1733:1733:1733))
        (PORT datab (1387:1387:1387) (1350:1350:1350))
        (PORT datac (583:583:583) (536:536:536))
        (PORT datad (360:360:360) (344:344:344))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1733:1733:1733))
        (PORT datab (1316:1316:1316) (1277:1277:1277))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (689:689:689))
        (PORT datab (814:814:814) (829:829:829))
        (PORT datad (812:812:812) (842:842:842))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (406:406:406))
        (PORT datab (841:841:841) (877:877:877))
        (PORT datac (258:258:258) (332:332:332))
        (PORT datad (930:930:930) (875:875:875))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1251:1251:1251))
        (PORT datab (656:656:656) (640:640:640))
        (PORT datac (798:798:798) (832:832:832))
        (PORT datad (818:818:818) (849:849:849))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (936:936:936))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (798:798:798) (832:832:832))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (662:662:662) (662:662:662))
        (PORT datad (358:358:358) (342:342:342))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (428:428:428))
        (PORT datab (1088:1088:1088) (1041:1041:1041))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (714:714:714))
        (PORT datab (935:935:935) (862:862:862))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1190:1190:1190))
        (PORT datab (1649:1649:1649) (1597:1597:1597))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (591:591:591) (539:539:539))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1459:1459:1459))
        (PORT clk (2211:2211:2211) (2368:2368:2368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2072:2072:2072))
        (PORT d[1] (2509:2509:2509) (2427:2427:2427))
        (PORT d[2] (2879:2879:2879) (2840:2840:2840))
        (PORT d[3] (1433:1433:1433) (1425:1425:1425))
        (PORT d[4] (3375:3375:3375) (3319:3319:3319))
        (PORT d[5] (1331:1331:1331) (1305:1305:1305))
        (PORT d[6] (1744:1744:1744) (1715:1715:1715))
        (PORT d[7] (2273:2273:2273) (2224:2224:2224))
        (PORT d[8] (1835:1835:1835) (1831:1831:1831))
        (PORT d[9] (2313:2313:2313) (2274:2274:2274))
        (PORT d[10] (2525:2525:2525) (2417:2417:2417))
        (PORT d[11] (1088:1088:1088) (1097:1097:1097))
        (PORT d[12] (1461:1461:1461) (1468:1468:1468))
        (PORT clk (2208:2208:2208) (2364:2364:2364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (999:999:999) (917:917:917))
        (PORT clk (2208:2208:2208) (2364:2364:2364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2368:2368:2368))
        (PORT d[0] (1251:1251:1251) (1206:1206:1206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3721:3721:3721) (3583:3583:3583))
        (PORT clk (2867:2867:2867) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5151:5151:5151) (5320:5320:5320))
        (PORT d[1] (4854:4854:4854) (5063:5063:5063))
        (PORT d[2] (7961:7961:7961) (8171:8171:8171))
        (PORT d[3] (8072:8072:8072) (8301:8301:8301))
        (PORT d[4] (7483:7483:7483) (7754:7754:7754))
        (PORT d[5] (5139:5139:5139) (5352:5352:5352))
        (PORT d[6] (5104:5104:5104) (5288:5288:5288))
        (PORT d[7] (8292:8292:8292) (8513:8513:8513))
        (PORT d[8] (4807:4807:4807) (4998:4998:4998))
        (PORT d[9] (6989:6989:6989) (7261:7261:7261))
        (PORT d[10] (4629:4629:4629) (4902:4902:4902))
        (PORT d[11] (8011:8011:8011) (8260:8260:8260))
        (PORT d[12] (5098:5098:5098) (5280:5280:5280))
        (PORT clk (2863:2863:2863) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1823:1823:1823))
        (PORT clk (2863:2863:2863) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2867:2867:2867) (3048:3048:3048))
        (PORT d[0] (4872:4872:4872) (4548:4548:4548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2868:2868:2868) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2868:2868:2868) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2868:2868:2868) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2868:2868:2868) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (1854:1854:1854))
        (PORT clk (3060:3060:3060) (3194:3194:3194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2192:2192:2192))
        (PORT d[1] (3834:3834:3834) (3919:3919:3919))
        (PORT d[2] (2945:2945:2945) (2954:2954:2954))
        (PORT d[3] (3106:3106:3106) (3158:3158:3158))
        (PORT d[4] (2311:2311:2311) (2286:2286:2286))
        (PORT d[5] (1940:1940:1940) (1890:1890:1890))
        (PORT d[6] (2936:2936:2936) (2891:2891:2891))
        (PORT d[7] (2908:2908:2908) (2870:2870:2870))
        (PORT d[8] (2617:2617:2617) (2569:2569:2569))
        (PORT d[9] (3176:3176:3176) (3052:3052:3052))
        (PORT d[10] (2199:2199:2199) (2121:2121:2121))
        (PORT d[11] (1862:1862:1862) (1858:1858:1858))
        (PORT d[12] (3604:3604:3604) (3638:3638:3638))
        (PORT clk (3057:3057:3057) (3190:3190:3190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (1958:1958:1958))
        (PORT clk (3057:3057:3057) (3190:3190:3190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3060:3060:3060) (3194:3194:3194))
        (PORT d[0] (2768:2768:2768) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3195:3195:3195))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3195:3195:3195))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3195:3195:3195))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3195:3195:3195))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4429:4429:4429) (4307:4307:4307))
        (PORT clk (2926:2926:2926) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3739:3739:3739) (3919:3919:3919))
        (PORT d[1] (5521:5521:5521) (5713:5713:5713))
        (PORT d[2] (3377:3377:3377) (3562:3562:3562))
        (PORT d[3] (5581:5581:5581) (5817:5817:5817))
        (PORT d[4] (3383:3383:3383) (3547:3547:3547))
        (PORT d[5] (3779:3779:3779) (3978:3978:3978))
        (PORT d[6] (6069:6069:6069) (6220:6220:6220))
        (PORT d[7] (3694:3694:3694) (3885:3885:3885))
        (PORT d[8] (4458:4458:4458) (4652:4652:4652))
        (PORT d[9] (3749:3749:3749) (3935:3935:3935))
        (PORT d[10] (4960:4960:4960) (5209:5209:5209))
        (PORT d[11] (4021:4021:4021) (4174:4174:4174))
        (PORT d[12] (4333:4333:4333) (4466:4466:4466))
        (PORT clk (2922:2922:2922) (3016:3016:3016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (1981:1981:1981))
        (PORT clk (2922:2922:2922) (3016:3016:3016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (3020:3020:3020))
        (PORT d[0] (5886:5886:5886) (5717:5717:5717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (3021:3021:3021))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (3021:3021:3021))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (3021:3021:3021))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (3021:3021:3021))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1132:1132:1132))
        (PORT clk (2533:2533:2533) (2712:2712:2712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2176:2176:2176))
        (PORT d[1] (2147:2147:2147) (2072:2072:2072))
        (PORT d[2] (2862:2862:2862) (2818:2818:2818))
        (PORT d[3] (3103:3103:3103) (3113:3113:3113))
        (PORT d[4] (3025:3025:3025) (2984:2984:2984))
        (PORT d[5] (1655:1655:1655) (1624:1624:1624))
        (PORT d[6] (2985:2985:2985) (2943:2943:2943))
        (PORT d[7] (3242:3242:3242) (3190:3190:3190))
        (PORT d[8] (1761:1761:1761) (1746:1746:1746))
        (PORT d[9] (1866:1866:1866) (1809:1809:1809))
        (PORT d[10] (2582:2582:2582) (2520:2520:2520))
        (PORT d[11] (1170:1170:1170) (1182:1182:1182))
        (PORT d[12] (2911:2911:2911) (2968:2968:2968))
        (PORT clk (2530:2530:2530) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1034:1034:1034))
        (PORT clk (2530:2530:2530) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2712:2712:2712))
        (PORT d[0] (1600:1600:1600) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2713:2713:2713))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2713:2713:2713))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2713:2713:2713))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2713:2713:2713))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5089:5089:5089) (4940:4940:4940))
        (PORT clk (2874:2874:2874) (2959:2959:2959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3738:3738:3738) (3905:3905:3905))
        (PORT d[1] (5216:5216:5216) (5422:5422:5422))
        (PORT d[2] (4107:4107:4107) (4282:4282:4282))
        (PORT d[3] (4955:4955:4955) (5221:5221:5221))
        (PORT d[4] (3686:3686:3686) (3839:3839:3839))
        (PORT d[5] (5478:5478:5478) (5677:5677:5677))
        (PORT d[6] (5443:5443:5443) (5621:5621:5621))
        (PORT d[7] (4111:4111:4111) (4296:4296:4296))
        (PORT d[8] (6951:6951:6951) (7178:7178:7178))
        (PORT d[9] (7333:7333:7333) (7593:7593:7593))
        (PORT d[10] (4564:4564:4564) (4822:4822:4822))
        (PORT d[11] (4039:4039:4039) (4209:4209:4209))
        (PORT d[12] (5380:5380:5380) (5547:5547:5547))
        (PORT clk (2870:2870:2870) (2955:2955:2955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (1948:1948:1948))
        (PORT clk (2870:2870:2870) (2955:2955:2955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2874:2874:2874) (2959:2959:2959))
        (PORT d[0] (2834:2834:2834) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2875:2875:2875) (2960:2960:2960))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2875:2875:2875) (2960:2960:2960))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2875:2875:2875) (2960:2960:2960))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2875:2875:2875) (2960:2960:2960))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1169:1169:1169))
        (PORT datab (1458:1458:1458) (1466:1466:1466))
        (PORT datac (1648:1648:1648) (1577:1577:1577))
        (PORT datad (967:967:967) (915:915:915))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (1885:1885:1885))
        (PORT clk (2987:2987:2987) (3109:3109:3109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2586:2586:2586))
        (PORT d[1] (3953:3953:3953) (4038:4038:4038))
        (PORT d[2] (3546:3546:3546) (3553:3553:3553))
        (PORT d[3] (3755:3755:3755) (3769:3769:3769))
        (PORT d[4] (2628:2628:2628) (2610:2610:2610))
        (PORT d[5] (2992:2992:2992) (2976:2976:2976))
        (PORT d[6] (3886:3886:3886) (3932:3932:3932))
        (PORT d[7] (2995:2995:2995) (2984:2984:2984))
        (PORT d[8] (3412:3412:3412) (3428:3428:3428))
        (PORT d[9] (2541:2541:2541) (2467:2467:2467))
        (PORT d[10] (2899:2899:2899) (2837:2837:2837))
        (PORT d[11] (3387:3387:3387) (3342:3342:3342))
        (PORT d[12] (2849:2849:2849) (2899:2899:2899))
        (PORT clk (2984:2984:2984) (3105:3105:3105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (1784:1784:1784))
        (PORT clk (2984:2984:2984) (3105:3105:3105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3109:3109:3109))
        (PORT d[0] (3075:3075:3075) (2945:2945:2945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3780:3780:3780) (3681:3681:3681))
        (PORT clk (2925:2925:2925) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3309:3309:3309))
        (PORT d[1] (3420:3420:3420) (3588:3588:3588))
        (PORT d[2] (4426:4426:4426) (4587:4587:4587))
        (PORT d[3] (3634:3634:3634) (3772:3772:3772))
        (PORT d[4] (3025:3025:3025) (3190:3190:3190))
        (PORT d[5] (4085:4085:4085) (4276:4276:4276))
        (PORT d[6] (4274:4274:4274) (4423:4423:4423))
        (PORT d[7] (4726:4726:4726) (4880:4880:4880))
        (PORT d[8] (4753:4753:4753) (4903:4903:4903))
        (PORT d[9] (3334:3334:3334) (3489:3489:3489))
        (PORT d[10] (5928:5928:5928) (6145:6145:6145))
        (PORT d[11] (3649:3649:3649) (3808:3808:3808))
        (PORT d[12] (3625:3625:3625) (3765:3765:3765))
        (PORT clk (2921:2921:2921) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2238:2238:2238))
        (PORT clk (2921:2921:2921) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2925:2925:2925) (3015:3015:3015))
        (PORT d[0] (4357:4357:4357) (4075:4075:4075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1164:1164:1164))
        (PORT datab (1030:1030:1030) (967:967:967))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1925:1925:1925) (1847:1847:1847))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1851:1851:1851))
        (PORT clk (2771:2771:2771) (2884:2884:2884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2525:2525:2525))
        (PORT d[1] (1822:1822:1822) (1753:1753:1753))
        (PORT d[2] (3184:3184:3184) (3177:3177:3177))
        (PORT d[3] (3415:3415:3415) (3440:3440:3440))
        (PORT d[4] (2665:2665:2665) (2637:2637:2637))
        (PORT d[5] (1975:1975:1975) (1937:1937:1937))
        (PORT d[6] (2888:2888:2888) (2838:2838:2838))
        (PORT d[7] (3523:3523:3523) (3449:3449:3449))
        (PORT d[8] (2025:2025:2025) (1982:1982:1982))
        (PORT d[9] (2202:2202:2202) (2127:2127:2127))
        (PORT d[10] (2244:2244:2244) (2191:2191:2191))
        (PORT d[11] (1512:1512:1512) (1521:1521:1521))
        (PORT d[12] (2246:2246:2246) (2328:2328:2328))
        (PORT clk (2768:2768:2768) (2880:2880:2880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1291:1291:1291))
        (PORT clk (2768:2768:2768) (2880:2880:2880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2884:2884:2884))
        (PORT d[0] (1963:1963:1963) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2885:2885:2885))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2885:2885:2885))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2885:2885:2885))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2885:2885:2885))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4759:4759:4759) (4624:4624:4624))
        (PORT clk (2940:2940:2940) (3019:3019:3019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (3930:3930:3930))
        (PORT d[1] (5503:5503:5503) (5696:5696:5696))
        (PORT d[2] (3742:3742:3742) (3918:3918:3918))
        (PORT d[3] (5292:5292:5292) (5529:5529:5529))
        (PORT d[4] (3401:3401:3401) (3575:3575:3575))
        (PORT d[5] (4072:4072:4072) (4283:4283:4283))
        (PORT d[6] (5779:5779:5779) (5945:5945:5945))
        (PORT d[7] (3774:3774:3774) (3968:3968:3968))
        (PORT d[8] (4155:4155:4155) (4364:4364:4364))
        (PORT d[9] (3473:3473:3473) (3673:3673:3673))
        (PORT d[10] (4908:4908:4908) (5158:5158:5158))
        (PORT d[11] (4064:4064:4064) (4247:4247:4247))
        (PORT d[12] (4002:4002:4002) (4179:4179:4179))
        (PORT clk (2936:2936:2936) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (1878:1878:1878))
        (PORT clk (2936:2936:2936) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (3019:3019:3019))
        (PORT d[0] (6520:6520:6520) (6254:6254:6254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1545:1545:1545))
        (PORT clk (2998:2998:2998) (3146:3146:3146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2599:2599:2599))
        (PORT d[1] (3649:3649:3649) (3739:3739:3739))
        (PORT d[2] (3266:3266:3266) (3259:3259:3259))
        (PORT d[3] (3496:3496:3496) (3538:3538:3538))
        (PORT d[4] (2636:2636:2636) (2616:2616:2616))
        (PORT d[5] (2983:2983:2983) (2961:2961:2961))
        (PORT d[6] (3892:3892:3892) (3939:3939:3939))
        (PORT d[7] (3010:3010:3010) (3015:3015:3015))
        (PORT d[8] (3400:3400:3400) (3416:3416:3416))
        (PORT d[9] (2786:2786:2786) (2690:2690:2690))
        (PORT d[10] (3205:3205:3205) (3123:3123:3123))
        (PORT d[11] (3063:3063:3063) (3034:3034:3034))
        (PORT d[12] (2542:2542:2542) (2600:2600:2600))
        (PORT clk (2995:2995:2995) (3142:3142:3142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2293:2293:2293))
        (PORT clk (2995:2995:2995) (3142:3142:3142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2998:2998:2998) (3146:3146:3146))
        (PORT d[0] (2298:2298:2298) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3147:3147:3147))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3147:3147:3147))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3147:3147:3147))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3147:3147:3147))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (3931:3931:3931))
        (PORT clk (2924:2924:2924) (3013:3013:3013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3265:3265:3265))
        (PORT d[1] (3102:3102:3102) (3282:3282:3282))
        (PORT d[2] (4452:4452:4452) (4612:4612:4612))
        (PORT d[3] (3382:3382:3382) (3543:3543:3543))
        (PORT d[4] (3011:3011:3011) (3161:3161:3161))
        (PORT d[5] (4092:4092:4092) (4284:4284:4284))
        (PORT d[6] (3634:3634:3634) (3807:3807:3807))
        (PORT d[7] (4746:4746:4746) (4901:4901:4901))
        (PORT d[8] (4793:4793:4793) (4943:4943:4943))
        (PORT d[9] (3088:3088:3088) (3269:3269:3269))
        (PORT d[10] (5962:5962:5962) (6177:6177:6177))
        (PORT d[11] (3688:3688:3688) (3848:3848:3848))
        (PORT d[12] (3330:3330:3330) (3495:3495:3495))
        (PORT clk (2920:2920:2920) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2199:2199:2199))
        (PORT clk (2920:2920:2920) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2924:2924:2924) (3013:3013:3013))
        (PORT d[0] (3878:3878:3878) (3675:3675:3675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2925:2925:2925) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2925:2925:2925) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2925:2925:2925) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2925:2925:2925) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1776:1776:1776))
        (PORT clk (3073:3073:3073) (3191:3191:3191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2564:2564:2564))
        (PORT d[1] (3907:3907:3907) (3993:3993:3993))
        (PORT d[2] (3202:3202:3202) (3197:3197:3197))
        (PORT d[3] (4058:4058:4058) (4063:4063:4063))
        (PORT d[4] (2253:2253:2253) (2215:2215:2215))
        (PORT d[5] (2646:2646:2646) (2587:2587:2587))
        (PORT d[6] (3205:3205:3205) (3161:3161:3161))
        (PORT d[7] (2708:2708:2708) (2695:2695:2695))
        (PORT d[8] (3549:3549:3549) (3591:3591:3591))
        (PORT d[9] (2261:2261:2261) (2191:2191:2191))
        (PORT d[10] (3505:3505:3505) (3422:3422:3422))
        (PORT d[11] (2154:2154:2154) (2135:2135:2135))
        (PORT d[12] (3247:3247:3247) (3299:3299:3299))
        (PORT clk (3070:3070:3070) (3187:3187:3187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2158:2158:2158))
        (PORT clk (3070:3070:3070) (3187:3187:3187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3191:3191:3191))
        (PORT d[0] (2517:2517:2517) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3192:3192:3192))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3192:3192:3192))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3192:3192:3192))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3192:3192:3192))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4370:4370:4370) (4214:4214:4214))
        (PORT clk (2893:2893:2893) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4092:4092:4092) (4259:4259:4259))
        (PORT d[1] (3733:3733:3733) (3886:3886:3886))
        (PORT d[2] (4080:4080:4080) (4247:4247:4247))
        (PORT d[3] (5969:5969:5969) (6196:6196:6196))
        (PORT d[4] (4354:4354:4354) (4499:4499:4499))
        (PORT d[5] (3753:3753:3753) (3953:3953:3953))
        (PORT d[6] (4567:4567:4567) (4779:4779:4779))
        (PORT d[7] (4072:4072:4072) (4258:4258:4258))
        (PORT d[8] (4382:4382:4382) (4546:4546:4546))
        (PORT d[9] (3405:3405:3405) (3566:3566:3566))
        (PORT d[10] (5561:5561:5561) (5784:5784:5784))
        (PORT d[11] (3693:3693:3693) (3861:3861:3861))
        (PORT d[12] (3641:3641:3641) (3804:3804:3804))
        (PORT clk (2889:2889:2889) (2976:2976:2976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (1957:1957:1957))
        (PORT clk (2889:2889:2889) (2976:2976:2976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2893:2893:2893) (2980:2980:2980))
        (PORT d[0] (4804:4804:4804) (4366:4366:4366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2981:2981:2981))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2981:2981:2981))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2981:2981:2981))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2981:2981:2981))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2090:2090:2090))
        (PORT clk (2887:2887:2887) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2541:2541:2541))
        (PORT d[1] (2155:2155:2155) (2072:2072:2072))
        (PORT d[2] (3229:3229:3229) (3216:3216:3216))
        (PORT d[3] (3419:3419:3419) (3458:3458:3458))
        (PORT d[4] (2630:2630:2630) (2601:2601:2601))
        (PORT d[5] (2269:2269:2269) (2212:2212:2212))
        (PORT d[6] (2942:2942:2942) (2917:2917:2917))
        (PORT d[7] (2879:2879:2879) (2839:2839:2839))
        (PORT d[8] (1978:1978:1978) (1943:1943:1943))
        (PORT d[9] (2205:2205:2205) (2138:2138:2138))
        (PORT d[10] (2201:2201:2201) (2132:2132:2132))
        (PORT d[11] (1507:1507:1507) (1498:1498:1498))
        (PORT d[12] (3572:3572:3572) (3608:3608:3608))
        (PORT clk (2884:2884:2884) (3040:3040:3040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1663:1663:1663))
        (PORT clk (2884:2884:2884) (3040:3040:3040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2887:2887:2887) (3044:3044:3044))
        (PORT d[0] (2699:2699:2699) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2888:2888:2888) (3045:3045:3045))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2888:2888:2888) (3045:3045:3045))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2888:2888:2888) (3045:3045:3045))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2888:2888:2888) (3045:3045:3045))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4760:4760:4760) (4618:4618:4618))
        (PORT clk (2909:2909:2909) (2984:2984:2984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3426:3426:3426) (3618:3618:3618))
        (PORT d[1] (5544:5544:5544) (5743:5743:5743))
        (PORT d[2] (3706:3706:3706) (3870:3870:3870))
        (PORT d[3] (5567:5567:5567) (5802:5802:5802))
        (PORT d[4] (3674:3674:3674) (3838:3838:3838))
        (PORT d[5] (4091:4091:4091) (4303:4303:4303))
        (PORT d[6] (6055:6055:6055) (6206:6206:6206))
        (PORT d[7] (3725:3725:3725) (3919:3919:3919))
        (PORT d[8] (4128:4128:4128) (4333:4333:4333))
        (PORT d[9] (3775:3775:3775) (3959:3959:3959))
        (PORT d[10] (4904:4904:4904) (5154:5154:5154))
        (PORT d[11] (4046:4046:4046) (4214:4214:4214))
        (PORT d[12] (4035:4035:4035) (4212:4212:4212))
        (PORT clk (2905:2905:2905) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (1894:1894:1894))
        (PORT clk (2905:2905:2905) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2909:2909:2909) (2984:2984:2984))
        (PORT d[0] (3256:3256:3256) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2985:2985:2985))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2985:2985:2985))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2985:2985:2985))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2985:2985:2985))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1164:1164:1164))
        (PORT datab (1454:1454:1454) (1461:1461:1461))
        (PORT datac (1251:1251:1251) (1191:1191:1191))
        (PORT datad (1258:1258:1258) (1196:1196:1196))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1245:1245:1245))
        (PORT datab (1461:1461:1461) (1469:1469:1469))
        (PORT datac (2039:2039:2039) (1973:1973:1973))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[13\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1942:1942:1942) (1884:1884:1884))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2833:2833:2833) (2813:2813:2813))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1042:1042:1042) (1018:1018:1018))
        (PORT sload (2130:2130:2130) (2235:2235:2235))
        (PORT ena (2317:2317:2317) (2253:2253:2253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1294:1294:1294))
        (PORT datab (1764:1764:1764) (1633:1633:1633))
        (PORT datad (705:705:705) (683:683:683))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1128:1128:1128))
        (PORT datac (1581:1581:1581) (1517:1517:1517))
        (PORT datad (945:945:945) (883:883:883))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1031:1031:1031))
        (PORT datab (414:414:414) (388:388:388))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1031:1031:1031))
        (PORT datab (427:427:427) (401:401:401))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1118:1118:1118))
        (PORT datab (1148:1148:1148) (1067:1067:1067))
        (PORT datac (610:610:610) (609:609:609))
        (PORT datad (675:675:675) (646:646:646))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1121:1121:1121))
        (PORT datab (1811:1811:1811) (1701:1701:1701))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2446:2446:2446))
        (PORT asdata (1379:1379:1379) (1340:1340:1340))
        (PORT ena (2597:2597:2597) (2518:2518:2518))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1712w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1179:1179:1179))
        (PORT datab (368:368:368) (486:486:486))
        (PORT datac (1141:1141:1141) (1172:1172:1172))
        (PORT datad (1495:1495:1495) (1425:1425:1425))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1667:1667:1667) (1642:1642:1642))
        (PORT clk (2953:2953:2953) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (2845:2845:2845))
        (PORT d[1] (3175:3175:3175) (3234:3234:3234))
        (PORT d[2] (3723:3723:3723) (3735:3735:3735))
        (PORT d[3] (3442:3442:3442) (3415:3415:3415))
        (PORT d[4] (2657:2657:2657) (2627:2627:2627))
        (PORT d[5] (2785:2785:2785) (2799:2799:2799))
        (PORT d[6] (3028:3028:3028) (2985:2985:2985))
        (PORT d[7] (3403:3403:3403) (3394:3394:3394))
        (PORT d[8] (2693:2693:2693) (2638:2638:2638))
        (PORT d[9] (2691:2691:2691) (2668:2668:2668))
        (PORT d[10] (4043:4043:4043) (3998:3998:3998))
        (PORT d[11] (3470:3470:3470) (3481:3481:3481))
        (PORT d[12] (1552:1552:1552) (1604:1604:1604))
        (PORT clk (2950:2950:2950) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2033:2033:2033))
        (PORT clk (2950:2950:2950) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3117:3117:3117))
        (PORT d[0] (2309:2309:2309) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5684:5684:5684) (5574:5574:5574))
        (PORT clk (2966:2966:2966) (3034:3034:3034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7048:7048:7048) (7273:7273:7273))
        (PORT d[1] (4972:4972:4972) (5236:5236:5236))
        (PORT d[2] (5154:5154:5154) (5346:5346:5346))
        (PORT d[3] (5006:5006:5006) (5279:5279:5279))
        (PORT d[4] (4843:4843:4843) (5044:5044:5044))
        (PORT d[5] (5265:5265:5265) (5528:5528:5528))
        (PORT d[6] (6791:6791:6791) (6948:6948:6948))
        (PORT d[7] (5147:5147:5147) (5363:5363:5363))
        (PORT d[8] (7592:7592:7592) (7797:7797:7797))
        (PORT d[9] (7095:7095:7095) (7355:7355:7355))
        (PORT d[10] (5049:5049:5049) (5233:5233:5233))
        (PORT d[11] (6935:6935:6935) (7185:7185:7185))
        (PORT d[12] (5220:5220:5220) (5474:5474:5474))
        (PORT clk (2962:2962:2962) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2120:2120:2120))
        (PORT clk (2962:2962:2962) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3034:3034:3034))
        (PORT d[0] (4319:4319:4319) (4171:4171:4171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (1832:1832:1832))
        (PORT clk (3062:3062:3062) (3185:3185:3185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3697:3697:3697))
        (PORT d[1] (3503:3503:3503) (3570:3570:3570))
        (PORT d[2] (3057:3057:3057) (3063:3063:3063))
        (PORT d[3] (3228:3228:3228) (3292:3292:3292))
        (PORT d[4] (4120:4120:4120) (4136:4136:4136))
        (PORT d[5] (2530:2530:2530) (2584:2584:2584))
        (PORT d[6] (3727:3727:3727) (3709:3709:3709))
        (PORT d[7] (3150:3150:3150) (3170:3170:3170))
        (PORT d[8] (3801:3801:3801) (3847:3847:3847))
        (PORT d[9] (3271:3271:3271) (3329:3329:3329))
        (PORT d[10] (3886:3886:3886) (3930:3930:3930))
        (PORT d[11] (3371:3371:3371) (3343:3343:3343))
        (PORT d[12] (3233:3233:3233) (3283:3283:3283))
        (PORT clk (3059:3059:3059) (3181:3181:3181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2378:2378:2378))
        (PORT clk (3059:3059:3059) (3181:3181:3181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3062:3062:3062) (3185:3185:3185))
        (PORT d[0] (3246:3246:3246) (3207:3207:3207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (3186:3186:3186))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (3186:3186:3186))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (3186:3186:3186))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (3186:3186:3186))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3477:3477:3477) (3367:3367:3367))
        (PORT clk (3003:3003:3003) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5833:5833:5833) (6031:6031:6031))
        (PORT d[1] (4976:4976:4976) (5250:5250:5250))
        (PORT d[2] (5283:5283:5283) (5515:5515:5515))
        (PORT d[3] (5583:5583:5583) (5798:5798:5798))
        (PORT d[4] (4607:4607:4607) (4863:4863:4863))
        (PORT d[5] (5210:5210:5210) (5428:5428:5428))
        (PORT d[6] (4992:4992:4992) (5275:5275:5275))
        (PORT d[7] (4612:4612:4612) (4871:4871:4871))
        (PORT d[8] (5724:5724:5724) (5918:5918:5918))
        (PORT d[9] (5893:5893:5893) (6129:6129:6129))
        (PORT d[10] (6621:6621:6621) (6885:6885:6885))
        (PORT d[11] (4947:4947:4947) (5221:5221:5221))
        (PORT d[12] (6336:6336:6336) (6593:6593:6593))
        (PORT clk (2999:2999:2999) (3071:3071:3071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2198:2198:2198))
        (PORT clk (2999:2999:2999) (3071:3071:3071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3075:3075:3075))
        (PORT d[0] (5407:5407:5407) (5039:5039:5039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3076:3076:3076))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3076:3076:3076))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3076:3076:3076))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3076:3076:3076))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2073:2073:2073))
        (PORT clk (3095:3095:3095) (3203:3203:3203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3941:3941:3941) (3973:3973:3973))
        (PORT d[1] (3114:3114:3114) (3137:3137:3137))
        (PORT d[2] (3378:3378:3378) (3369:3369:3369))
        (PORT d[3] (3200:3200:3200) (3264:3264:3264))
        (PORT d[4] (4413:4413:4413) (4413:4413:4413))
        (PORT d[5] (2576:2576:2576) (2630:2630:2630))
        (PORT d[6] (4064:4064:4064) (4027:4027:4027))
        (PORT d[7] (3363:3363:3363) (3347:3347:3347))
        (PORT d[8] (3566:3566:3566) (3643:3643:3643))
        (PORT d[9] (2205:2205:2205) (2260:2260:2260))
        (PORT d[10] (4200:4200:4200) (4238:4238:4238))
        (PORT d[11] (3134:3134:3134) (3133:3133:3133))
        (PORT d[12] (3545:3545:3545) (3579:3579:3579))
        (PORT clk (3092:3092:3092) (3199:3199:3199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2395:2395:2395))
        (PORT clk (3092:3092:3092) (3199:3199:3199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3095:3095:3095) (3203:3203:3203))
        (PORT d[0] (2955:2955:2955) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3096:3096:3096) (3204:3204:3204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3096:3096:3096) (3204:3204:3204))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3096:3096:3096) (3204:3204:3204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3096:3096:3096) (3204:3204:3204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (3640:3640:3640))
        (PORT clk (2920:2920:2920) (3001:3001:3001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6204:6204:6204) (6387:6387:6387))
        (PORT d[1] (5265:5265:5265) (5530:5530:5530))
        (PORT d[2] (4876:4876:4876) (5115:5115:5115))
        (PORT d[3] (5911:5911:5911) (6113:6113:6113))
        (PORT d[4] (4597:4597:4597) (4854:4854:4854))
        (PORT d[5] (4588:4588:4588) (4840:4840:4840))
        (PORT d[6] (5317:5317:5317) (5589:5589:5589))
        (PORT d[7] (4558:4558:4558) (4813:4813:4813))
        (PORT d[8] (6118:6118:6118) (6308:6308:6308))
        (PORT d[9] (4514:4514:4514) (4761:4761:4761))
        (PORT d[10] (6969:6969:6969) (7226:7226:7226))
        (PORT d[11] (5286:5286:5286) (5550:5550:5550))
        (PORT d[12] (4932:4932:4932) (5168:5168:5168))
        (PORT clk (2916:2916:2916) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2163:2163:2163))
        (PORT clk (2916:2916:2916) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2920:2920:2920) (3001:3001:3001))
        (PORT d[0] (4243:4243:4243) (4060:4060:4060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2921:2921:2921) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2921:2921:2921) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2921:2921:2921) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2921:2921:2921) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2487:2487:2487) (2425:2425:2425))
        (PORT datab (1630:1630:1630) (1623:1623:1623))
        (PORT datac (1602:1602:1602) (1554:1554:1554))
        (PORT datad (1806:1806:1806) (1711:1711:1711))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2408:2408:2408) (2388:2388:2388))
        (PORT clk (3139:3139:3139) (3238:3238:3238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3330:3330:3330) (3376:3376:3376))
        (PORT d[1] (2822:2822:2822) (2868:2868:2868))
        (PORT d[2] (3014:3014:3014) (3010:3010:3010))
        (PORT d[3] (3166:3166:3166) (3201:3201:3201))
        (PORT d[4] (3791:3791:3791) (3814:3814:3814))
        (PORT d[5] (2539:2539:2539) (2593:2593:2593))
        (PORT d[6] (3416:3416:3416) (3406:3406:3406))
        (PORT d[7] (2978:2978:2978) (2971:2971:2971))
        (PORT d[8] (3521:3521:3521) (3600:3600:3600))
        (PORT d[9] (2913:2913:2913) (2975:2975:2975))
        (PORT d[10] (3837:3837:3837) (3862:3862:3862))
        (PORT d[11] (3679:3679:3679) (3635:3635:3635))
        (PORT d[12] (2936:2936:2936) (2997:2997:2997))
        (PORT clk (3136:3136:3136) (3234:3234:3234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2483:2483:2483))
        (PORT clk (3136:3136:3136) (3234:3234:3234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3238:3238:3238))
        (PORT d[0] (3263:3263:3263) (3200:3200:3200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3140:3140:3140) (3239:3239:3239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3140:3140:3140) (3239:3239:3239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3140:3140:3140) (3239:3239:3239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3140:3140:3140) (3239:3239:3239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3790:3790:3790) (3668:3668:3668))
        (PORT clk (3026:3026:3026) (3071:3071:3071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5235:5235:5235) (5452:5452:5452))
        (PORT d[1] (5264:5264:5264) (5522:5522:5522))
        (PORT d[2] (5524:5524:5524) (5751:5751:5751))
        (PORT d[3] (5232:5232:5232) (5453:5453:5453))
        (PORT d[4] (4621:4621:4621) (4884:4884:4884))
        (PORT d[5] (6069:6069:6069) (6367:6367:6367))
        (PORT d[6] (4984:4984:4984) (5264:5264:5264))
        (PORT d[7] (4932:4932:4932) (5183:5183:5183))
        (PORT d[8] (5352:5352:5352) (5548:5548:5548))
        (PORT d[9] (5281:5281:5281) (5540:5540:5540))
        (PORT d[10] (6341:6341:6341) (6609:6609:6609))
        (PORT d[11] (4986:4986:4986) (5260:5260:5260))
        (PORT d[12] (6319:6319:6319) (6580:6580:6580))
        (PORT clk (3022:3022:3022) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2186:2186:2186))
        (PORT clk (3022:3022:3022) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3071:3071:3071))
        (PORT d[0] (4417:4417:4417) (4093:4093:4093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3027:3027:3027) (3072:3072:3072))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3027:3027:3027) (3072:3072:3072))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3027:3027:3027) (3072:3072:3072))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3027:3027:3027) (3072:3072:3072))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1575:1575:1575) (1492:1492:1492))
        (PORT datab (1631:1631:1631) (1625:1625:1625))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1923:1923:1923) (1836:1836:1836))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (1997:1997:1997))
        (PORT clk (2990:2990:2990) (3115:3115:3115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (3066:3066:3066))
        (PORT d[1] (3485:3485:3485) (3518:3518:3518))
        (PORT d[2] (2727:2727:2727) (2754:2754:2754))
        (PORT d[3] (2407:2407:2407) (2418:2418:2418))
        (PORT d[4] (2760:2760:2760) (2777:2777:2777))
        (PORT d[5] (3131:3131:3131) (3134:3134:3134))
        (PORT d[6] (3524:3524:3524) (3557:3557:3557))
        (PORT d[7] (3683:3683:3683) (3658:3658:3658))
        (PORT d[8] (3779:3779:3779) (3754:3754:3754))
        (PORT d[9] (2517:2517:2517) (2557:2557:2557))
        (PORT d[10] (4307:4307:4307) (4380:4380:4380))
        (PORT d[11] (3739:3739:3739) (3725:3725:3725))
        (PORT d[12] (1951:1951:1951) (2023:2023:2023))
        (PORT clk (2987:2987:2987) (3111:3111:3111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2390:2390:2390))
        (PORT clk (2987:2987:2987) (3111:3111:3111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2990:2990:2990) (3115:3115:3115))
        (PORT d[0] (3072:3072:3072) (2964:2964:2964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3116:3116:3116))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3116:3116:3116))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3116:3116:3116))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3116:3116:3116))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3328:3328:3328))
        (PORT clk (3038:3038:3038) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5978:5978:5978) (6225:6225:6225))
        (PORT d[1] (5642:5642:5642) (5895:5895:5895))
        (PORT d[2] (5927:5927:5927) (6171:6171:6171))
        (PORT d[3] (5976:5976:5976) (6127:6127:6127))
        (PORT d[4] (5261:5261:5261) (5513:5513:5513))
        (PORT d[5] (6232:6232:6232) (6477:6477:6477))
        (PORT d[6] (5743:5743:5743) (5931:5931:5931))
        (PORT d[7] (6204:6204:6204) (6452:6452:6452))
        (PORT d[8] (6249:6249:6249) (6494:6494:6494))
        (PORT d[9] (5373:5373:5373) (5676:5676:5676))
        (PORT d[10] (6347:6347:6347) (6614:6614:6614))
        (PORT d[11] (6354:6354:6354) (6651:6651:6651))
        (PORT d[12] (6324:6324:6324) (6609:6609:6609))
        (PORT clk (3034:3034:3034) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (2019:2019:2019))
        (PORT clk (3034:3034:3034) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3082:3082:3082))
        (PORT d[0] (3725:3725:3725) (3488:3488:3488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1791:1791:1791) (1811:1811:1811))
        (PORT clk (3082:3082:3082) (3190:3190:3190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3953:3953:3953) (3983:3983:3983))
        (PORT d[1] (2878:2878:2878) (2918:2918:2918))
        (PORT d[2] (3369:3369:3369) (3358:3358:3358))
        (PORT d[3] (3205:3205:3205) (3268:3268:3268))
        (PORT d[4] (4412:4412:4412) (4412:4412:4412))
        (PORT d[5] (2850:2850:2850) (2890:2890:2890))
        (PORT d[6] (4044:4044:4044) (4013:4013:4013))
        (PORT d[7] (3372:3372:3372) (3378:3378:3378))
        (PORT d[8] (3763:3763:3763) (3779:3779:3779))
        (PORT d[9] (2140:2140:2140) (2180:2180:2180))
        (PORT d[10] (3896:3896:3896) (3941:3941:3941))
        (PORT d[11] (3099:3099:3099) (3099:3099:3099))
        (PORT d[12] (2607:2607:2607) (2674:2674:2674))
        (PORT clk (3079:3079:3079) (3186:3186:3186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2295:2295:2295))
        (PORT clk (3079:3079:3079) (3186:3186:3186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3190:3190:3190))
        (PORT d[0] (3183:3183:3183) (3112:3112:3112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3191:3191:3191))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3191:3191:3191))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3191:3191:3191))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3191:3191:3191))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6425:6425:6425) (6262:6262:6262))
        (PORT clk (2995:2995:2995) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5847:5847:5847) (6042:6042:6042))
        (PORT d[1] (5578:5578:5578) (5822:5822:5822))
        (PORT d[2] (4872:4872:4872) (5098:5098:5098))
        (PORT d[3] (5910:5910:5910) (6112:6112:6112))
        (PORT d[4] (4592:4592:4592) (4844:4844:4844))
        (PORT d[5] (4883:4883:4883) (5127:5127:5127))
        (PORT d[6] (5000:5000:5000) (5284:5284:5284))
        (PORT d[7] (4544:4544:4544) (4796:4796:4796))
        (PORT d[8] (5759:5759:5759) (5952:5952:5952))
        (PORT d[9] (5914:5914:5914) (6151:6151:6151))
        (PORT d[10] (6992:6992:6992) (7249:7249:7249))
        (PORT d[11] (4951:4951:4951) (5219:5219:5219))
        (PORT d[12] (4932:4932:4932) (5168:5168:5168))
        (PORT clk (2991:2991:2991) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2177:2177:2177))
        (PORT clk (2991:2991:2991) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2995:2995:2995) (3074:3074:3074))
        (PORT d[0] (4187:4187:4187) (3873:3873:3873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2996:2996:2996) (3075:3075:3075))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2996:2996:2996) (3075:3075:3075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2996:2996:2996) (3075:3075:3075))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2996:2996:2996) (3075:3075:3075))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2123:2123:2123))
        (PORT clk (3121:3121:3121) (3219:3219:3219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3035:3035:3035))
        (PORT d[1] (3136:3136:3136) (3179:3179:3179))
        (PORT d[2] (2749:2749:2749) (2776:2776:2776))
        (PORT d[3] (2885:2885:2885) (2933:2933:2933))
        (PORT d[4] (3759:3759:3759) (3771:3771:3771))
        (PORT d[5] (2565:2565:2565) (2617:2617:2617))
        (PORT d[6] (3382:3382:3382) (3368:3368:3368))
        (PORT d[7] (2756:2756:2756) (2761:2761:2761))
        (PORT d[8] (3515:3515:3515) (3593:3593:3593))
        (PORT d[9] (2543:2543:2543) (2610:2610:2610))
        (PORT d[10] (4145:4145:4145) (4158:4158:4158))
        (PORT d[11] (3695:3695:3695) (3674:3674:3674))
        (PORT d[12] (2615:2615:2615) (2682:2682:2682))
        (PORT clk (3118:3118:3118) (3215:3215:3215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2313:2313:2313))
        (PORT clk (3118:3118:3118) (3215:3215:3215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3121:3121:3121) (3219:3219:3219))
        (PORT d[0] (3179:3179:3179) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3220:3220:3220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3220:3220:3220))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3220:3220:3220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3220:3220:3220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3796:3796:3796) (3677:3677:3677))
        (PORT clk (2959:2959:2959) (3026:3026:3026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5199:5199:5199) (5404:5404:5404))
        (PORT d[1] (4936:4936:4936) (5196:5196:5196))
        (PORT d[2] (5182:5182:5182) (5425:5425:5425))
        (PORT d[3] (5234:5234:5234) (5450:5450:5450))
        (PORT d[4] (4937:4937:4937) (5186:5186:5186))
        (PORT d[5] (5781:5781:5781) (6094:6094:6094))
        (PORT d[6] (4790:4790:4790) (4999:4999:4999))
        (PORT d[7] (4926:4926:4926) (5197:5197:5197))
        (PORT d[8] (5953:5953:5953) (6102:6102:6102))
        (PORT d[9] (5225:5225:5225) (5481:5481:5481))
        (PORT d[10] (5973:5973:5973) (6266:6266:6266))
        (PORT d[11] (4940:4940:4940) (5215:5215:5215))
        (PORT d[12] (6271:6271:6271) (6528:6528:6528))
        (PORT clk (2955:2955:2955) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2196:2196:2196))
        (PORT clk (2955:2955:2955) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (3026:3026:3026))
        (PORT d[0] (4397:4397:4397) (4164:4164:4164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3027:3027:3027))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3027:3027:3027))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3027:3027:3027))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3027:3027:3027))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2240:2240:2240) (2183:2183:2183))
        (PORT datab (1914:1914:1914) (1838:1838:1838))
        (PORT datac (1539:1539:1539) (1528:1528:1528))
        (PORT datad (1983:1983:1983) (1930:1930:1930))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2530:2530:2530))
        (PORT clk (3103:3103:3103) (3184:3184:3184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (3050:3050:3050))
        (PORT d[1] (3140:3140:3140) (3178:3178:3178))
        (PORT d[2] (2701:2701:2701) (2701:2701:2701))
        (PORT d[3] (3457:3457:3457) (3468:3468:3468))
        (PORT d[4] (3075:3075:3075) (3097:3097:3097))
        (PORT d[5] (2835:2835:2835) (2873:2873:2873))
        (PORT d[6] (3209:3209:3209) (3248:3248:3248))
        (PORT d[7] (3277:3277:3277) (3251:3251:3251))
        (PORT d[8] (3388:3388:3388) (3362:3362:3362))
        (PORT d[9] (2154:2154:2154) (2193:2193:2193))
        (PORT d[10] (4598:4598:4598) (4648:4648:4648))
        (PORT d[11] (3752:3752:3752) (3737:3737:3737))
        (PORT d[12] (2250:2250:2250) (2334:2334:2334))
        (PORT clk (3100:3100:3100) (3180:3180:3180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2548:2548:2548))
        (PORT clk (3100:3100:3100) (3180:3180:3180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3103:3103:3103) (3184:3184:3184))
        (PORT d[0] (3214:3214:3214) (3135:3135:3135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3104:3104:3104) (3185:3185:3185))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3104:3104:3104) (3185:3185:3185))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3104:3104:3104) (3185:3185:3185))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3104:3104:3104) (3185:3185:3185))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2181:2181:2181))
        (PORT clk (3022:3022:3022) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5681:5681:5681) (5935:5935:5935))
        (PORT d[1] (5638:5638:5638) (5904:5904:5904))
        (PORT d[2] (5877:5877:5877) (6114:6114:6114))
        (PORT d[3] (5125:5125:5125) (5321:5321:5321))
        (PORT d[4] (4889:4889:4889) (5152:5152:5152))
        (PORT d[5] (5899:5899:5899) (6150:6150:6150))
        (PORT d[6] (5139:5139:5139) (5346:5346:5346))
        (PORT d[7] (5621:5621:5621) (5900:5900:5900))
        (PORT d[8] (5576:5576:5576) (5845:5845:5845))
        (PORT d[9] (5696:5696:5696) (6001:6001:6001))
        (PORT d[10] (5276:5276:5276) (5573:5573:5573))
        (PORT d[11] (6147:6147:6147) (6394:6394:6394))
        (PORT d[12] (5652:5652:5652) (5954:5954:5954))
        (PORT clk (3018:3018:3018) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2321:2321:2321))
        (PORT clk (3018:3018:3018) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3022:3022:3022) (3086:3086:3086))
        (PORT d[0] (4285:4285:4285) (4251:4251:4251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3087:3087:3087))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3087:3087:3087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3087:3087:3087))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3087:3087:3087))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2238:2238:2238) (2182:2182:2182))
        (PORT datab (2231:2231:2231) (2169:2169:2169))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1944:1944:1944) (1914:1914:1914))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[9\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1901:1901:1901) (1760:1760:1760))
        (PORT datab (682:682:682) (659:659:659))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3144:3144:3144) (3063:3063:3063))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1749:1749:1749) (1722:1722:1722))
        (PORT sload (3443:3443:3443) (3729:3729:3729))
        (PORT ena (2372:2372:2372) (2329:2329:2329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1363:1363:1363))
        (PORT datab (1206:1206:1206) (1136:1136:1136))
        (PORT datac (1267:1267:1267) (1239:1239:1239))
        (PORT datad (1223:1223:1223) (1177:1177:1177))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1271:1271:1271))
        (PORT datab (1300:1300:1300) (1268:1268:1268))
        (PORT datac (670:670:670) (642:642:642))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1270:1270:1270))
        (PORT datab (708:708:708) (673:673:673))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1147:1147:1147))
        (PORT datab (1494:1494:1494) (1432:1432:1432))
        (PORT datac (1209:1209:1209) (1131:1131:1131))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2179:2179:2179) (2012:2012:2012))
        (PORT datab (968:968:968) (898:898:898))
        (PORT datac (1209:1209:1209) (1131:1131:1131))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1849:1849:1849))
        (PORT asdata (777:777:777) (772:772:772))
        (PORT ena (1830:1830:1830) (1754:1754:1754))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1307:1307:1307))
        (PORT datab (1061:1061:1061) (1052:1052:1052))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1770:1770:1770) (1667:1667:1667))
        (PORT datab (778:778:778) (747:747:747))
        (PORT datac (1338:1338:1338) (1328:1328:1328))
        (PORT datad (205:205:205) (232:232:232))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1541:1541:1541) (1448:1448:1448))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (752:752:752))
        (PORT datab (860:860:860) (889:889:889))
        (PORT datac (946:946:946) (917:917:917))
        (PORT datad (838:838:838) (874:874:874))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (980:980:980))
        (PORT datab (1158:1158:1158) (1094:1094:1094))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (838:838:838) (874:874:874))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (674:674:674))
        (PORT datab (686:686:686) (685:685:685))
        (PORT datac (814:814:814) (835:835:835))
        (PORT datad (821:821:821) (846:846:846))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (289:289:289) (362:362:362))
        (PORT datac (814:814:814) (835:835:835))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (844:844:844))
        (PORT datab (395:395:395) (389:389:389))
        (PORT datad (192:192:192) (213:213:213))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (720:720:720) (726:726:726))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2294:2294:2294))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1633:1633:1633) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (283:283:283))
        (PORT datab (1210:1210:1210) (1139:1139:1139))
        (PORT datad (1288:1288:1288) (1242:1242:1242))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1618:1618:1618))
        (PORT clk (2807:2807:2807) (3006:3006:3006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2526:2526:2526))
        (PORT d[1] (2159:2159:2159) (2076:2076:2076))
        (PORT d[2] (2832:2832:2832) (2801:2801:2801))
        (PORT d[3] (3390:3390:3390) (3416:3416:3416))
        (PORT d[4] (2628:2628:2628) (2586:2586:2586))
        (PORT d[5] (1636:1636:1636) (1602:1602:1602))
        (PORT d[6] (2958:2958:2958) (2935:2935:2935))
        (PORT d[7] (3235:3235:3235) (3182:3182:3182))
        (PORT d[8] (1839:1839:1839) (1823:1823:1823))
        (PORT d[9] (1886:1886:1886) (1831:1831:1831))
        (PORT d[10] (2192:2192:2192) (2113:2113:2113))
        (PORT d[11] (1537:1537:1537) (1544:1544:1544))
        (PORT d[12] (2597:2597:2597) (2668:2668:2668))
        (PORT clk (2804:2804:2804) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1290:1290:1290))
        (PORT clk (2804:2804:2804) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (3006:3006:3006))
        (PORT d[0] (1936:1936:1936) (1868:1868:1868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (3007:3007:3007))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (3007:3007:3007))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (3007:3007:3007))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (3007:3007:3007))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4760:4760:4760) (4623:4623:4623))
        (PORT clk (2895:2895:2895) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3624:3624:3624))
        (PORT d[1] (5200:5200:5200) (5409:5409:5409))
        (PORT d[2] (3743:3743:3743) (3919:3919:3919))
        (PORT d[3] (5248:5248:5248) (5497:5497:5497))
        (PORT d[4] (3725:3725:3725) (3878:3878:3878))
        (PORT d[5] (4049:4049:4049) (4258:4258:4258))
        (PORT d[6] (5739:5739:5739) (5905:5905:5905))
        (PORT d[7] (3775:3775:3775) (3969:3969:3969))
        (PORT d[8] (6960:6960:6960) (7187:7187:7187))
        (PORT d[9] (7373:7373:7373) (7634:7634:7634))
        (PORT d[10] (4586:4586:4586) (4847:4847:4847))
        (PORT d[11] (4057:4057:4057) (4240:4240:4240))
        (PORT d[12] (3987:3987:3987) (4164:4164:4164))
        (PORT clk (2891:2891:2891) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (1867:1867:1867))
        (PORT clk (2891:2891:2891) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2979:2979:2979))
        (PORT d[0] (6597:6597:6597) (6338:6338:6338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2896:2896:2896) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2896:2896:2896) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2896:2896:2896) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2896:2896:2896) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (1991:1991:1991))
        (PORT clk (3020:3020:3020) (3151:3151:3151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2569:2569:2569))
        (PORT d[1] (3937:3937:3937) (4022:4022:4022))
        (PORT d[2] (3254:3254:3254) (3278:3278:3278))
        (PORT d[3] (3424:3424:3424) (3450:3450:3450))
        (PORT d[4] (2598:2598:2598) (2579:2579:2579))
        (PORT d[5] (2678:2678:2678) (2687:2687:2687))
        (PORT d[6] (3321:3321:3321) (3312:3312:3312))
        (PORT d[7] (3063:3063:3063) (3067:3067:3067))
        (PORT d[8] (3203:3203:3203) (3248:3248:3248))
        (PORT d[9] (2804:2804:2804) (2707:2707:2707))
        (PORT d[10] (2531:2531:2531) (2478:2478:2478))
        (PORT d[11] (2777:2777:2777) (2756:2756:2756))
        (PORT d[12] (2553:2553:2553) (2617:2617:2617))
        (PORT clk (3017:3017:3017) (3147:3147:3147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2270:2270:2270))
        (PORT clk (3017:3017:3017) (3147:3147:3147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3151:3151:3151))
        (PORT d[0] (2344:2344:2344) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3021:3021:3021) (3152:3152:3152))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3021:3021:3021) (3152:3152:3152))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3021:3021:3021) (3152:3152:3152))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3021:3021:3021) (3152:3152:3152))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3827:3827:3827) (3727:3727:3727))
        (PORT clk (2899:2899:2899) (3000:3000:3000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3247:3247:3247))
        (PORT d[1] (3080:3080:3080) (3259:3259:3259))
        (PORT d[2] (4758:4758:4758) (4892:4892:4892))
        (PORT d[3] (3365:3365:3365) (3520:3520:3520))
        (PORT d[4] (3056:3056:3056) (3218:3218:3218))
        (PORT d[5] (4404:4404:4404) (4580:4580:4580))
        (PORT d[6] (3940:3940:3940) (4097:4097:4097))
        (PORT d[7] (3064:3064:3064) (3208:3208:3208))
        (PORT d[8] (3719:3719:3719) (3913:3913:3913))
        (PORT d[9] (3017:3017:3017) (3190:3190:3190))
        (PORT d[10] (6300:6300:6300) (6504:6504:6504))
        (PORT d[11] (4003:4003:4003) (4146:4146:4146))
        (PORT d[12] (3677:3677:3677) (3833:3833:3833))
        (PORT clk (2895:2895:2895) (2996:2996:2996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2341:2341:2341) (2274:2274:2274))
        (PORT clk (2895:2895:2895) (2996:2996:2996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (3000:3000:3000))
        (PORT d[0] (3873:3873:3873) (3669:3669:3669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2900:2900:2900) (3001:3001:3001))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2900:2900:2900) (3001:3001:3001))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2900:2900:2900) (3001:3001:3001))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2900:2900:2900) (3001:3001:3001))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (1885:1885:1885))
        (PORT clk (2790:2790:2790) (2996:2996:2996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2244:2244:2244))
        (PORT d[1] (2131:2131:2131) (2053:2053:2053))
        (PORT d[2] (2841:2841:2841) (2813:2813:2813))
        (PORT d[3] (3705:3705:3705) (3719:3719:3719))
        (PORT d[4] (2966:2966:2966) (2926:2926:2926))
        (PORT d[5] (1656:1656:1656) (1625:1625:1625))
        (PORT d[6] (2991:2991:2991) (2950:2950:2950))
        (PORT d[7] (3544:3544:3544) (3470:3470:3470))
        (PORT d[8] (2034:2034:2034) (1998:1998:1998))
        (PORT d[9] (2930:2930:2930) (2862:2862:2862))
        (PORT d[10] (2220:2220:2220) (2143:2143:2143))
        (PORT d[11] (1203:1203:1203) (1218:1218:1218))
        (PORT d[12] (2578:2578:2578) (2651:2651:2651))
        (PORT clk (2787:2787:2787) (2992:2992:2992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (1678:1678:1678))
        (PORT clk (2787:2787:2787) (2992:2992:2992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2996:2996:2996))
        (PORT d[0] (2399:2399:2399) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5082:5082:5082) (4930:4930:4930))
        (PORT clk (2863:2863:2863) (2947:2947:2947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (3828:3828:3828))
        (PORT d[1] (5174:5174:5174) (5384:5384:5384))
        (PORT d[2] (4123:4123:4123) (4298:4298:4298))
        (PORT d[3] (5234:5234:5234) (5481:5481:5481))
        (PORT d[4] (3435:3435:3435) (3610:3610:3610))
        (PORT d[5] (5479:5479:5479) (5678:5678:5678))
        (PORT d[6] (5724:5724:5724) (5889:5889:5889))
        (PORT d[7] (8682:8682:8682) (8895:8895:8895))
        (PORT d[8] (3817:3817:3817) (4042:4042:4042))
        (PORT d[9] (7372:7372:7372) (7633:7633:7633))
        (PORT d[10] (4578:4578:4578) (4838:4838:4838))
        (PORT d[11] (4043:4043:4043) (4224:4224:4224))
        (PORT d[12] (3709:3709:3709) (3892:3892:3892))
        (PORT clk (2859:2859:2859) (2943:2943:2943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (1873:1873:1873))
        (PORT clk (2859:2859:2859) (2943:2943:2943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2863:2863:2863) (2947:2947:2947))
        (PORT d[0] (3246:3246:3246) (2975:2975:2975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2864:2864:2864) (2948:2948:2948))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2864:2864:2864) (2948:2948:2948))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2864:2864:2864) (2948:2948:2948))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2864:2864:2864) (2948:2948:2948))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1635:1635:1635))
        (PORT clk (2980:2980:2980) (3105:3105:3105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2490:2490:2490))
        (PORT d[1] (3870:3870:3870) (3956:3956:3956))
        (PORT d[2] (3189:3189:3189) (3184:3184:3184))
        (PORT d[3] (4151:4151:4151) (4165:4165:4165))
        (PORT d[4] (2200:2200:2200) (2159:2159:2159))
        (PORT d[5] (2639:2639:2639) (2579:2579:2579))
        (PORT d[6] (3894:3894:3894) (3941:3941:3941))
        (PORT d[7] (2669:2669:2669) (2659:2659:2659))
        (PORT d[8] (3537:3537:3537) (3576:3576:3576))
        (PORT d[9] (2523:2523:2523) (2445:2445:2445))
        (PORT d[10] (3511:3511:3511) (3426:3426:3426))
        (PORT d[11] (3349:3349:3349) (3294:3294:3294))
        (PORT d[12] (3280:3280:3280) (3332:3332:3332))
        (PORT clk (2977:2977:2977) (3101:3101:3101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2178:2178:2178))
        (PORT clk (2977:2977:2977) (3101:3101:3101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3105:3105:3105))
        (PORT d[0] (2551:2551:2551) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3106:3106:3106))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3106:3106:3106))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3106:3106:3106))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3106:3106:3106))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3809:3809:3809) (3713:3713:3713))
        (PORT clk (2899:2899:2899) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4086:4086:4086) (4252:4252:4252))
        (PORT d[1] (6211:6211:6211) (6380:6380:6380))
        (PORT d[2] (3759:3759:3759) (3934:3934:3934))
        (PORT d[3] (5979:5979:5979) (6195:6195:6195))
        (PORT d[4] (4371:4371:4371) (4514:4514:4514))
        (PORT d[5] (3703:3703:3703) (3900:3900:3900))
        (PORT d[6] (4311:4311:4311) (4459:4459:4459))
        (PORT d[7] (3748:3748:3748) (3946:3946:3946))
        (PORT d[8] (4074:4074:4074) (4253:4253:4253))
        (PORT d[9] (3704:3704:3704) (3862:3862:3862))
        (PORT d[10] (5283:5283:5283) (5520:5520:5520))
        (PORT d[11] (3694:3694:3694) (3862:3862:3862))
        (PORT d[12] (3984:3984:3984) (4130:4130:4130))
        (PORT clk (2895:2895:2895) (2982:2982:2982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2174:2174:2174))
        (PORT clk (2895:2895:2895) (2982:2982:2982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2986:2986:2986))
        (PORT d[0] (5082:5082:5082) (4639:4639:4639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2900:2900:2900) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2900:2900:2900) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2900:2900:2900) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2900:2900:2900) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1193:1193:1193))
        (PORT datab (1221:1221:1221) (1188:1188:1188))
        (PORT datac (1039:1039:1039) (1038:1038:1038))
        (PORT datad (1558:1558:1558) (1474:1474:1474))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1038:1038:1038))
        (PORT datab (1220:1220:1220) (1188:1188:1188))
        (PORT datac (2266:2266:2266) (2206:2206:2206))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1624:1624:1624))
        (PORT clk (3104:3104:3104) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2514:2514:2514))
        (PORT d[1] (3592:3592:3592) (3695:3695:3695))
        (PORT d[2] (3234:3234:3234) (3238:3238:3238))
        (PORT d[3] (3119:3119:3119) (3164:3164:3164))
        (PORT d[4] (2284:2284:2284) (2257:2257:2257))
        (PORT d[5] (2624:2624:2624) (2563:2563:2563))
        (PORT d[6] (3560:3560:3560) (3495:3495:3495))
        (PORT d[7] (2657:2657:2657) (2647:2647:2647))
        (PORT d[8] (2278:2278:2278) (2225:2225:2225))
        (PORT d[9] (2519:2519:2519) (2434:2434:2434))
        (PORT d[10] (2229:2229:2229) (2156:2156:2156))
        (PORT d[11] (2169:2169:2169) (2147:2147:2147))
        (PORT d[12] (3250:3250:3250) (3298:3298:3298))
        (PORT clk (3101:3101:3101) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1604:1604:1604))
        (PORT clk (3101:3101:3101) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3104:3104:3104) (3229:3229:3229))
        (PORT d[0] (3108:3108:3108) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3105:3105:3105) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3105:3105:3105) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3105:3105:3105) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3105:3105:3105) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4080:4080:4080) (3971:3971:3971))
        (PORT clk (2900:2900:2900) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4072:4072:4072) (4237:4237:4237))
        (PORT d[1] (3765:3765:3765) (3917:3917:3917))
        (PORT d[2] (3733:3733:3733) (3910:3910:3910))
        (PORT d[3] (5961:5961:5961) (6187:6187:6187))
        (PORT d[4] (4009:4009:4009) (4161:4161:4161))
        (PORT d[5] (3731:3731:3731) (3930:3930:3930))
        (PORT d[6] (4223:4223:4223) (4442:4442:4442))
        (PORT d[7] (3747:3747:3747) (3945:3945:3945))
        (PORT d[8] (4775:4775:4775) (4953:4953:4953))
        (PORT d[9] (3707:3707:3707) (3867:3867:3867))
        (PORT d[10] (5250:5250:5250) (5489:5489:5489))
        (PORT d[11] (4000:4000:4000) (4152:4152:4152))
        (PORT d[12] (3998:3998:3998) (4144:4144:4144))
        (PORT clk (2896:2896:2896) (2982:2982:2982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (1899:1899:1899))
        (PORT clk (2896:2896:2896) (2982:2982:2982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2900:2900:2900) (2986:2986:2986))
        (PORT d[0] (5588:5588:5588) (5442:5442:5442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2901:2901:2901) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2901:2901:2901) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2901:2901:2901) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2901:2901:2901) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2178:2178:2178))
        (PORT clk (2452:2452:2452) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2188:2188:2188))
        (PORT d[1] (3353:3353:3353) (3325:3325:3325))
        (PORT d[2] (2871:2871:2871) (2837:2837:2837))
        (PORT d[3] (2774:2774:2774) (2804:2804:2804))
        (PORT d[4] (3331:3331:3331) (3286:3286:3286))
        (PORT d[5] (1625:1625:1625) (1592:1592:1592))
        (PORT d[6] (1104:1104:1104) (1104:1104:1104))
        (PORT d[7] (1994:1994:1994) (1948:1948:1948))
        (PORT d[8] (1813:1813:1813) (1806:1806:1806))
        (PORT d[9] (1925:1925:1925) (1874:1874:1874))
        (PORT d[10] (2577:2577:2577) (2511:2511:2511))
        (PORT d[11] (1138:1138:1138) (1144:1144:1144))
        (PORT d[12] (1162:1162:1162) (1175:1175:1175))
        (PORT clk (2449:2449:2449) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1054:1054:1054) (988:988:988))
        (PORT clk (2449:2449:2449) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2661:2661:2661))
        (PORT d[0] (1589:1589:1589) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5091:5091:5091) (4941:4941:4941))
        (PORT clk (2936:2936:2936) (3001:3001:3001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5499:5499:5499) (5659:5659:5659))
        (PORT d[1] (4837:4837:4837) (5047:5047:5047))
        (PORT d[2] (3750:3750:3750) (3944:3944:3944))
        (PORT d[3] (8108:8108:8108) (8328:8328:8328))
        (PORT d[4] (3712:3712:3712) (3865:3865:3865))
        (PORT d[5] (5451:5451:5451) (5650:5650:5650))
        (PORT d[6] (5398:5398:5398) (5570:5570:5570))
        (PORT d[7] (8333:8333:8333) (8554:8554:8554))
        (PORT d[8] (6608:6608:6608) (6842:6842:6842))
        (PORT d[9] (7031:7031:7031) (7303:7303:7303))
        (PORT d[10] (4888:4888:4888) (5144:5144:5144))
        (PORT d[11] (4336:4336:4336) (4490:4490:4490))
        (PORT d[12] (4005:4005:4005) (4172:4172:4172))
        (PORT clk (2932:2932:2932) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (1886:1886:1886))
        (PORT clk (2932:2932:2932) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (3001:3001:3001))
        (PORT d[0] (2520:2520:2520) (2347:2347:2347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (803:803:803))
        (PORT datab (754:754:754) (770:770:770))
        (PORT datac (1227:1227:1227) (1170:1170:1170))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2030:2030:2030) (2007:2007:2007))
        (PORT clk (2941:2941:2941) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2567:2567:2567))
        (PORT d[1] (3942:3942:3942) (4024:4024:4024))
        (PORT d[2] (3525:3525:3525) (3506:3506:3506))
        (PORT d[3] (3458:3458:3458) (3499:3499:3499))
        (PORT d[4] (2591:2591:2591) (2572:2572:2572))
        (PORT d[5] (3305:3305:3305) (3267:3267:3267))
        (PORT d[6] (3925:3925:3925) (3971:3971:3971))
        (PORT d[7] (3024:3024:3024) (3028:3028:3028))
        (PORT d[8] (3143:3143:3143) (3188:3188:3188))
        (PORT d[9] (2804:2804:2804) (2711:2711:2711))
        (PORT d[10] (2550:2550:2550) (2483:2483:2483))
        (PORT d[11] (3080:3080:3080) (3050:3050:3050))
        (PORT d[12] (2295:2295:2295) (2376:2376:2376))
        (PORT clk (2938:2938:2938) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2085:2085:2085))
        (PORT clk (2938:2938:2938) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3078:3078:3078))
        (PORT d[0] (3119:3119:3119) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3820:3820:3820) (3720:3720:3720))
        (PORT clk (2891:2891:2891) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3205:3205:3205))
        (PORT d[1] (3101:3101:3101) (3281:3281:3281))
        (PORT d[2] (4421:4421:4421) (4576:4576:4576))
        (PORT d[3] (3083:3083:3083) (3258:3258:3258))
        (PORT d[4] (5050:5050:5050) (5173:5173:5173))
        (PORT d[5] (4451:4451:4451) (4628:4628:4628))
        (PORT d[6] (4280:4280:4280) (4429:4429:4429))
        (PORT d[7] (4720:4720:4720) (4876:4876:4876))
        (PORT d[8] (4761:4761:4761) (4912:4912:4912))
        (PORT d[9] (3041:3041:3041) (3221:3221:3221))
        (PORT d[10] (6293:6293:6293) (6496:6496:6496))
        (PORT d[11] (3953:3953:3953) (4099:4099:4099))
        (PORT d[12] (3599:3599:3599) (3757:3757:3757))
        (PORT clk (2887:2887:2887) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2246:2246:2246))
        (PORT clk (2887:2887:2887) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2891:2891:2891) (2981:2981:2981))
        (PORT d[0] (3705:3705:3705) (3468:3468:3468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2892:2892:2892) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2892:2892:2892) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2892:2892:2892) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2892:2892:2892) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (787:787:787) (794:794:794))
        (PORT clk (2588:2588:2588) (2730:2730:2730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2065:2065:2065))
        (PORT d[1] (3019:3019:3019) (3004:3004:3004))
        (PORT d[2] (3435:3435:3435) (3322:3322:3322))
        (PORT d[3] (1413:1413:1413) (1403:1403:1403))
        (PORT d[4] (1651:1651:1651) (1600:1600:1600))
        (PORT d[5] (1821:1821:1821) (1742:1742:1742))
        (PORT d[6] (1077:1077:1077) (1074:1074:1074))
        (PORT d[7] (1336:1336:1336) (1325:1325:1325))
        (PORT d[8] (2134:2134:2134) (2111:2111:2111))
        (PORT d[9] (2273:2273:2273) (2234:2234:2234))
        (PORT d[10] (2492:2492:2492) (2384:2384:2384))
        (PORT d[11] (1167:1167:1167) (1177:1177:1177))
        (PORT d[12] (1508:1508:1508) (1516:1516:1516))
        (PORT clk (2585:2585:2585) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1318:1318:1318) (1231:1231:1231))
        (PORT clk (2585:2585:2585) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2588:2588:2588) (2730:2730:2730))
        (PORT d[0] (2021:2021:2021) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2589:2589:2589) (2731:2731:2731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2589:2589:2589) (2731:2731:2731))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2589:2589:2589) (2731:2731:2731))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2589:2589:2589) (2731:2731:2731))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (3614:3614:3614))
        (PORT clk (2843:2843:2843) (3027:3027:3027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5168:5168:5168) (5336:5336:5336))
        (PORT d[1] (4487:4487:4487) (4702:4702:4702))
        (PORT d[2] (7929:7929:7929) (8139:8139:8139))
        (PORT d[3] (7755:7755:7755) (7985:7985:7985))
        (PORT d[4] (7450:7450:7450) (7721:7721:7721))
        (PORT d[5] (4808:4808:4808) (5032:5032:5032))
        (PORT d[6] (5063:5063:5063) (5248:5248:5248))
        (PORT d[7] (4064:4064:4064) (4271:4271:4271))
        (PORT d[8] (6553:6553:6553) (6782:6782:6782))
        (PORT d[9] (6692:6692:6692) (6968:6968:6968))
        (PORT d[10] (4907:4907:4907) (5165:5165:5165))
        (PORT d[11] (7971:7971:7971) (8223:8223:8223))
        (PORT d[12] (5089:5089:5089) (5270:5270:5270))
        (PORT clk (2839:2839:2839) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (1922:1922:1922))
        (PORT clk (2839:2839:2839) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2843:2843:2843) (3027:3027:3027))
        (PORT d[0] (4879:4879:4879) (4548:4548:4548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (652:652:652))
        (PORT datab (1077:1077:1077) (1068:1068:1068))
        (PORT datac (2241:2241:2241) (2177:2177:2177))
        (PORT datad (382:382:382) (360:360:360))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (806:806:806))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (2919:2919:2919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1311:1311:1311) (1259:1259:1259))
        (PORT sload (2694:2694:2694) (2823:2823:2823))
        (PORT ena (2139:2139:2139) (2145:2145:2145))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1233:1233:1233))
        (PORT datab (394:394:394) (387:387:387))
        (PORT datac (785:785:785) (801:801:801))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (286:286:286))
        (PORT datab (1033:1033:1033) (1005:1005:1005))
        (PORT datac (950:950:950) (934:934:934))
        (PORT datad (643:643:643) (612:612:612))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (974:974:974))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (872:872:872) (807:807:807))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1063:1063:1063))
        (PORT datab (1229:1229:1229) (1169:1169:1169))
        (PORT datac (1653:1653:1653) (1521:1521:1521))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (569:569:569))
        (PORT datab (1378:1378:1378) (1272:1272:1272))
        (PORT datac (1174:1174:1174) (1122:1122:1122))
        (PORT datad (357:357:357) (338:338:338))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2247:2247:2247))
        (PORT asdata (1111:1111:1111) (1088:1088:1088))
        (PORT ena (2149:2149:2149) (2056:2056:2056))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (674:674:674))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (1036:1036:1036) (1027:1027:1027))
        (PORT datad (1044:1044:1044) (1048:1048:1048))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1035:1035:1035))
        (PORT datab (926:926:926) (878:878:878))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1147:1147:1147))
        (PORT datab (302:302:302) (371:371:371))
        (PORT datac (772:772:772) (787:787:787))
        (PORT datad (790:790:790) (824:824:824))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (865:865:865))
        (PORT datab (693:693:693) (679:679:679))
        (PORT datac (863:863:863) (820:820:820))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1069:1069:1069))
        (PORT datab (548:548:548) (606:606:606))
        (PORT datac (698:698:698) (665:665:665))
        (PORT datad (866:866:866) (799:799:799))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (363:363:363))
        (PORT datac (511:511:511) (572:572:572))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1233:1233:1233))
        (PORT datab (1342:1342:1342) (1302:1302:1302))
        (PORT datad (924:924:924) (857:857:857))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[8\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (635:635:635))
        (PORT datab (1443:1443:1443) (1298:1298:1298))
        (PORT datac (682:682:682) (672:672:672))
        (PORT datad (879:879:879) (814:814:814))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2718:2718:2718))
        (PORT clk (3054:3054:3054) (3174:3174:3174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3327:3327:3327))
        (PORT d[1] (3188:3188:3188) (3230:3230:3230))
        (PORT d[2] (2774:2774:2774) (2801:2801:2801))
        (PORT d[3] (2841:2841:2841) (2891:2891:2891))
        (PORT d[4] (3491:3491:3491) (3523:3523:3523))
        (PORT d[5] (2551:2551:2551) (2604:2604:2604))
        (PORT d[6] (3105:3105:3105) (3103:3103:3103))
        (PORT d[7] (2722:2722:2722) (2729:2729:2729))
        (PORT d[8] (3518:3518:3518) (3597:3597:3597))
        (PORT d[9] (2888:2888:2888) (2947:2947:2947))
        (PORT d[10] (4519:4519:4519) (4515:4515:4515))
        (PORT d[11] (3662:3662:3662) (3639:3639:3639))
        (PORT d[12] (3258:3258:3258) (3310:3310:3310))
        (PORT clk (3051:3051:3051) (3170:3170:3170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2704:2704:2704))
        (PORT clk (3051:3051:3051) (3170:3170:3170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3054:3054:3054) (3174:3174:3174))
        (PORT d[0] (3241:3241:3241) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3055:3055:3055) (3175:3175:3175))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3055:3055:3055) (3175:3175:3175))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3055:3055:3055) (3175:3175:3175))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3055:3055:3055) (3175:3175:3175))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3795:3795:3795) (3675:3675:3675))
        (PORT clk (3033:3033:3033) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5189:5189:5189) (5404:5404:5404))
        (PORT d[1] (5258:5258:5258) (5516:5516:5516))
        (PORT d[2] (5188:5188:5188) (5427:5427:5427))
        (PORT d[3] (5274:5274:5274) (5493:5493:5493))
        (PORT d[4] (4630:4630:4630) (4894:4894:4894))
        (PORT d[5] (5764:5764:5764) (6079:6079:6079))
        (PORT d[6] (5024:5024:5024) (5303:5303:5303))
        (PORT d[7] (4913:4913:4913) (5186:5186:5186))
        (PORT d[8] (5046:5046:5046) (5250:5250:5250))
        (PORT d[9] (5240:5240:5240) (5498:5498:5498))
        (PORT d[10] (5715:5715:5715) (6030:6030:6030))
        (PORT d[11] (4947:4947:4947) (5222:5222:5222))
        (PORT d[12] (6279:6279:6279) (6537:6537:6537))
        (PORT clk (3029:3029:3029) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2171:2171:2171))
        (PORT clk (3029:3029:3029) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3033:3033:3033) (3078:3078:3078))
        (PORT d[0] (4123:4123:4123) (3821:3821:3821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3034:3034:3034) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3034:3034:3034) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3034:3034:3034) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3034:3034:3034) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2340:2340:2340))
        (PORT clk (2974:2974:2974) (3134:3134:3134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3654:3654:3654) (3724:3724:3724))
        (PORT d[1] (2921:2921:2921) (2988:2988:2988))
        (PORT d[2] (3701:3701:3701) (3702:3702:3702))
        (PORT d[3] (3647:3647:3647) (3739:3739:3739))
        (PORT d[4] (3441:3441:3441) (3422:3422:3422))
        (PORT d[5] (2552:2552:2552) (2597:2597:2597))
        (PORT d[6] (2416:2416:2416) (2409:2409:2409))
        (PORT d[7] (3703:3703:3703) (3698:3698:3698))
        (PORT d[8] (3466:3466:3466) (3516:3516:3516))
        (PORT d[9] (3086:3086:3086) (3090:3090:3090))
        (PORT d[10] (3947:3947:3947) (3873:3873:3873))
        (PORT d[11] (3769:3769:3769) (3738:3738:3738))
        (PORT d[12] (2223:2223:2223) (2287:2287:2287))
        (PORT clk (2971:2971:2971) (3130:3130:3130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2311:2311:2311))
        (PORT clk (2971:2971:2971) (3130:3130:3130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3134:3134:3134))
        (PORT d[0] (2929:2929:2929) (2887:2887:2887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3135:3135:3135))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3135:3135:3135))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3135:3135:3135))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3135:3135:3135))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5744:5744:5744) (5607:5607:5607))
        (PORT clk (2980:2980:2980) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6820:6820:6820) (6983:6983:6983))
        (PORT d[1] (6262:6262:6262) (6492:6492:6492))
        (PORT d[2] (4543:4543:4543) (4794:4794:4794))
        (PORT d[3] (6583:6583:6583) (6768:6768:6768))
        (PORT d[4] (4950:4950:4950) (5200:5200:5200))
        (PORT d[5] (4585:4585:4585) (4842:4842:4842))
        (PORT d[6] (4455:4455:4455) (4642:4642:4642))
        (PORT d[7] (4553:4553:4553) (4807:4807:4807))
        (PORT d[8] (6878:6878:6878) (7064:7064:7064))
        (PORT d[9] (4884:4884:4884) (5129:5129:5129))
        (PORT d[10] (7633:7633:7633) (7869:7869:7869))
        (PORT d[11] (4568:4568:4568) (4819:4819:4819))
        (PORT d[12] (4550:4550:4550) (4801:4801:4801))
        (PORT clk (2976:2976:2976) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2167:2167:2167))
        (PORT clk (2976:2976:2976) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3048:3048:3048))
        (PORT d[0] (4232:4232:4232) (4036:4036:4036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2262:2262:2262))
        (PORT clk (3038:3038:3038) (3158:3158:3158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3433:3433:3433))
        (PORT d[1] (2770:2770:2770) (2804:2804:2804))
        (PORT d[2] (2736:2736:2736) (2766:2766:2766))
        (PORT d[3] (2692:2692:2692) (2692:2692:2692))
        (PORT d[4] (2697:2697:2697) (2706:2706:2706))
        (PORT d[5] (2764:2764:2764) (2784:2784:2784))
        (PORT d[6] (3460:3460:3460) (3470:3470:3470))
        (PORT d[7] (3047:3047:3047) (3040:3040:3040))
        (PORT d[8] (3063:3063:3063) (3038:3038:3038))
        (PORT d[9] (1823:1823:1823) (1864:1864:1864))
        (PORT d[10] (4576:4576:4576) (4618:4618:4618))
        (PORT d[11] (3401:3401:3401) (3383:3383:3383))
        (PORT d[12] (1901:1901:1901) (1977:1977:1977))
        (PORT clk (3035:3035:3035) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2282:2282:2282))
        (PORT clk (3035:3035:3035) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3158:3158:3158))
        (PORT d[0] (2556:2556:2556) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3159:3159:3159))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3159:3159:3159))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3159:3159:3159))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3159:3159:3159))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (2983:2983:2983))
        (PORT clk (2984:2984:2984) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6237:6237:6237) (6457:6457:6457))
        (PORT d[1] (5925:5925:5925) (6180:6180:6180))
        (PORT d[2] (6573:6573:6573) (6790:6790:6790))
        (PORT d[3] (6309:6309:6309) (6456:6456:6456))
        (PORT d[4] (5005:5005:5005) (5279:5279:5279))
        (PORT d[5] (6556:6556:6556) (6790:6790:6790))
        (PORT d[6] (5823:5823:5823) (6008:6008:6008))
        (PORT d[7] (6879:6879:6879) (7096:7096:7096))
        (PORT d[8] (5245:5245:5245) (5499:5499:5499))
        (PORT d[9] (5706:5706:5706) (5997:5997:5997))
        (PORT d[10] (7022:7022:7022) (7274:7274:7274))
        (PORT d[11] (6976:6976:6976) (7242:7242:7242))
        (PORT d[12] (7027:7027:7027) (7304:7304:7304))
        (PORT clk (2980:2980:2980) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2106:2106:2106))
        (PORT clk (2980:2980:2980) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3029:3029:3029))
        (PORT d[0] (6179:6179:6179) (5736:5736:5736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2985:2985:2985) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2985:2985:2985) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2985:2985:2985) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2985:2985:2985) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1905:1905:1905) (1871:1871:1871))
        (PORT datab (1104:1104:1104) (1115:1115:1115))
        (PORT datac (1924:1924:1924) (1855:1855:1855))
        (PORT datad (1879:1879:1879) (1793:1793:1793))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2646:2646:2646))
        (PORT clk (3106:3106:3106) (3196:3196:3196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3967:3967:3967) (4038:4038:4038))
        (PORT d[1] (3885:3885:3885) (3955:3955:3955))
        (PORT d[2] (3518:3518:3518) (3573:3573:3573))
        (PORT d[3] (3610:3610:3610) (3699:3699:3699))
        (PORT d[4] (2723:2723:2723) (2733:2733:2733))
        (PORT d[5] (3997:3997:3997) (3954:3954:3954))
        (PORT d[6] (2837:2837:2837) (2872:2872:2872))
        (PORT d[7] (3460:3460:3460) (3507:3507:3507))
        (PORT d[8] (2818:2818:2818) (2864:2864:2864))
        (PORT d[9] (3059:3059:3059) (3055:3055:3055))
        (PORT d[10] (2843:2843:2843) (2858:2858:2858))
        (PORT d[11] (3540:3540:3540) (3565:3565:3565))
        (PORT d[12] (2529:2529:2529) (2594:2594:2594))
        (PORT clk (3103:3103:3103) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2481:2481:2481))
        (PORT clk (3103:3103:3103) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3106:3106:3106) (3196:3196:3196))
        (PORT d[0] (3145:3145:3145) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3197:3197:3197))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3197:3197:3197))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3197:3197:3197))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3197:3197:3197))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4436:4436:4436) (4333:4333:4333))
        (PORT clk (3071:3071:3071) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5109:5109:5109) (5269:5269:5269))
        (PORT d[1] (5570:5570:5570) (5786:5786:5786))
        (PORT d[2] (4394:4394:4394) (4588:4588:4588))
        (PORT d[3] (4426:4426:4426) (4608:4608:4608))
        (PORT d[4] (4178:4178:4178) (4402:4402:4402))
        (PORT d[5] (4153:4153:4153) (4378:4378:4378))
        (PORT d[6] (5766:5766:5766) (5928:5928:5928))
        (PORT d[7] (4147:4147:4147) (4371:4371:4371))
        (PORT d[8] (7831:7831:7831) (7980:7980:7980))
        (PORT d[9] (4478:4478:4478) (4696:4696:4696))
        (PORT d[10] (4542:4542:4542) (4800:4800:4800))
        (PORT d[11] (4245:4245:4245) (4469:4469:4469))
        (PORT d[12] (4141:4141:4141) (4356:4356:4356))
        (PORT clk (3067:3067:3067) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2246:2246:2246))
        (PORT clk (3067:3067:3067) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3106:3106:3106))
        (PORT d[0] (4615:4615:4615) (4450:4450:4450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2142:2142:2142) (2150:2150:2150))
        (PORT datab (1100:1100:1100) (1111:1111:1111))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (2044:2044:2044) (2015:2015:2015))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2769:2769:2769))
        (PORT clk (2945:2945:2945) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (3038:3038:3038))
        (PORT d[1] (2891:2891:2891) (2944:2944:2944))
        (PORT d[2] (3043:3043:3043) (3051:3051:3051))
        (PORT d[3] (2409:2409:2409) (2427:2427:2427))
        (PORT d[4] (3051:3051:3051) (3056:3056:3056))
        (PORT d[5] (2857:2857:2857) (2887:2887:2887))
        (PORT d[6] (3773:3773:3773) (3783:3783:3783))
        (PORT d[7] (3659:3659:3659) (3632:3632:3632))
        (PORT d[8] (3392:3392:3392) (3379:3379:3379))
        (PORT d[9] (2484:2484:2484) (2524:2524:2524))
        (PORT d[10] (4300:4300:4300) (4363:4363:4363))
        (PORT d[11] (3486:3486:3486) (3494:3494:3494))
        (PORT d[12] (1934:1934:1934) (2007:2007:2007))
        (PORT clk (2942:2942:2942) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2163:2163:2163))
        (PORT clk (2942:2942:2942) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (3078:3078:3078))
        (PORT d[0] (3053:3053:3053) (2956:2956:2956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2946:2946:2946) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2946:2946:2946) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2946:2946:2946) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2946:2946:2946) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3320:3320:3320))
        (PORT clk (3004:3004:3004) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5317:5317:5317) (5573:5573:5573))
        (PORT d[1] (5650:5650:5650) (5913:5913:5913))
        (PORT d[2] (5599:5599:5599) (5856:5856:5856))
        (PORT d[3] (5651:5651:5651) (5818:5818:5818))
        (PORT d[4] (5223:5223:5223) (5461:5461:5461))
        (PORT d[5] (5947:5947:5947) (6206:6206:6206))
        (PORT d[6] (5124:5124:5124) (5332:5332:5332))
        (PORT d[7] (6215:6215:6215) (6460:6460:6460))
        (PORT d[8] (6201:6201:6201) (6445:6445:6445))
        (PORT d[9] (6087:6087:6087) (6390:6390:6390))
        (PORT d[10] (6257:6257:6257) (6509:6509:6509))
        (PORT d[11] (6345:6345:6345) (6640:6640:6640))
        (PORT d[12] (6372:6372:6372) (6655:6655:6655))
        (PORT clk (3000:3000:3000) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2006:2006:2006))
        (PORT clk (3000:3000:3000) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3048:3048:3048))
        (PORT d[0] (3771:3771:3771) (3535:3535:3535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2406:2406:2406))
        (PORT clk (3026:3026:3026) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3831:3831:3831) (3821:3821:3821))
        (PORT d[1] (3307:3307:3307) (3407:3407:3407))
        (PORT d[2] (3781:3781:3781) (3851:3851:3851))
        (PORT d[3] (3389:3389:3389) (3405:3405:3405))
        (PORT d[4] (2668:2668:2668) (2643:2643:2643))
        (PORT d[5] (2895:2895:2895) (2967:2967:2967))
        (PORT d[6] (3239:3239:3239) (3289:3289:3289))
        (PORT d[7] (3079:3079:3079) (3101:3101:3101))
        (PORT d[8] (2774:2774:2774) (2779:2779:2779))
        (PORT d[9] (2333:2333:2333) (2320:2320:2320))
        (PORT d[10] (3412:3412:3412) (3385:3385:3385))
        (PORT d[11] (3442:3442:3442) (3435:3435:3435))
        (PORT d[12] (2327:2327:2327) (2419:2419:2419))
        (PORT clk (3023:3023:3023) (3127:3127:3127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2305:2305:2305))
        (PORT clk (3023:3023:3023) (3127:3127:3127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3131:3131:3131))
        (PORT d[0] (3250:3250:3250) (3201:3201:3201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3027:3027:3027) (3132:3132:3132))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3027:3027:3027) (3132:3132:3132))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3027:3027:3027) (3132:3132:3132))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3027:3027:3027) (3132:3132:3132))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4243:4243:4243) (4155:4155:4155))
        (PORT clk (2986:2986:2986) (3062:3062:3062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4550:4550:4550) (4776:4776:4776))
        (PORT d[1] (6632:6632:6632) (6850:6850:6850))
        (PORT d[2] (4793:4793:4793) (4983:4983:4983))
        (PORT d[3] (6530:6530:6530) (6724:6724:6724))
        (PORT d[4] (4863:4863:4863) (5076:5076:5076))
        (PORT d[5] (4444:4444:4444) (4651:4651:4651))
        (PORT d[6] (3856:3856:3856) (4077:4077:4077))
        (PORT d[7] (4106:4106:4106) (4333:4333:4333))
        (PORT d[8] (4178:4178:4178) (4379:4379:4379))
        (PORT d[9] (3794:3794:3794) (4006:4006:4006))
        (PORT d[10] (4322:4322:4322) (4495:4495:4495))
        (PORT d[11] (5887:5887:5887) (6123:6123:6123))
        (PORT d[12] (6295:6295:6295) (6527:6527:6527))
        (PORT clk (2982:2982:2982) (3058:3058:3058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2251:2251:2251))
        (PORT clk (2982:2982:2982) (3058:3058:3058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2986:2986:2986) (3062:3062:3062))
        (PORT d[0] (3586:3586:3586) (3517:3517:3517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3063:3063:3063))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3063:3063:3063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3063:3063:3063))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3063:3063:3063))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (2990:2990:2990))
        (PORT clk (3031:3031:3031) (3146:3146:3146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3317:3317:3317))
        (PORT d[1] (2935:2935:2935) (3001:3001:3001))
        (PORT d[2] (3101:3101:3101) (3113:3113:3113))
        (PORT d[3] (3101:3101:3101) (3124:3124:3124))
        (PORT d[4] (3467:3467:3467) (3503:3503:3503))
        (PORT d[5] (2536:2536:2536) (2591:2591:2591))
        (PORT d[6] (3419:3419:3419) (3405:3405:3405))
        (PORT d[7] (2724:2724:2724) (2731:2731:2731))
        (PORT d[8] (3805:3805:3805) (3869:3869:3869))
        (PORT d[9] (2560:2560:2560) (2626:2626:2626))
        (PORT d[10] (3857:3857:3857) (3879:3879:3879))
        (PORT d[11] (3416:3416:3416) (3419:3419:3419))
        (PORT d[12] (2953:2953:2953) (3016:3016:3016))
        (PORT clk (3028:3028:3028) (3142:3142:3142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2319:2319:2319))
        (PORT clk (3028:3028:3028) (3142:3142:3142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3146:3146:3146))
        (PORT d[0] (3200:3200:3200) (3148:3148:3148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3147:3147:3147))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3147:3147:3147))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3147:3147:3147))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3147:3147:3147))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4108:4108:4108) (3968:3968:3968))
        (PORT clk (2950:2950:2950) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4909:4909:4909) (5140:5140:5140))
        (PORT d[1] (4918:4918:4918) (5185:5185:5185))
        (PORT d[2] (4879:4879:4879) (5141:5141:5141))
        (PORT d[3] (4870:4870:4870) (5097:5097:5097))
        (PORT d[4] (4950:4950:4950) (5199:5199:5199))
        (PORT d[5] (5734:5734:5734) (6046:6046:6046))
        (PORT d[6] (4830:4830:4830) (5030:5030:5030))
        (PORT d[7] (4931:4931:4931) (5203:5203:5203))
        (PORT d[8] (5112:5112:5112) (5310:5310:5310))
        (PORT d[9] (4885:4885:4885) (5152:5152:5152))
        (PORT d[10] (5642:5642:5642) (5949:5949:5949))
        (PORT d[11] (5000:5000:5000) (5273:5273:5273))
        (PORT d[12] (5958:5958:5958) (6229:6229:6229))
        (PORT clk (2946:2946:2946) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (1959:1959:1959))
        (PORT clk (2946:2946:2946) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3009:3009:3009))
        (PORT d[0] (4434:4434:4434) (4200:4200:4200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2951:2951:2951) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2951:2951:2951) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2951:2951:2951) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2951:2951:2951) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2604:2604:2604))
        (PORT clk (2927:2927:2927) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3605:3605:3605) (3657:3657:3657))
        (PORT d[1] (3229:3229:3229) (3285:3285:3285))
        (PORT d[2] (3408:3408:3408) (3429:3429:3429))
        (PORT d[3] (3231:3231:3231) (3294:3294:3294))
        (PORT d[4] (3402:3402:3402) (3408:3408:3408))
        (PORT d[5] (2179:2179:2179) (2217:2217:2217))
        (PORT d[6] (2533:2533:2533) (2549:2549:2549))
        (PORT d[7] (4012:4012:4012) (3993:3993:3993))
        (PORT d[8] (3467:3467:3467) (3514:3514:3514))
        (PORT d[9] (2775:2775:2775) (2798:2798:2798))
        (PORT d[10] (4528:4528:4528) (4548:4548:4548))
        (PORT d[11] (3487:3487:3487) (3481:3481:3481))
        (PORT d[12] (2209:2209:2209) (2270:2270:2270))
        (PORT clk (2924:2924:2924) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2302:2302:2302))
        (PORT clk (2924:2924:2924) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (3086:3086:3086))
        (PORT d[0] (3123:3123:3123) (3037:3037:3037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2928:2928:2928) (3087:3087:3087))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2928:2928:2928) (3087:3087:3087))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2928:2928:2928) (3087:3087:3087))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2928:2928:2928) (3087:3087:3087))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6025:6025:6025) (5853:5853:5853))
        (PORT clk (2940:2940:2940) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6504:6504:6504) (6678:6678:6678))
        (PORT d[1] (5969:5969:5969) (6217:6217:6217))
        (PORT d[2] (4851:4851:4851) (5084:5084:5084))
        (PORT d[3] (6255:6255:6255) (6453:6453:6453))
        (PORT d[4] (4589:4589:4589) (4852:4852:4852))
        (PORT d[5] (4556:4556:4556) (4811:4811:4811))
        (PORT d[6] (5662:5662:5662) (5922:5922:5922))
        (PORT d[7] (4562:4562:4562) (4820:4820:4820))
        (PORT d[8] (6502:6502:6502) (6683:6683:6683))
        (PORT d[9] (4511:4511:4511) (4762:4762:4762))
        (PORT d[10] (7635:7635:7635) (7868:7868:7868))
        (PORT d[11] (4950:4950:4950) (5232:5232:5232))
        (PORT d[12] (4527:4527:4527) (4770:4770:4770))
        (PORT clk (2936:2936:2936) (3026:3026:3026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (1946:1946:1946))
        (PORT clk (2936:2936:2936) (3026:3026:3026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (3030:3030:3030))
        (PORT d[0] (4801:4801:4801) (4484:4484:4484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1898:1898:1898) (1863:1863:1863))
        (PORT datab (1101:1101:1101) (1112:1112:1112))
        (PORT datac (2363:2363:2363) (2330:2330:2330))
        (PORT datad (2090:2090:2090) (2071:2071:2071))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1906:1906:1906) (1872:1872:1872))
        (PORT datab (1934:1934:1934) (1878:1878:1878))
        (PORT datac (1789:1789:1789) (1773:1773:1773))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[8\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1077:1077:1077) (1082:1082:1082))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2931:2931:2931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1258:1258:1258) (1186:1186:1186))
        (PORT sload (2135:2135:2135) (2229:2229:2229))
        (PORT ena (2744:2744:2744) (2706:2706:2706))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1243:1243:1243))
        (PORT datab (732:732:732) (682:682:682))
        (PORT datac (849:849:849) (810:810:810))
        (PORT datad (1120:1120:1120) (1046:1046:1046))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[8\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1019:1019:1019))
        (PORT datab (735:735:735) (685:685:685))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1646:1646:1646))
        (PORT asdata (584:584:584) (612:612:612))
        (PORT ena (1754:1754:1754) (1644:1644:1644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3439:3439:3439))
        (PORT clk (3068:3068:3068) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3371:3371:3371))
        (PORT d[1] (3148:3148:3148) (3181:3181:3181))
        (PORT d[2] (2635:2635:2635) (2622:2622:2622))
        (PORT d[3] (2409:2409:2409) (2428:2428:2428))
        (PORT d[4] (3026:3026:3026) (3036:3036:3036))
        (PORT d[5] (2557:2557:2557) (2610:2610:2610))
        (PORT d[6] (3175:3175:3175) (3216:3216:3216))
        (PORT d[7] (3358:3358:3358) (3340:3340:3340))
        (PORT d[8] (2998:2998:2998) (2979:2979:2979))
        (PORT d[9] (2151:2151:2151) (2202:2202:2202))
        (PORT d[10] (4287:4287:4287) (4348:4348:4348))
        (PORT d[11] (3830:3830:3830) (3827:3827:3827))
        (PORT d[12] (2245:2245:2245) (2330:2330:2330))
        (PORT clk (3065:3065:3065) (3151:3151:3151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2534:2534:2534))
        (PORT clk (3065:3065:3065) (3151:3151:3151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3068:3068:3068) (3155:3155:3155))
        (PORT d[0] (2882:2882:2882) (2815:2815:2815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3069:3069:3069) (3156:3156:3156))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3069:3069:3069) (3156:3156:3156))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3069:3069:3069) (3156:3156:3156))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3069:3069:3069) (3156:3156:3156))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (3642:3642:3642))
        (PORT clk (2978:2978:2978) (3046:3046:3046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5001:5001:5001) (5289:5289:5289))
        (PORT d[1] (5616:5616:5616) (5879:5879:5879))
        (PORT d[2] (5271:5271:5271) (5527:5527:5527))
        (PORT d[3] (5630:5630:5630) (5780:5780:5780))
        (PORT d[4] (5259:5259:5259) (5509:5509:5509))
        (PORT d[5] (5879:5879:5879) (6128:6128:6128))
        (PORT d[6] (5151:5151:5151) (5356:5356:5356))
        (PORT d[7] (5693:5693:5693) (5982:5982:5982))
        (PORT d[8] (5883:5883:5883) (6139:6139:6139))
        (PORT d[9] (5756:5756:5756) (6066:6066:6066))
        (PORT d[10] (5979:5979:5979) (6245:6245:6245))
        (PORT d[11] (5989:5989:5989) (6288:6288:6288))
        (PORT d[12] (5986:5986:5986) (6281:6281:6281))
        (PORT clk (2974:2974:2974) (3042:3042:3042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2293:2293:2293))
        (PORT clk (2974:2974:2974) (3042:3042:3042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2978:2978:2978) (3046:3046:3046))
        (PORT d[0] (4587:4587:4587) (4543:4543:4543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3434:3434:3434))
        (PORT clk (2997:2997:2997) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3091:3091:3091))
        (PORT d[1] (2807:2807:2807) (2843:2843:2843))
        (PORT d[2] (3075:3075:3075) (3096:3096:3096))
        (PORT d[3] (3012:3012:3012) (2984:2984:2984))
        (PORT d[4] (2701:2701:2701) (2712:2712:2712))
        (PORT d[5] (2786:2786:2786) (2808:2808:2808))
        (PORT d[6] (3192:3192:3192) (3214:3214:3214))
        (PORT d[7] (3986:3986:3986) (3947:3947:3947))
        (PORT d[8] (3711:3711:3711) (3685:3685:3685))
        (PORT d[9] (2120:2120:2120) (2143:2143:2143))
        (PORT d[10] (4604:4604:4604) (4659:4659:4659))
        (PORT d[11] (3447:3447:3447) (3448:3448:3448))
        (PORT d[12] (1885:1885:1885) (1956:1956:1956))
        (PORT clk (2994:2994:2994) (3127:3127:3127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2119:2119:2119))
        (PORT clk (2994:2994:2994) (3127:3127:3127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3131:3131:3131))
        (PORT d[0] (3077:3077:3077) (2978:2978:2978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2998:2998:2998) (3132:3132:3132))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2998:2998:2998) (3132:3132:3132))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2998:2998:2998) (3132:3132:3132))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2998:2998:2998) (3132:3132:3132))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3112:3112:3112) (2996:2996:2996))
        (PORT clk (3024:3024:3024) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5708:5708:5708) (5976:5976:5976))
        (PORT d[1] (5628:5628:5628) (5900:5900:5900))
        (PORT d[2] (6249:6249:6249) (6481:6481:6481))
        (PORT d[3] (6342:6342:6342) (6481:6481:6481))
        (PORT d[4] (5586:5586:5586) (5826:5826:5826))
        (PORT d[5] (6286:6286:6286) (6531:6531:6531))
        (PORT d[6] (5501:5501:5501) (5703:5703:5703))
        (PORT d[7] (6532:6532:6532) (6768:6768:6768))
        (PORT d[8] (6546:6546:6546) (6782:6782:6782))
        (PORT d[9] (5719:5719:5719) (6007:6007:6007))
        (PORT d[10] (6689:6689:6689) (6946:6946:6946))
        (PORT d[11] (6675:6675:6675) (6960:6960:6960))
        (PORT d[12] (6687:6687:6687) (6970:6970:6970))
        (PORT clk (3020:3020:3020) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (1987:1987:1987))
        (PORT clk (3020:3020:3020) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3074:3074:3074))
        (PORT d[0] (3412:3412:3412) (3190:3190:3190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3075:3075:3075))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3075:3075:3075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3075:3075:3075))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3075:3075:3075))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2729:2729:2729))
        (PORT clk (3014:3014:3014) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3983:3983:3983) (4004:4004:4004))
        (PORT d[1] (3132:3132:3132) (3157:3157:3157))
        (PORT d[2] (3353:3353:3353) (3344:3344:3344))
        (PORT d[3] (3184:3184:3184) (3246:3246:3246))
        (PORT d[4] (4414:4414:4414) (4414:4414:4414))
        (PORT d[5] (2163:2163:2163) (2199:2199:2199))
        (PORT d[6] (4043:4043:4043) (4009:4009:4009))
        (PORT d[7] (3378:3378:3378) (3385:3385:3385))
        (PORT d[8] (3489:3489:3489) (3526:3526:3526))
        (PORT d[9] (3576:3576:3576) (3617:3617:3617))
        (PORT d[10] (4194:4194:4194) (4231:4231:4231))
        (PORT d[11] (3398:3398:3398) (3379:3379:3379))
        (PORT d[12] (2546:2546:2546) (2595:2595:2595))
        (PORT clk (3011:3011:3011) (3151:3151:3151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2275:2275:2275))
        (PORT clk (3011:3011:3011) (3151:3151:3151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3155:3155:3155))
        (PORT d[0] (3104:3104:3104) (3026:3026:3026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3156:3156:3156))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3156:3156:3156))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3156:3156:3156))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3156:3156:3156))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6462:6462:6462) (6302:6302:6302))
        (PORT clk (2956:2956:2956) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6185:6185:6185) (6369:6369:6369))
        (PORT d[1] (5291:5291:5291) (5555:5555:5555))
        (PORT d[2] (4882:4882:4882) (5122:5122:5122))
        (PORT d[3] (5905:5905:5905) (6109:6109:6109))
        (PORT d[4] (4609:4609:4609) (4864:4864:4864))
        (PORT d[5] (4644:4644:4644) (4895:4895:4895))
        (PORT d[6] (5332:5332:5332) (5604:5604:5604))
        (PORT d[7] (4552:4552:4552) (4808:4808:4808))
        (PORT d[8] (6152:6152:6152) (6342:6342:6342))
        (PORT d[9] (6225:6225:6225) (6446:6446:6446))
        (PORT d[10] (6970:6970:6970) (7227:7227:7227))
        (PORT d[11] (5326:5326:5326) (5587:5587:5587))
        (PORT d[12] (4917:4917:4917) (5153:5153:5153))
        (PORT clk (2952:2952:2952) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2105:2105:2105))
        (PORT clk (2952:2952:2952) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3039:3039:3039))
        (PORT d[0] (4772:4772:4772) (4422:4422:4422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3171:3171:3171))
        (PORT clk (3115:3115:3115) (3235:3235:3235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3356:3356:3356))
        (PORT d[1] (3178:3178:3178) (3227:3227:3227))
        (PORT d[2] (2663:2663:2663) (2663:2663:2663))
        (PORT d[3] (3130:3130:3130) (3153:3153:3153))
        (PORT d[4] (3097:3097:3097) (3101:3101:3101))
        (PORT d[5] (2835:2835:2835) (2867:2867:2867))
        (PORT d[6] (3481:3481:3481) (3516:3516:3516))
        (PORT d[7] (3359:3359:3359) (3341:3341:3341))
        (PORT d[8] (3367:3367:3367) (3351:3351:3351))
        (PORT d[9] (2166:2166:2166) (2211:2211:2211))
        (PORT d[10] (4639:4639:4639) (4693:4693:4693))
        (PORT d[11] (3516:3516:3516) (3523:3523:3523))
        (PORT d[12] (2264:2264:2264) (2351:2351:2351))
        (PORT clk (3112:3112:3112) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2234:2234:2234))
        (PORT clk (3112:3112:3112) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3235:3235:3235))
        (PORT d[0] (2847:2847:2847) (2775:2775:2775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3116:3116:3116) (3236:3236:3236))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3116:3116:3116) (3236:3236:3236))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3116:3116:3116) (3236:3236:3236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3116:3116:3116) (3236:3236:3236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3801:3801:3801) (3659:3659:3659))
        (PORT clk (2999:2999:2999) (3046:3046:3046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5297:5297:5297) (5553:5553:5553))
        (PORT d[1] (5332:5332:5332) (5612:5612:5612))
        (PORT d[2] (5611:5611:5611) (5865:5865:5865))
        (PORT d[3] (5643:5643:5643) (5794:5794:5794))
        (PORT d[4] (5244:5244:5244) (5481:5481:5481))
        (PORT d[5] (5880:5880:5880) (6130:6130:6130))
        (PORT d[6] (4878:4878:4878) (5079:5079:5079))
        (PORT d[7] (5668:5668:5668) (5959:5959:5959))
        (PORT d[8] (5917:5917:5917) (6172:6172:6172))
        (PORT d[9] (5756:5756:5756) (6067:6067:6067))
        (PORT d[10] (5994:5994:5994) (6263:6263:6263))
        (PORT d[11] (5996:5996:5996) (6296:6296:6296))
        (PORT d[12] (5987:5987:5987) (6282:6282:6282))
        (PORT clk (2995:2995:2995) (3042:3042:3042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2145:2145:2145))
        (PORT clk (2995:2995:2995) (3042:3042:3042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3046:3046:3046))
        (PORT d[0] (4093:4093:4093) (3835:3835:3835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2238:2238:2238) (2181:2181:2181))
        (PORT datab (1639:1639:1639) (1589:1589:1589))
        (PORT datac (1540:1540:1540) (1530:1530:1530))
        (PORT datad (1870:1870:1870) (1817:1817:1817))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2241:2241:2241) (2185:2185:2185))
        (PORT datab (2116:2116:2116) (2007:2007:2007))
        (PORT datac (1822:1822:1822) (1724:1724:1724))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2645:2645:2645))
        (PORT clk (3135:3135:3135) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4016:4016:4016) (4076:4076:4076))
        (PORT d[1] (2879:2879:2879) (2949:2949:2949))
        (PORT d[2] (3422:3422:3422) (3441:3441:3441))
        (PORT d[3] (3625:3625:3625) (3716:3716:3716))
        (PORT d[4] (3368:3368:3368) (3357:3357:3357))
        (PORT d[5] (2905:2905:2905) (2949:2949:2949))
        (PORT d[6] (3385:3385:3385) (3379:3379:3379))
        (PORT d[7] (3391:3391:3391) (3400:3400:3400))
        (PORT d[8] (3408:3408:3408) (3449:3449:3449))
        (PORT d[9] (3665:3665:3665) (3650:3650:3650))
        (PORT d[10] (3395:3395:3395) (3372:3372:3372))
        (PORT d[11] (3830:3830:3830) (3809:3809:3809))
        (PORT d[12] (2232:2232:2232) (2289:2289:2289))
        (PORT clk (3132:3132:3132) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2427:2427:2427))
        (PORT clk (3132:3132:3132) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3135:3135:3135) (3233:3233:3233))
        (PORT d[0] (3181:3181:3181) (3095:3095:3095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3136:3136:3136) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3136:3136:3136) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3136:3136:3136) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3136:3136:3136) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5440:5440:5440) (5313:5313:5313))
        (PORT clk (3019:3019:3019) (3065:3065:3065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6851:6851:6851) (7014:7014:7014))
        (PORT d[1] (4920:4920:4920) (5167:5167:5167))
        (PORT d[2] (4900:4900:4900) (5152:5152:5152))
        (PORT d[3] (6963:6963:6963) (7135:7135:7135))
        (PORT d[4] (4221:4221:4221) (4450:4450:4450))
        (PORT d[5] (4551:4551:4551) (4804:4804:4804))
        (PORT d[6] (4783:4783:4783) (4974:4974:4974))
        (PORT d[7] (4197:4197:4197) (4427:4427:4427))
        (PORT d[8] (7239:7239:7239) (7422:7422:7422))
        (PORT d[9] (5234:5234:5234) (5473:5473:5473))
        (PORT d[10] (7981:7981:7981) (8205:8205:8205))
        (PORT d[11] (4571:4571:4571) (4823:4823:4823))
        (PORT d[12] (4575:4575:4575) (4821:4821:4821))
        (PORT clk (3015:3015:3015) (3061:3061:3061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2198:2198:2198))
        (PORT clk (3015:3015:3015) (3061:3061:3061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3065:3065:3065))
        (PORT d[0] (5931:5931:5931) (5670:5670:5670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3066:3066:3066))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3066:3066:3066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3066:3066:3066))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3066:3066:3066))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2404:2404:2404))
        (PORT clk (3146:3146:3146) (3232:3232:3232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3696:3696:3696) (3785:3785:3785))
        (PORT d[1] (3867:3867:3867) (3940:3940:3940))
        (PORT d[2] (3734:3734:3734) (3768:3768:3768))
        (PORT d[3] (3595:3595:3595) (3684:3684:3684))
        (PORT d[4] (2729:2729:2729) (2739:2739:2739))
        (PORT d[5] (3178:3178:3178) (3196:3196:3196))
        (PORT d[6] (3108:3108:3108) (3126:3126:3126))
        (PORT d[7] (3771:3771:3771) (3802:3802:3802))
        (PORT d[8] (3082:3082:3082) (3106:3106:3106))
        (PORT d[9] (3075:3075:3075) (3071:3071:3071))
        (PORT d[10] (2804:2804:2804) (2820:2820:2820))
        (PORT d[11] (3575:3575:3575) (3599:3599:3599))
        (PORT d[12] (2597:2597:2597) (2656:2656:2656))
        (PORT clk (3143:3143:3143) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2447:2447:2447))
        (PORT clk (3143:3143:3143) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3232:3232:3232))
        (PORT d[0] (3171:3171:3171) (3119:3119:3119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3233:3233:3233))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3233:3233:3233))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3233:3233:3233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3233:3233:3233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4757:4757:4757) (4646:4646:4646))
        (PORT clk (3040:3040:3040) (3085:3085:3085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5101:5101:5101) (5262:5262:5262))
        (PORT d[1] (5566:5566:5566) (5792:5792:5792))
        (PORT d[2] (5572:5572:5572) (5799:5799:5799))
        (PORT d[3] (4139:4139:4139) (4322:4322:4322))
        (PORT d[4] (4185:4185:4185) (4410:4410:4410))
        (PORT d[5] (4152:4152:4152) (4374:4374:4374))
        (PORT d[6] (5712:5712:5712) (5865:5865:5865))
        (PORT d[7] (4180:4180:4180) (4407:4407:4407))
        (PORT d[8] (4425:4425:4425) (4629:4629:4629))
        (PORT d[9] (4459:4459:4459) (4679:4679:4679))
        (PORT d[10] (5186:5186:5186) (5415:5415:5415))
        (PORT d[11] (4546:4546:4546) (4794:4794:4794))
        (PORT d[12] (5201:5201:5201) (5427:5427:5427))
        (PORT clk (3036:3036:3036) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (1955:1955:1955))
        (PORT clk (3036:3036:3036) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3040:3040:3040) (3085:3085:3085))
        (PORT d[0] (4912:4912:4912) (4730:4730:4730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3041:3041:3041) (3086:3086:3086))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3041:3041:3041) (3086:3086:3086))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3041:3041:3041) (3086:3086:3086))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3041:3041:3041) (3086:3086:3086))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2391:2391:2391))
        (PORT clk (3040:3040:3040) (3148:3148:3148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (3204:3204:3204))
        (PORT d[1] (3593:3593:3593) (3678:3678:3678))
        (PORT d[2] (3767:3767:3767) (3801:3801:3801))
        (PORT d[3] (3697:3697:3697) (3695:3695:3695))
        (PORT d[4] (2660:2660:2660) (2644:2644:2644))
        (PORT d[5] (2840:2840:2840) (2881:2881:2881))
        (PORT d[6] (3603:3603:3603) (3643:3643:3643))
        (PORT d[7] (3815:3815:3815) (3819:3819:3819))
        (PORT d[8] (2420:2420:2420) (2426:2426:2426))
        (PORT d[9] (2663:2663:2663) (2642:2642:2642))
        (PORT d[10] (3726:3726:3726) (3684:3684:3684))
        (PORT d[11] (3461:3461:3461) (3462:3462:3462))
        (PORT d[12] (2295:2295:2295) (2391:2391:2391))
        (PORT clk (3037:3037:3037) (3144:3144:3144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2079:2079:2079))
        (PORT clk (3037:3037:3037) (3144:3144:3144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3040:3040:3040) (3148:3148:3148))
        (PORT d[0] (3145:3145:3145) (3052:3052:3052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3041:3041:3041) (3149:3149:3149))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3041:3041:3041) (3149:3149:3149))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3041:3041:3041) (3149:3149:3149))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3041:3041:3041) (3149:3149:3149))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4612:4612:4612) (4521:4521:4521))
        (PORT clk (2958:2958:2958) (3046:3046:3046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4557:4557:4557) (4782:4782:4782))
        (PORT d[1] (6319:6319:6319) (6555:6555:6555))
        (PORT d[2] (4443:4443:4443) (4632:4632:4632))
        (PORT d[3] (5927:5927:5927) (6146:6146:6146))
        (PORT d[4] (4530:4530:4530) (4755:4755:4755))
        (PORT d[5] (6673:6673:6673) (6909:6909:6909))
        (PORT d[6] (3861:3861:3861) (4083:4083:4083))
        (PORT d[7] (4782:4782:4782) (4982:4982:4982))
        (PORT d[8] (5297:5297:5297) (5444:5444:5444))
        (PORT d[9] (3772:3772:3772) (3983:3983:3983))
        (PORT d[10] (5084:5084:5084) (5266:5266:5266))
        (PORT d[11] (5245:5245:5245) (5503:5503:5503))
        (PORT d[12] (5952:5952:5952) (6194:6194:6194))
        (PORT clk (2954:2954:2954) (3042:3042:3042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2056:2056:2056))
        (PORT clk (2954:2954:2954) (3042:3042:3042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3046:3046:3046))
        (PORT d[0] (3485:3485:3485) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (3047:3047:3047))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2590:2590:2590))
        (PORT clk (3162:3162:3162) (3259:3259:3259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3677:3677:3677) (3762:3762:3762))
        (PORT d[1] (3130:3130:3130) (3173:3173:3173))
        (PORT d[2] (3393:3393:3393) (3411:3411:3411))
        (PORT d[3] (3587:3587:3587) (3674:3674:3674))
        (PORT d[4] (3108:3108:3108) (3103:3103:3103))
        (PORT d[5] (3214:3214:3214) (3240:3240:3240))
        (PORT d[6] (3160:3160:3160) (3178:3178:3178))
        (PORT d[7] (3666:3666:3666) (3659:3659:3659))
        (PORT d[8] (3192:3192:3192) (3254:3254:3254))
        (PORT d[9] (3691:3691:3691) (3679:3679:3679))
        (PORT d[10] (3394:3394:3394) (3371:3371:3371))
        (PORT d[11] (3703:3703:3703) (3666:3666:3666))
        (PORT d[12] (3487:3487:3487) (3513:3513:3513))
        (PORT clk (3159:3159:3159) (3255:3255:3255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2305:2305:2305))
        (PORT clk (3159:3159:3159) (3255:3255:3255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3162:3162:3162) (3259:3259:3259))
        (PORT d[0] (2915:2915:2915) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3163:3163:3163) (3260:3260:3260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3163:3163:3163) (3260:3260:3260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3163:3163:3163) (3260:3260:3260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3163:3163:3163) (3260:3260:3260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5433:5433:5433) (5304:5304:5304))
        (PORT clk (3060:3060:3060) (3101:3101:3101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4105:4105:4105) (4306:4306:4306))
        (PORT d[1] (4901:4901:4901) (5148:5148:5148))
        (PORT d[2] (4926:4926:4926) (5177:5177:5177))
        (PORT d[3] (4856:4856:4856) (5032:5032:5032))
        (PORT d[4] (4233:4233:4233) (4464:4464:4464))
        (PORT d[5] (4904:4904:4904) (5148:5148:5148))
        (PORT d[6] (4809:4809:4809) (4999:4999:4999))
        (PORT d[7] (4222:4222:4222) (4450:4450:4450))
        (PORT d[8] (7208:7208:7208) (7391:7391:7391))
        (PORT d[9] (5266:5266:5266) (5509:5509:5509))
        (PORT d[10] (7981:7981:7981) (8206:8206:8206))
        (PORT d[11] (4609:4609:4609) (4859:4859:4859))
        (PORT d[12] (4547:4547:4547) (4784:4784:4784))
        (PORT clk (3056:3056:3056) (3097:3097:3097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2236:2236:2236))
        (PORT clk (3056:3056:3056) (3097:3097:3097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3060:3060:3060) (3101:3101:3101))
        (PORT d[0] (4127:4127:4127) (3909:3909:3909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3102:3102:3102))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3102:3102:3102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3102:3102:3102))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3102:3102:3102))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1663:1663:1663) (1679:1679:1679))
        (PORT datab (2346:2346:2346) (2252:2252:2252))
        (PORT datac (1563:1563:1563) (1473:1473:1473))
        (PORT datad (1793:1793:1793) (1678:1678:1678))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1560:1560:1560))
        (PORT datab (1963:1963:1963) (1880:1880:1880))
        (PORT datac (1729:1729:1729) (1696:1696:1696))
        (PORT datad (657:657:657) (618:618:618))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[12\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1899:1899:1899) (1758:1758:1758))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3144:3144:3144) (3063:3063:3063))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1587:1587:1587) (1542:1542:1542))
        (PORT sload (3443:3443:3443) (3729:3729:3729))
        (PORT ena (2372:2372:2372) (2329:2329:2329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1370:1370:1370))
        (PORT datab (1052:1052:1052) (1046:1046:1046))
        (PORT datac (1231:1231:1231) (1156:1156:1156))
        (PORT datad (230:230:230) (249:249:249))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1371:1371:1371))
        (PORT datab (1058:1058:1058) (1053:1053:1053))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (372:372:372) (355:355:355))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3605:3605:3605) (3631:3631:3631))
        (PORT datab (1115:1115:1115) (1038:1038:1038))
        (PORT datac (933:933:933) (879:879:879))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1243:1243:1243))
        (PORT datab (1019:1019:1019) (977:977:977))
        (PORT datac (901:901:901) (848:848:848))
        (PORT datad (655:655:655) (617:617:617))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1646:1646:1646))
        (PORT asdata (941:941:941) (896:896:896))
        (PORT ena (1754:1754:1754) (1644:1644:1644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (735:735:735))
        (PORT datab (241:241:241) (268:268:268))
        (PORT datac (1022:1022:1022) (1020:1020:1020))
        (PORT datad (1282:1282:1282) (1259:1259:1259))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (603:603:603))
        (PORT datab (863:863:863) (782:782:782))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1114:1114:1114))
        (PORT datab (1123:1123:1123) (1146:1146:1146))
        (PORT datac (1038:1038:1038) (1028:1028:1028))
        (PORT datad (1074:1074:1074) (1087:1087:1087))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (936:936:936))
        (PORT datab (461:461:461) (443:443:443))
        (PORT datac (665:665:665) (672:672:672))
        (PORT datad (786:786:786) (808:808:808))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1065:1065:1065))
        (PORT datab (597:597:597) (560:560:560))
        (PORT datac (679:679:679) (652:652:652))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (675:675:675) (696:696:696))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1609:1609:1609))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1094:1094:1094))
        (PORT datab (1119:1119:1119) (1120:1120:1120))
        (PORT datac (1040:1040:1040) (1030:1030:1030))
        (PORT datad (1079:1079:1079) (1072:1072:1072))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1115:1115:1115))
        (PORT datab (877:877:877) (921:921:921))
        (PORT datac (803:803:803) (840:840:840))
        (PORT datad (1088:1088:1088) (1103:1103:1103))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1045:1045:1045) (1056:1056:1056))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1849:1849:1849))
        (PORT asdata (755:755:755) (754:754:754))
        (PORT ena (1830:1830:1830) (1754:1754:1754))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (674:674:674))
        (PORT datab (617:617:617) (577:577:577))
        (PORT datac (1694:1694:1694) (1581:1581:1581))
        (PORT datad (198:198:198) (221:221:221))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (720:720:720) (728:728:728))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1609:1609:1609))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1094:1094:1094))
        (PORT datab (1122:1122:1122) (1145:1145:1145))
        (PORT datac (1038:1038:1038) (1028:1028:1028))
        (PORT datad (844:844:844) (882:882:882))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|ir\|register\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (662:662:662) (627:627:627))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2500:2500:2500))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1594:1594:1594) (1543:1543:1543))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (686:686:686))
        (PORT datab (618:618:618) (578:578:578))
        (PORT datac (1102:1102:1102) (1041:1041:1041))
        (PORT datad (789:789:789) (811:811:811))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (433:433:433) (457:457:457))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1609:1609:1609))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (PORT datad (279:279:279) (343:343:343))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1060:1060:1060))
        (PORT datab (384:384:384) (377:377:377))
        (PORT datac (664:664:664) (671:671:671))
        (PORT datad (418:418:418) (408:408:408))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1065:1065:1065))
        (PORT datab (249:249:249) (289:289:289))
        (PORT datac (389:389:389) (375:375:375))
        (PORT datad (785:785:785) (808:808:808))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (241:241:241) (270:270:270))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (886:886:886))
        (PORT datab (767:767:767) (793:793:793))
        (PORT datac (786:786:786) (820:820:820))
        (PORT datad (985:985:985) (978:978:978))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (714:714:714))
        (PORT datab (772:772:772) (799:799:799))
        (PORT datac (785:785:785) (819:819:819))
        (PORT datad (988:988:988) (982:982:982))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (882:882:882))
        (PORT datab (1050:1050:1050) (1040:1040:1040))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (408:408:408))
        (PORT datab (379:379:379) (372:372:372))
        (PORT datac (214:214:214) (255:255:255))
        (PORT datad (239:239:239) (269:269:269))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1753:1753:1753) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1041:1041:1041) (994:994:994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (712:712:712) (725:725:725))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1609:1609:1609))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1062:1062:1062))
        (PORT datab (246:246:246) (285:285:285))
        (PORT datac (386:386:386) (371:371:371))
        (PORT datad (781:781:781) (802:802:802))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1753:1753:1753) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1041:1041:1041) (994:994:994))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1478:1478:1478))
        (PORT asdata (1068:1068:1068) (1045:1045:1045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (769:769:769) (795:795:795))
        (PORT datad (986:986:986) (979:979:979))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|enaMARM)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1730:1730:1730))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1444:1444:1444) (1507:1507:1507))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|enaALU)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1730:1730:1730))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1444:1444:1444) (1507:1507:1507))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (470:470:470))
        (PORT datac (732:732:732) (741:741:741))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[14\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2123:2123:2123))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[15\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2123:2123:2123))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1608:1608:1608) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2369:2369:2369))
        (PORT asdata (1255:1255:1255) (1198:1198:1198))
        (PORT ena (1966:1966:1966) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (2610:2610:2610))
        (PORT clk (2996:2996:2996) (3130:3130:3130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2619:2619:2619))
        (PORT d[1] (3906:3906:3906) (4000:4000:4000))
        (PORT d[2] (3249:3249:3249) (3248:3248:3248))
        (PORT d[3] (3737:3737:3737) (3756:3756:3756))
        (PORT d[4] (2609:2609:2609) (2592:2592:2592))
        (PORT d[5] (2968:2968:2968) (2968:2968:2968))
        (PORT d[6] (3905:3905:3905) (3949:3949:3949))
        (PORT d[7] (3559:3559:3559) (3521:3521:3521))
        (PORT d[8] (3229:3229:3229) (3288:3288:3288))
        (PORT d[9] (2540:2540:2540) (2466:2466:2466))
        (PORT d[10] (3192:3192:3192) (3124:3124:3124))
        (PORT d[11] (2741:2741:2741) (2726:2726:2726))
        (PORT d[12] (2896:2896:2896) (2949:2949:2949))
        (PORT clk (2993:2993:2993) (3126:3126:3126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2086:2086:2086))
        (PORT clk (2993:2993:2993) (3126:3126:3126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2996:2996:2996) (3130:3130:3130))
        (PORT d[0] (3110:3110:3110) (2984:2984:2984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3131:3131:3131))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3131:3131:3131))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3131:3131:3131))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3131:3131:3131))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (3672:3672:3672))
        (PORT clk (2953:2953:2953) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3291:3291:3291))
        (PORT d[1] (3409:3409:3409) (3578:3578:3578))
        (PORT d[2] (4470:4470:4470) (4629:4629:4629))
        (PORT d[3] (3397:3397:3397) (3558:3558:3558))
        (PORT d[4] (4698:4698:4698) (4837:4837:4837))
        (PORT d[5] (4095:4095:4095) (4284:4284:4284))
        (PORT d[6] (3937:3937:3937) (4096:4096:4096))
        (PORT d[7] (4391:4391:4391) (4564:4564:4564))
        (PORT d[8] (4713:4713:4713) (4864:4864:4864))
        (PORT d[9] (3096:3096:3096) (3279:3279:3279))
        (PORT d[10] (5954:5954:5954) (6169:6169:6169))
        (PORT d[11] (3694:3694:3694) (3851:3851:3851))
        (PORT d[12] (3305:3305:3305) (3480:3480:3480))
        (PORT clk (2949:2949:2949) (3006:3006:3006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2250:2250:2250))
        (PORT clk (2949:2949:2949) (3006:3006:3006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3010:3010:3010))
        (PORT d[0] (4347:4347:4347) (4072:4072:4072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3011:3011:3011))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3011:3011:3011))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3011:3011:3011))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3011:3011:3011))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1138:1138:1138))
        (PORT clk (2450:2450:2450) (2640:2640:2640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2219:2219:2219))
        (PORT d[1] (3383:3383:3383) (3355:3355:3355))
        (PORT d[2] (2850:2850:2850) (2825:2825:2825))
        (PORT d[3] (3022:3022:3022) (3022:3022:3022))
        (PORT d[4] (3011:3011:3011) (2960:2960:2960))
        (PORT d[5] (1648:1648:1648) (1615:1615:1615))
        (PORT d[6] (1140:1140:1140) (1139:1139:1139))
        (PORT d[7] (1703:1703:1703) (1677:1677:1677))
        (PORT d[8] (1468:1468:1468) (1464:1464:1464))
        (PORT d[9] (1560:1560:1560) (1516:1516:1516))
        (PORT d[10] (2567:2567:2567) (2501:2501:2501))
        (PORT d[11] (1193:1193:1193) (1208:1208:1208))
        (PORT d[12] (2544:2544:2544) (2608:2608:2608))
        (PORT clk (2447:2447:2447) (2636:2636:2636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1039:1039:1039) (973:973:973))
        (PORT clk (2447:2447:2447) (2636:2636:2636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2640:2640:2640))
        (PORT d[0] (1625:1625:1625) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2641:2641:2641))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2641:2641:2641))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2641:2641:2641))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2641:2641:2641))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5090:5090:5090) (4939:4939:4939))
        (PORT clk (2924:2924:2924) (2990:2990:2990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5503:5503:5503) (5661:5661:5661))
        (PORT d[1] (5161:5161:5161) (5355:5355:5355))
        (PORT d[2] (4108:4108:4108) (4283:4283:4283))
        (PORT d[3] (8101:8101:8101) (8332:8332:8332))
        (PORT d[4] (3671:3671:3671) (3825:3825:3825))
        (PORT d[5] (4110:4110:4110) (4321:4321:4321))
        (PORT d[6] (5442:5442:5442) (5620:5620:5620))
        (PORT d[7] (8643:8643:8643) (8857:8857:8857))
        (PORT d[8] (6963:6963:6963) (7187:7187:7187))
        (PORT d[9] (7651:7651:7651) (7896:7896:7896))
        (PORT d[10] (4714:4714:4714) (4910:4910:4910))
        (PORT d[11] (4074:4074:4074) (4253:4253:4253))
        (PORT d[12] (3676:3676:3676) (3864:3864:3864))
        (PORT clk (2920:2920:2920) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (1890:1890:1890))
        (PORT clk (2920:2920:2920) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2924:2924:2924) (2990:2990:2990))
        (PORT d[0] (2677:2677:2677) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2925:2925:2925) (2991:2991:2991))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2925:2925:2925) (2991:2991:2991))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2925:2925:2925) (2991:2991:2991))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2925:2925:2925) (2991:2991:2991))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2070:2070:2070))
        (PORT clk (3089:3089:3089) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2505:2505:2505))
        (PORT d[1] (3924:3924:3924) (4010:4010:4010))
        (PORT d[2] (3228:3228:3228) (3232:3232:3232))
        (PORT d[3] (3408:3408:3408) (3435:3435:3435))
        (PORT d[4] (2568:2568:2568) (2523:2523:2523))
        (PORT d[5] (2305:2305:2305) (2257:2257:2257))
        (PORT d[6] (2943:2943:2943) (2897:2897:2897))
        (PORT d[7] (2642:2642:2642) (2613:2613:2613))
        (PORT d[8] (2241:2241:2241) (2212:2212:2212))
        (PORT d[9] (2533:2533:2533) (2447:2447:2447))
        (PORT d[10] (2215:2215:2215) (2136:2136:2136))
        (PORT d[11] (1870:1870:1870) (1867:1867:1867))
        (PORT d[12] (3528:3528:3528) (3563:3563:3563))
        (PORT clk (3086:3086:3086) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (1892:1892:1892))
        (PORT clk (3086:3086:3086) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3225:3225:3225))
        (PORT d[0] (2793:2793:2793) (2671:2671:2671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4116:4116:4116) (4010:4010:4010))
        (PORT clk (2943:2943:2943) (3027:3027:3027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (3943:3943:3943))
        (PORT d[1] (5883:5883:5883) (6075:6075:6075))
        (PORT d[2] (3776:3776:3776) (3951:3951:3951))
        (PORT d[3] (5615:5615:5615) (5851:5851:5851))
        (PORT d[4] (4008:4008:4008) (4160:4160:4160))
        (PORT d[5] (3771:3771:3771) (3969:3969:3969))
        (PORT d[6] (6109:6109:6109) (6259:6259:6259))
        (PORT d[7] (3739:3739:3739) (3936:3936:3936))
        (PORT d[8] (7583:7583:7583) (7784:7784:7784))
        (PORT d[9] (3428:3428:3428) (3624:3624:3624))
        (PORT d[10] (5210:5210:5210) (5445:5445:5445))
        (PORT d[11] (4047:4047:4047) (4197:4197:4197))
        (PORT d[12] (3648:3648:3648) (3831:3831:3831))
        (PORT clk (2939:2939:2939) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (1960:1960:1960))
        (PORT clk (2939:2939:2939) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3027:3027:3027))
        (PORT d[0] (5587:5587:5587) (5441:5441:5441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (3028:3028:3028))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1021:1021:1021))
        (PORT datab (1104:1104:1104) (1116:1116:1116))
        (PORT datac (1869:1869:1869) (1833:1833:1833))
        (PORT datad (1515:1515:1515) (1430:1430:1430))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1406:1406:1406))
        (PORT clk (2967:2967:2967) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (1814:1814:1814))
        (PORT d[1] (2337:2337:2337) (2344:2344:2344))
        (PORT d[2] (2770:2770:2770) (2677:2677:2677))
        (PORT d[3] (2082:2082:2082) (2056:2056:2056))
        (PORT d[4] (3371:3371:3371) (3376:3376:3376))
        (PORT d[5] (2263:2263:2263) (2212:2212:2212))
        (PORT d[6] (2063:2063:2063) (2016:2016:2016))
        (PORT d[7] (2597:2597:2597) (2520:2520:2520))
        (PORT d[8] (2023:2023:2023) (1986:1986:1986))
        (PORT d[9] (1966:1966:1966) (1924:1924:1924))
        (PORT d[10] (3485:3485:3485) (3510:3510:3510))
        (PORT d[11] (1958:1958:1958) (1906:1906:1906))
        (PORT d[12] (1714:1714:1714) (1706:1706:1706))
        (PORT clk (2964:2964:2964) (3095:3095:3095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (1761:1761:1761))
        (PORT clk (2964:2964:2964) (3095:3095:3095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3099:3099:3099))
        (PORT d[0] (2659:2659:2659) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4406:4406:4406) (4251:4251:4251))
        (PORT clk (2821:2821:2821) (3016:3016:3016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4458:4458:4458) (4645:4645:4645))
        (PORT d[1] (4187:4187:4187) (4420:4420:4420))
        (PORT d[2] (7594:7594:7594) (7809:7809:7809))
        (PORT d[3] (7045:7045:7045) (7299:7299:7299))
        (PORT d[4] (5357:5357:5357) (5657:5657:5657))
        (PORT d[5] (4457:4457:4457) (4690:4690:4690))
        (PORT d[6] (4744:4744:4744) (4936:4936:4936))
        (PORT d[7] (7343:7343:7343) (7598:7598:7598))
        (PORT d[8] (5630:5630:5630) (5904:5904:5904))
        (PORT d[9] (3839:3839:3839) (4049:4049:4049))
        (PORT d[10] (6658:6658:6658) (6905:6905:6905))
        (PORT d[11] (7008:7008:7008) (7296:7296:7296))
        (PORT d[12] (6079:6079:6079) (6242:6242:6242))
        (PORT clk (2817:2817:2817) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (1986:1986:1986))
        (PORT clk (2817:2817:2817) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (3016:3016:3016))
        (PORT d[0] (3963:3963:3963) (3685:3685:3685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (3017:3017:3017))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (3017:3017:3017))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (3017:3017:3017))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (3017:3017:3017))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1903:1903:1903) (1869:1869:1869))
        (PORT datab (2160:2160:2160) (2055:2055:2055))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1257:1257:1257) (1192:1192:1192))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2464:2464:2464))
        (PORT clk (3022:3022:3022) (3139:3139:3139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4126:4126:4126) (4109:4109:4109))
        (PORT d[1] (3511:3511:3511) (3584:3584:3584))
        (PORT d[2] (3764:3764:3764) (3803:3803:3803))
        (PORT d[3] (2444:2444:2444) (2473:2473:2473))
        (PORT d[4] (2343:2343:2343) (2327:2327:2327))
        (PORT d[5] (2545:2545:2545) (2603:2603:2603))
        (PORT d[6] (2687:2687:2687) (2650:2650:2650))
        (PORT d[7] (3382:3382:3382) (3363:3363:3363))
        (PORT d[8] (2982:2982:2982) (2958:2958:2958))
        (PORT d[9] (3037:3037:3037) (3005:3005:3005))
        (PORT d[10] (3086:3086:3086) (3083:3083:3083))
        (PORT d[11] (3795:3795:3795) (3784:3784:3784))
        (PORT d[12] (2328:2328:2328) (2414:2414:2414))
        (PORT clk (3019:3019:3019) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2236:2236:2236))
        (PORT clk (3019:3019:3019) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3022:3022:3022) (3139:3139:3139))
        (PORT d[0] (3143:3143:3143) (3042:3042:3042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4987:4987:4987) (4889:4889:4889))
        (PORT clk (2939:2939:2939) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7739:7739:7739) (7946:7946:7946))
        (PORT d[1] (5644:5644:5644) (5891:5891:5891))
        (PORT d[2] (4087:4087:4087) (4291:4291:4291))
        (PORT d[3] (5626:5626:5626) (5853:5853:5853))
        (PORT d[4] (4481:4481:4481) (4683:4683:4683))
        (PORT d[5] (6329:6329:6329) (6581:6581:6581))
        (PORT d[6] (4194:4194:4194) (4409:4409:4409))
        (PORT d[7] (4474:4474:4474) (4676:4676:4676))
        (PORT d[8] (4976:4976:4976) (5130:5130:5130))
        (PORT d[9] (7736:7736:7736) (7965:7965:7965))
        (PORT d[10] (5381:5381:5381) (5551:5551:5551))
        (PORT d[11] (5223:5223:5223) (5468:5468:5468))
        (PORT d[12] (5578:5578:5578) (5831:5831:5831))
        (PORT clk (2935:2935:2935) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2202:2202:2202))
        (PORT clk (2935:2935:2935) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2939:2939:2939) (3029:3029:3029))
        (PORT d[0] (6272:6272:6272) (6001:6001:6001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (3030:3030:3030))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2490:2490:2490))
        (PORT clk (3099:3099:3099) (3197:3197:3197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3832:3832:3832) (3821:3821:3821))
        (PORT d[1] (3252:3252:3252) (3355:3355:3355))
        (PORT d[2] (3942:3942:3942) (4028:4028:4028))
        (PORT d[3] (3373:3373:3373) (3368:3368:3368))
        (PORT d[4] (2670:2670:2670) (2651:2651:2651))
        (PORT d[5] (3163:3163:3163) (3215:3215:3215))
        (PORT d[6] (3782:3782:3782) (3798:3798:3798))
        (PORT d[7] (3119:3119:3119) (3137:3137:3137))
        (PORT d[8] (3045:3045:3045) (3062:3062:3062))
        (PORT d[9] (2334:2334:2334) (2318:2318:2318))
        (PORT d[10] (3411:3411:3411) (3384:3384:3384))
        (PORT d[11] (3419:3419:3419) (3399:3399:3399))
        (PORT d[12] (2309:2309:2309) (2402:2402:2402))
        (PORT clk (3096:3096:3096) (3193:3193:3193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2463:2463:2463))
        (PORT clk (3096:3096:3096) (3193:3193:3193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3099:3099:3099) (3197:3197:3197))
        (PORT d[0] (3039:3039:3039) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3100:3100:3100) (3198:3198:3198))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3100:3100:3100) (3198:3198:3198))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3100:3100:3100) (3198:3198:3198))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3100:3100:3100) (3198:3198:3198))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3919:3919:3919) (3837:3837:3837))
        (PORT clk (2993:2993:2993) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4557:4557:4557) (4783:4783:4783))
        (PORT d[1] (6619:6619:6619) (6835:6835:6835))
        (PORT d[2] (4819:4819:4819) (5009:5009:5009))
        (PORT d[3] (6543:6543:6543) (6737:6737:6737))
        (PORT d[4] (5162:5162:5162) (5350:5350:5350))
        (PORT d[5] (4459:4459:4459) (4665:4665:4665))
        (PORT d[6] (3875:3875:3875) (4095:4095:4095))
        (PORT d[7] (5145:5145:5145) (5327:5327:5327))
        (PORT d[8] (4138:4138:4138) (4339:4339:4339))
        (PORT d[9] (3778:3778:3778) (3990:3990:3990))
        (PORT d[10] (4075:4075:4075) (4265:4265:4265))
        (PORT d[11] (5927:5927:5927) (6164:6164:6164))
        (PORT d[12] (6574:6574:6574) (6791:6791:6791))
        (PORT clk (2989:2989:2989) (3064:3064:3064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2216:2216:2216))
        (PORT clk (2989:2989:2989) (3064:3064:3064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3068:3068:3068))
        (PORT d[0] (3962:3962:3962) (3810:3810:3810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2287:2287:2287))
        (PORT clk (3025:3025:3025) (3138:3138:3138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2811:2811:2811))
        (PORT d[1] (2847:2847:2847) (2920:2920:2920))
        (PORT d[2] (3405:3405:3405) (3420:3420:3420))
        (PORT d[3] (3406:3406:3406) (3392:3392:3392))
        (PORT d[4] (2553:2553:2553) (2514:2514:2514))
        (PORT d[5] (3141:3141:3141) (3170:3170:3170))
        (PORT d[6] (2989:2989:2989) (2943:2943:2943))
        (PORT d[7] (3054:3054:3054) (3057:3057:3057))
        (PORT d[8] (3324:3324:3324) (3291:3291:3291))
        (PORT d[9] (3374:3374:3374) (3328:3328:3328))
        (PORT d[10] (3699:3699:3699) (3667:3667:3667))
        (PORT d[11] (3469:3469:3469) (3479:3479:3479))
        (PORT d[12] (1541:1541:1541) (1592:1592:1592))
        (PORT clk (3022:3022:3022) (3134:3134:3134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (1903:1903:1903))
        (PORT clk (3022:3022:3022) (3134:3134:3134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3138:3138:3138))
        (PORT d[0] (3104:3104:3104) (3005:3005:3005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3139:3139:3139))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5679:5679:5679) (5572:5572:5572))
        (PORT clk (2935:2935:2935) (3018:3018:3018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7024:7024:7024) (7235:7235:7235))
        (PORT d[1] (5349:5349:5349) (5622:5622:5622))
        (PORT d[2] (5190:5190:5190) (5381:5381:5381))
        (PORT d[3] (4972:4972:4972) (5240:5240:5240))
        (PORT d[4] (4463:4463:4463) (4674:4674:4674))
        (PORT d[5] (5632:5632:5632) (5893:5893:5893))
        (PORT d[6] (7098:7098:7098) (7246:7246:7246))
        (PORT d[7] (4849:4849:4849) (5082:5082:5082))
        (PORT d[8] (5000:5000:5000) (5157:5157:5157))
        (PORT d[9] (3830:3830:3830) (4041:4041:4041))
        (PORT d[10] (5093:5093:5093) (5280:5280:5280))
        (PORT d[11] (6948:6948:6948) (7199:7199:7199))
        (PORT d[12] (5225:5225:5225) (5480:5480:5480))
        (PORT clk (2931:2931:2931) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (1961:1961:1961))
        (PORT clk (2931:2931:2931) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2935:2935:2935) (3018:3018:3018))
        (PORT d[0] (2591:2591:2591) (2412:2412:2412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (3019:3019:3019))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (3019:3019:3019))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (3019:3019:3019))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (3019:3019:3019))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (2744:2744:2744))
        (PORT clk (3089:3089:3089) (3176:3176:3176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4129:4129:4129) (4094:4094:4094))
        (PORT d[1] (3524:3524:3524) (3606:3606:3606))
        (PORT d[2] (3487:3487:3487) (3541:3541:3541))
        (PORT d[3] (3671:3671:3671) (3670:3670:3670))
        (PORT d[4] (2354:2354:2354) (2348:2348:2348))
        (PORT d[5] (2879:2879:2879) (2920:2920:2920))
        (PORT d[6] (3570:3570:3570) (3610:3610:3610))
        (PORT d[7] (3119:3119:3119) (3149:3149:3149))
        (PORT d[8] (2774:2774:2774) (2778:2778:2778))
        (PORT d[9] (2384:2384:2384) (2371:2371:2371))
        (PORT d[10] (3726:3726:3726) (3683:3683:3683))
        (PORT d[11] (3832:3832:3832) (3819:3819:3819))
        (PORT d[12] (2287:2287:2287) (2383:2383:2383))
        (PORT clk (3086:3086:3086) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2341:2341:2341))
        (PORT clk (3086:3086:3086) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3176:3176:3176))
        (PORT d[0] (3167:3167:3167) (3075:3075:3075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3177:3177:3177))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3177:3177:3177))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3177:3177:3177))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3177:3177:3177))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4604:4604:4604) (4513:4513:4513))
        (PORT clk (2962:2962:2962) (3034:3034:3034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4568:4568:4568) (4792:4792:4792))
        (PORT d[1] (6326:6326:6326) (6562:6562:6562))
        (PORT d[2] (4489:4489:4489) (4693:4693:4693))
        (PORT d[3] (6212:6212:6212) (6414:6414:6414))
        (PORT d[4] (4113:4113:4113) (4337:4337:4337))
        (PORT d[5] (4475:4475:4475) (4682:4682:4682))
        (PORT d[6] (3894:3894:3894) (4112:4112:4112))
        (PORT d[7] (4796:4796:4796) (4997:4997:4997))
        (PORT d[8] (5626:5626:5626) (5755:5755:5755))
        (PORT d[9] (3766:3766:3766) (3976:3976:3976))
        (PORT d[10] (4375:4375:4375) (4548:4548:4548))
        (PORT d[11] (5590:5590:5590) (5836:5836:5836))
        (PORT d[12] (6239:6239:6239) (6469:6469:6469))
        (PORT clk (2958:2958:2958) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2097:2097:2097))
        (PORT clk (2958:2958:2958) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (3034:3034:3034))
        (PORT d[0] (3517:3517:3517) (3269:3269:3269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2136:2136:2136) (2047:2047:2047))
        (PORT datab (1420:1420:1420) (1429:1429:1429))
        (PORT datac (911:911:911) (830:830:830))
        (PORT datad (1637:1637:1637) (1605:1605:1605))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1567:1567:1567) (1460:1460:1460))
        (PORT datab (1417:1417:1417) (1426:1426:1426))
        (PORT datac (1794:1794:1794) (1684:1684:1684))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[15\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1066:1066:1066))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (1294:1294:1294) (1248:1248:1248))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2931:2931:2931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1327:1327:1327) (1264:1264:1264))
        (PORT sload (2135:2135:2135) (2229:2229:2229))
        (PORT ena (2744:2744:2744) (2706:2706:2706))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (926:926:926) (875:875:875))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2032:2032:2032))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1451:1451:1451) (1350:1350:1350))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1702:1702:1702))
        (PORT asdata (774:774:774) (772:772:772))
        (PORT ena (1631:1631:1631) (1556:1556:1556))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (645:645:645) (617:617:617))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1742:1742:1742))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1806:1806:1806) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (229:229:229) (259:259:259))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1770:1770:1770))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2220:2220:2220) (2114:2114:2114))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (784:784:784))
        (PORT datab (1206:1206:1206) (1145:1145:1145))
        (PORT datac (799:799:799) (833:833:833))
        (PORT datad (819:819:819) (850:850:850))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (729:729:729))
        (PORT datab (986:986:986) (960:960:960))
        (PORT datac (799:799:799) (833:833:833))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1901:1901:1901))
        (PORT asdata (1115:1115:1115) (1091:1091:1091))
        (PORT ena (1293:1293:1293) (1227:1227:1227))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (637:637:637) (606:606:606))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1757:1757:1757))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1770:1770:1770) (1647:1647:1647))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (1900:1900:1900))
        (PORT asdata (1571:1571:1571) (1501:1501:1501))
        (PORT ena (2082:2082:2082) (1958:1958:1958))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1860:1860:1860))
        (PORT asdata (1121:1121:1121) (1097:1097:1097))
        (PORT ena (3020:3020:3020) (2835:2835:2835))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (853:853:853))
        (PORT datab (453:453:453) (485:485:485))
        (PORT datac (798:798:798) (832:832:832))
        (PORT datad (818:818:818) (849:849:849))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1236:1236:1236))
        (PORT datab (770:770:770) (793:793:793))
        (PORT datac (345:345:345) (338:338:338))
        (PORT datad (1030:1030:1030) (1025:1025:1025))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (696:696:696))
        (PORT datab (392:392:392) (386:386:386))
        (PORT datad (592:592:592) (544:544:544))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1258:1258:1258) (1212:1212:1212))
        (PORT datad (1097:1097:1097) (1010:1010:1010))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (428:428:428) (451:451:451))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2114:2114:2114))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1881:1881:1881) (1802:1802:1802))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (665:665:665) (621:621:621))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1757:1757:1757))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1770:1770:1770) (1647:1647:1647))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1767:1767:1767))
        (PORT asdata (787:787:787) (788:788:788))
        (PORT ena (2107:2107:2107) (1967:1967:1967))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1735:1735:1735))
        (PORT asdata (787:787:787) (788:788:788))
        (PORT ena (2731:2731:2731) (2556:2556:2556))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (1900:1900:1900))
        (PORT asdata (1341:1341:1341) (1281:1281:1281))
        (PORT ena (2082:2082:2082) (1958:1958:1958))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (956:956:956))
        (PORT datab (1079:1079:1079) (1003:1003:1003))
        (PORT datac (1014:1014:1014) (1012:1012:1012))
        (PORT datad (974:974:974) (965:965:965))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1429:1429:1429))
        (PORT datab (1512:1512:1512) (1434:1434:1434))
        (PORT datac (1012:1012:1012) (1010:1010:1010))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (955:955:955) (899:899:899))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2032:2032:2032))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1451:1451:1451) (1350:1350:1350))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (737:737:737) (712:712:712))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1821:1821:1821))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1568:1568:1568) (1468:1468:1468))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (249:249:249))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1770:1770:1770))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2220:2220:2220) (2114:2114:2114))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (662:662:662) (627:627:627))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1742:1742:1742))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1806:1806:1806) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (965:965:965))
        (PORT datab (741:741:741) (764:764:764))
        (PORT datac (800:800:800) (834:834:834))
        (PORT datad (820:820:820) (851:851:851))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (722:722:722))
        (PORT datab (1427:1427:1427) (1326:1326:1326))
        (PORT datac (799:799:799) (834:834:834))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1060:1060:1060) (1028:1028:1028))
        (PORT datad (569:569:569) (518:518:518))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (911:911:911) (861:861:861))
        (PORT datac (1582:1582:1582) (1518:1518:1518))
        (PORT datad (679:679:679) (652:652:652))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1031:1031:1031))
        (PORT datab (371:371:371) (362:362:362))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1032:1032:1032))
        (PORT datad (636:636:636) (589:589:589))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1327:1327:1327))
        (PORT datab (1376:1376:1376) (1271:1271:1271))
        (PORT datac (565:565:565) (517:517:517))
        (PORT datad (1255:1255:1255) (1186:1186:1186))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux1\|out\[15\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (783:783:783))
        (PORT datab (1350:1350:1350) (1322:1322:1322))
        (PORT datac (800:800:800) (827:827:827))
        (PORT datad (1158:1158:1158) (1104:1104:1104))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux1\|out\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (729:729:729))
        (PORT datab (986:986:986) (960:960:960))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1189:1189:1189) (1136:1136:1136))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux1\|out\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (854:854:854))
        (PORT datab (449:449:449) (481:481:481))
        (PORT datac (800:800:800) (826:826:826))
        (PORT datad (1190:1190:1190) (1136:1136:1136))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux1\|out\[15\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1205:1205:1205))
        (PORT datab (761:761:761) (769:769:769))
        (PORT datac (848:848:848) (761:761:761))
        (PORT datad (726:726:726) (744:744:744))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[15\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1736:1736:1736))
        (PORT datab (1386:1386:1386) (1348:1348:1348))
        (PORT datac (390:390:390) (371:371:371))
        (PORT datad (594:594:594) (543:543:543))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1370:1370:1370))
        (PORT datab (1055:1055:1055) (1050:1050:1050))
        (PORT datac (358:358:358) (341:341:341))
        (PORT datad (369:369:369) (348:348:348))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1446:1446:1446))
        (PORT datab (964:964:964) (941:941:941))
        (PORT datad (1527:1527:1527) (1456:1456:1456))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1447:1447:1447))
        (PORT datab (385:385:385) (377:377:377))
        (PORT datad (1451:1451:1451) (1387:1387:1387))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (823:823:823))
        (PORT datab (810:810:810) (817:817:817))
        (PORT datac (1225:1225:1225) (1189:1189:1189))
        (PORT datad (791:791:791) (825:825:825))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1008:1008:1008))
        (PORT datab (283:283:283) (352:352:352))
        (PORT datac (624:624:624) (569:569:569))
        (PORT datad (1252:1252:1252) (1191:1191:1191))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1262:1262:1262))
        (PORT datab (801:801:801) (813:813:813))
        (PORT datac (355:355:355) (338:338:338))
        (PORT datad (646:646:646) (616:616:616))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2360:2360:2360) (2260:2260:2260))
        (PORT datab (1909:1909:1909) (1838:1838:1838))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1157:1157:1157))
        (PORT datab (722:722:722) (704:704:704))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (626:626:626) (579:579:579))
        (PORT datad (614:614:614) (550:550:550))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1371:1371:1371))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1023:1023:1023) (1020:1020:1020))
        (PORT datad (343:343:343) (326:326:326))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1129:1129:1129))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (675:675:675) (641:641:641))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (680:680:680) (641:641:641))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2018:2018:2018) (1983:1983:1983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2135:2135:2135))
        (PORT asdata (1511:1511:1511) (1539:1539:1539))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1453:1453:1453))
        (PORT clk (2533:2533:2533) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1082:1082:1082))
        (PORT d[1] (2696:2696:2696) (2695:2695:2695))
        (PORT d[2] (3126:3126:3126) (3029:3029:3029))
        (PORT d[3] (1142:1142:1142) (1150:1150:1150))
        (PORT d[4] (1538:1538:1538) (1472:1472:1472))
        (PORT d[5] (1842:1842:1842) (1767:1767:1767))
        (PORT d[6] (1427:1427:1427) (1415:1415:1415))
        (PORT d[7] (1988:1988:1988) (1952:1952:1952))
        (PORT d[8] (1070:1070:1070) (1082:1082:1082))
        (PORT d[9] (2231:2231:2231) (2165:2165:2165))
        (PORT d[10] (2149:2149:2149) (2049:2049:2049))
        (PORT d[11] (1479:1479:1479) (1468:1468:1468))
        (PORT d[12] (1347:1347:1347) (1340:1340:1340))
        (PORT clk (2530:2530:2530) (2698:2698:2698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1302:1302:1302) (1209:1209:1209))
        (PORT clk (2530:2530:2530) (2698:2698:2698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2702:2702:2702))
        (PORT d[0] (2024:2024:2024) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2703:2703:2703))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2703:2703:2703))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2703:2703:2703))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2703:2703:2703))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4059:4059:4059) (3916:3916:3916))
        (PORT clk (2813:2813:2813) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4810:4810:4810) (4990:4990:4990))
        (PORT d[1] (4464:4464:4464) (4678:4678:4678))
        (PORT d[2] (7634:7634:7634) (7857:7857:7857))
        (PORT d[3] (7720:7720:7720) (7958:7958:7958))
        (PORT d[4] (7147:7147:7147) (7430:7430:7430))
        (PORT d[5] (4801:4801:4801) (5023:5023:5023))
        (PORT d[6] (4753:4753:4753) (4946:4946:4946))
        (PORT d[7] (4082:4082:4082) (4290:4290:4290))
        (PORT d[8] (6260:6260:6260) (6505:6505:6505))
        (PORT d[9] (6651:6651:6651) (6931:6931:6931))
        (PORT d[10] (4944:4944:4944) (5197:5197:5197))
        (PORT d[11] (7695:7695:7695) (7962:7962:7962))
        (PORT d[12] (4760:4760:4760) (4950:4950:4950))
        (PORT clk (2809:2809:2809) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (1824:1824:1824))
        (PORT clk (2809:2809:2809) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (3007:3007:3007))
        (PORT d[0] (4581:4581:4581) (4278:4278:4278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (1739:1739:1739))
        (PORT clk (2358:2358:2358) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (1744:1744:1744))
        (PORT d[1] (2706:2706:2706) (2693:2693:2693))
        (PORT d[2] (3101:3101:3101) (3004:3004:3004))
        (PORT d[3] (1090:1090:1090) (1094:1094:1094))
        (PORT d[4] (1488:1488:1488) (1427:1427:1427))
        (PORT d[5] (1835:1835:1835) (1759:1759:1759))
        (PORT d[6] (2729:2729:2729) (2655:2655:2655))
        (PORT d[7] (2397:2397:2397) (2340:2340:2340))
        (PORT d[8] (2113:2113:2113) (2094:2094:2094))
        (PORT d[9] (2259:2259:2259) (2219:2219:2219))
        (PORT d[10] (2175:2175:2175) (2074:2074:2074))
        (PORT d[11] (1434:1434:1434) (1424:1424:1424))
        (PORT d[12] (1509:1509:1509) (1517:1517:1517))
        (PORT clk (2355:2355:2355) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1033:1033:1033) (968:968:968))
        (PORT clk (2355:2355:2355) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2587:2587:2587))
        (PORT d[0] (1571:1571:1571) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (3613:3613:3613))
        (PORT clk (2767:2767:2767) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4786:4786:4786) (4967:4967:4967))
        (PORT d[1] (4172:4172:4172) (4397:4397:4397))
        (PORT d[2] (3760:3760:3760) (3956:3956:3956))
        (PORT d[3] (7736:7736:7736) (7975:7975:7975))
        (PORT d[4] (7435:7435:7435) (7704:7704:7704))
        (PORT d[5] (4086:4086:4086) (4297:4297:4297))
        (PORT d[6] (5049:5049:5049) (5232:5232:5232))
        (PORT d[7] (7992:7992:7992) (8225:8225:8225))
        (PORT d[8] (6274:6274:6274) (6520:6520:6520))
        (PORT d[9] (6661:6661:6661) (6943:6943:6943))
        (PORT d[10] (6910:6910:6910) (7141:7141:7141))
        (PORT d[11] (7696:7696:7696) (7963:7963:7963))
        (PORT d[12] (4739:4739:4739) (4927:4927:4927))
        (PORT clk (2763:2763:2763) (2973:2973:2973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (1878:1878:1878))
        (PORT clk (2763:2763:2763) (2973:2973:2973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2977:2977:2977))
        (PORT d[0] (2855:2855:2855) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2978:2978:2978))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2978:2978:2978))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2978:2978:2978))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2978:2978:2978))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (1801:1801:1801))
        (PORT clk (2986:2986:2986) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3214:3214:3214) (3244:3244:3244))
        (PORT d[1] (3234:3234:3234) (3185:3185:3185))
        (PORT d[2] (2478:2478:2478) (2417:2417:2417))
        (PORT d[3] (3006:3006:3006) (3015:3015:3015))
        (PORT d[4] (4432:4432:4432) (4432:4432:4432))
        (PORT d[5] (2716:2716:2716) (2717:2717:2717))
        (PORT d[6] (3873:3873:3873) (3905:3905:3905))
        (PORT d[7] (3969:3969:3969) (3943:3943:3943))
        (PORT d[8] (2709:2709:2709) (2682:2682:2682))
        (PORT d[9] (2345:2345:2345) (2299:2299:2299))
        (PORT d[10] (3831:3831:3831) (3854:3854:3854))
        (PORT d[11] (2419:2419:2419) (2384:2384:2384))
        (PORT d[12] (2402:2402:2402) (2394:2394:2394))
        (PORT clk (2983:2983:2983) (3208:3208:3208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2132:2132:2132))
        (PORT clk (2983:2983:2983) (3208:3208:3208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2986:2986:2986) (3212:3212:3212))
        (PORT d[0] (3072:3072:3072) (2971:2971:2971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3213:3213:3213))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3213:3213:3213))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3213:3213:3213))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3213:3213:3213))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (1858:1858:1858))
        (PORT clk (3002:3002:3002) (3139:3139:3139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5134:5134:5134) (5320:5320:5320))
        (PORT d[1] (4520:4520:4520) (4773:4773:4773))
        (PORT d[2] (6270:6270:6270) (6529:6529:6529))
        (PORT d[3] (6288:6288:6288) (6555:6555:6555))
        (PORT d[4] (6083:6083:6083) (6395:6395:6395))
        (PORT d[5] (4477:4477:4477) (4710:4710:4710))
        (PORT d[6] (5391:5391:5391) (5590:5590:5590))
        (PORT d[7] (6609:6609:6609) (6882:6882:6882))
        (PORT d[8] (6365:6365:6365) (6645:6645:6645))
        (PORT d[9] (5723:5723:5723) (6035:6035:6035))
        (PORT d[10] (5656:5656:5656) (5942:5942:5942))
        (PORT d[11] (6356:6356:6356) (6671:6671:6671))
        (PORT d[12] (5099:5099:5099) (5292:5292:5292))
        (PORT clk (2998:2998:2998) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (1903:1903:1903))
        (PORT clk (2998:2998:2998) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3139:3139:3139))
        (PORT d[0] (5048:5048:5048) (4767:4767:4767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1162:1162:1162))
        (PORT datab (1452:1452:1452) (1459:1459:1459))
        (PORT datac (1424:1424:1424) (1316:1316:1316))
        (PORT datad (1354:1354:1354) (1309:1309:1309))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1815:1815:1815))
        (PORT clk (2952:2952:2952) (3174:3174:3174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3245:3245:3245))
        (PORT d[1] (3223:3223:3223) (3176:3176:3176))
        (PORT d[2] (2802:2802:2802) (2740:2740:2740))
        (PORT d[3] (3655:3655:3655) (3628:3628:3628))
        (PORT d[4] (4450:4450:4450) (4441:4441:4441))
        (PORT d[5] (2729:2729:2729) (2732:2732:2732))
        (PORT d[6] (3879:3879:3879) (3931:3931:3931))
        (PORT d[7] (3982:3982:3982) (3956:3956:3956))
        (PORT d[8] (3055:3055:3055) (3018:3018:3018))
        (PORT d[9] (2324:2324:2324) (2282:2282:2282))
        (PORT d[10] (3842:3842:3842) (3869:3869:3869))
        (PORT d[11] (2450:2450:2450) (2415:2415:2415))
        (PORT d[12] (2397:2397:2397) (2375:2375:2375))
        (PORT clk (2949:2949:2949) (3170:3170:3170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2081:2081:2081))
        (PORT clk (2949:2949:2949) (3170:3170:3170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (3174:3174:3174))
        (PORT d[0] (2463:2463:2463) (2370:2370:2370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3175:3175:3175))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3175:3175:3175))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3175:3175:3175))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3175:3175:3175))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2170:2170:2170))
        (PORT clk (2949:2949:2949) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5444:5444:5444) (5609:5609:5609))
        (PORT d[1] (4564:4564:4564) (4817:4817:4817))
        (PORT d[2] (6575:6575:6575) (6824:6824:6824))
        (PORT d[3] (6304:6304:6304) (6571:6571:6571))
        (PORT d[4] (6098:6098:6098) (6411:6411:6411))
        (PORT d[5] (4506:4506:4506) (4726:4726:4726))
        (PORT d[6] (5406:5406:5406) (5606:5606:5606))
        (PORT d[7] (6623:6623:6623) (6897:6897:6897))
        (PORT d[8] (6406:6406:6406) (6688:6688:6688))
        (PORT d[9] (5709:5709:5709) (6020:6020:6020))
        (PORT d[10] (5690:5690:5690) (5975:5975:5975))
        (PORT d[11] (6371:6371:6371) (6688:6688:6688))
        (PORT d[12] (5458:5458:5458) (5648:5648:5648))
        (PORT clk (2945:2945:2945) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2002:2002:2002))
        (PORT clk (2945:2945:2945) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2949:2949:2949) (3121:3121:3121))
        (PORT d[0] (3928:3928:3928) (3858:3858:3858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1161:1161:1161))
        (PORT datab (1327:1327:1327) (1268:1268:1268))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (2145:2145:2145) (2042:2042:2042))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1509:1509:1509))
        (PORT clk (2967:2967:2967) (3111:3111:3111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2063:2063:2063))
        (PORT d[1] (3570:3570:3570) (3509:3509:3509))
        (PORT d[2] (2094:2094:2094) (2010:2010:2010))
        (PORT d[3] (2042:2042:2042) (2003:2003:2003))
        (PORT d[4] (3362:3362:3362) (3366:3366:3366))
        (PORT d[5] (3046:3046:3046) (3035:3035:3035))
        (PORT d[6] (2564:2564:2564) (2477:2477:2477))
        (PORT d[7] (2582:2582:2582) (2503:2503:2503))
        (PORT d[8] (2763:2763:2763) (2733:2733:2733))
        (PORT d[9] (1993:1993:1993) (1958:1958:1958))
        (PORT d[10] (3510:3510:3510) (3550:3550:3550))
        (PORT d[11] (2366:2366:2366) (2330:2330:2330))
        (PORT d[12] (2069:2069:2069) (2054:2054:2054))
        (PORT clk (2964:2964:2964) (3107:3107:3107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2028:2028:2028))
        (PORT clk (2964:2964:2964) (3107:3107:3107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3111:3111:3111))
        (PORT d[0] (2504:2504:2504) (2381:2381:2381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3112:3112:3112))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3112:3112:3112))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3112:3112:3112))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3112:3112:3112))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2197:2197:2197))
        (PORT clk (2943:2943:2943) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4792:4792:4792) (4974:4974:4974))
        (PORT d[1] (4850:4850:4850) (5077:5077:5077))
        (PORT d[2] (6615:6615:6615) (6867:6867:6867))
        (PORT d[3] (6663:6663:6663) (6927:6927:6927))
        (PORT d[4] (5727:5727:5727) (6047:6047:6047))
        (PORT d[5] (4865:4865:4865) (5084:5084:5084))
        (PORT d[6] (5091:5091:5091) (5273:5273:5273))
        (PORT d[7] (7015:7015:7015) (7286:7286:7286))
        (PORT d[8] (6756:6756:6756) (7029:7029:7029))
        (PORT d[9] (5720:5720:5720) (6034:6034:6034))
        (PORT d[10] (6027:6027:6027) (6301:6301:6301))
        (PORT d[11] (6719:6719:6719) (7021:7021:7021))
        (PORT d[12] (5423:5423:5423) (5605:5605:5605))
        (PORT clk (2939:2939:2939) (3008:3008:3008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (1954:1954:1954))
        (PORT clk (2939:2939:2939) (3008:3008:3008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (3012:3012:3012))
        (PORT d[0] (3556:3556:3556) (3276:3276:3276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1464:1464:1464))
        (PORT clk (2809:2809:2809) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1531:1531:1531))
        (PORT d[1] (2690:2690:2690) (2685:2685:2685))
        (PORT d[2] (3101:3101:3101) (3000:3000:3000))
        (PORT d[3] (1396:1396:1396) (1390:1390:1390))
        (PORT d[4] (1828:1828:1828) (1747:1747:1747))
        (PORT d[5] (2126:2126:2126) (2030:2030:2030))
        (PORT d[6] (2421:2421:2421) (2366:2366:2366))
        (PORT d[7] (2053:2053:2053) (2016:2016:2016))
        (PORT d[8] (1426:1426:1426) (1423:1423:1423))
        (PORT d[9] (1923:1923:1923) (1893:1893:1893))
        (PORT d[10] (2195:2195:2195) (2088:2088:2088))
        (PORT d[11] (1469:1469:1469) (1471:1471:1471))
        (PORT d[12] (1704:1704:1704) (1690:1690:1690))
        (PORT clk (2806:2806:2806) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1252:1252:1252))
        (PORT clk (2806:2806:2806) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (3009:3009:3009))
        (PORT d[0] (2200:2200:2200) (2143:2143:2143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4065:4065:4065) (3916:3916:3916))
        (PORT clk (2780:2780:2780) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4481:4481:4481) (4672:4672:4672))
        (PORT d[1] (4142:4142:4142) (4375:4375:4375))
        (PORT d[2] (7599:7599:7599) (7823:7823:7823))
        (PORT d[3] (7405:7405:7405) (7641:7641:7641))
        (PORT d[4] (7112:7112:7112) (7395:7395:7395))
        (PORT d[5] (4480:4480:4480) (4715:4715:4715))
        (PORT d[6] (4731:4731:4731) (4922:4922:4922))
        (PORT d[7] (7678:7678:7678) (7924:7924:7924))
        (PORT d[8] (6215:6215:6215) (6453:6453:6453))
        (PORT d[9] (6385:6385:6385) (6672:6672:6672))
        (PORT d[10] (5223:5223:5223) (5467:5467:5467))
        (PORT d[11] (7640:7640:7640) (7906:7906:7906))
        (PORT d[12] (4758:4758:4758) (4949:4949:4949))
        (PORT clk (2776:2776:2776) (2970:2970:2970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2010:2010:2010))
        (PORT clk (2776:2776:2776) (2970:2970:2970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2974:2974:2974))
        (PORT d[0] (2952:2952:2952) (2703:2703:2703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1490:1490:1490))
        (PORT clk (2965:2965:2965) (3104:3104:3104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (1852:1852:1852))
        (PORT d[1] (2357:2357:2357) (2345:2345:2345))
        (PORT d[2] (2754:2754:2754) (2660:2660:2660))
        (PORT d[3] (1722:1722:1722) (1704:1704:1704))
        (PORT d[4] (3414:3414:3414) (3418:3418:3418))
        (PORT d[5] (2223:2223:2223) (2174:2174:2174))
        (PORT d[6] (2037:2037:2037) (1992:1992:1992))
        (PORT d[7] (1722:1722:1722) (1693:1693:1693))
        (PORT d[8] (1767:1767:1767) (1753:1753:1753))
        (PORT d[9] (1972:1972:1972) (1931:1931:1931))
        (PORT d[10] (2163:2163:2163) (2062:2062:2062))
        (PORT d[11] (1797:1797:1797) (1782:1782:1782))
        (PORT d[12] (1762:1762:1762) (1760:1760:1760))
        (PORT clk (2962:2962:2962) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (1854:1854:1854))
        (PORT clk (2962:2962:2962) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (3104:3104:3104))
        (PORT d[0] (2487:2487:2487) (2397:2397:2397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3105:3105:3105))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4407:4407:4407) (4251:4251:4251))
        (PORT clk (2807:2807:2807) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4095:4095:4095) (4295:4295:4295))
        (PORT d[1] (4543:4543:4543) (4784:4784:4784))
        (PORT d[2] (7557:7557:7557) (7773:7773:7773))
        (PORT d[3] (7055:7055:7055) (7298:7298:7298))
        (PORT d[4] (6769:6769:6769) (7061:7061:7061))
        (PORT d[5] (4482:4482:4482) (4704:4704:4704))
        (PORT d[6] (4759:4759:4759) (4954:4954:4954))
        (PORT d[7] (7376:7376:7376) (7642:7642:7642))
        (PORT d[8] (7032:7032:7032) (7288:7288:7288))
        (PORT d[9] (6085:6085:6085) (6384:6384:6384))
        (PORT d[10] (5556:5556:5556) (5781:5781:5781))
        (PORT d[11] (7303:7303:7303) (7579:7579:7579))
        (PORT d[12] (4423:4423:4423) (4607:4607:4607))
        (PORT clk (2803:2803:2803) (2999:2999:2999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2054:2054:2054))
        (PORT clk (2803:2803:2803) (2999:2999:2999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (3003:3003:3003))
        (PORT d[0] (3416:3416:3416) (3178:3178:3178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (3004:3004:3004))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (3004:3004:3004))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (3004:3004:3004))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (3004:3004:3004))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1365:1365:1365))
        (PORT datab (1377:1377:1377) (1346:1346:1346))
        (PORT datac (649:649:649) (610:610:610))
        (PORT datad (944:944:944) (893:893:893))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (822:822:822) (828:828:828))
        (PORT clk (2454:2454:2454) (2655:2655:2655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2230:2230:2230))
        (PORT d[1] (2534:2534:2534) (2452:2452:2452))
        (PORT d[2] (3431:3431:3431) (3320:3320:3320))
        (PORT d[3] (1408:1408:1408) (1402:1402:1402))
        (PORT d[4] (3339:3339:3339) (3295:3295:3295))
        (PORT d[5] (1307:1307:1307) (1281:1281:1281))
        (PORT d[6] (3352:3352:3352) (3296:3296:3296))
        (PORT d[7] (1388:1388:1388) (1377:1377:1377))
        (PORT d[8] (2333:2333:2333) (2284:2284:2284))
        (PORT d[9] (1932:1932:1932) (1878:1878:1878))
        (PORT d[10] (1864:1864:1864) (1809:1809:1809))
        (PORT d[11] (806:806:806) (827:827:827))
        (PORT d[12] (1125:1125:1125) (1147:1147:1147))
        (PORT clk (2451:2451:2451) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (951:951:951))
        (PORT clk (2451:2451:2451) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2655:2655:2655))
        (PORT d[0] (1586:1586:1586) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2656:2656:2656))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2656:2656:2656))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2656:2656:2656))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2656:2656:2656))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3258:3258:3258))
        (PORT clk (2936:2936:2936) (3001:3001:3001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5492:5492:5492) (5652:5652:5652))
        (PORT d[1] (4836:4836:4836) (5046:5046:5046))
        (PORT d[2] (4472:4472:4472) (4638:4638:4638))
        (PORT d[3] (8090:8090:8090) (8320:8320:8320))
        (PORT d[4] (3751:3751:3751) (3918:3918:3918))
        (PORT d[5] (5140:5140:5140) (5353:5353:5353))
        (PORT d[6] (5378:5378:5378) (5548:5548:5548))
        (PORT d[7] (8332:8332:8332) (8553:8553:8553))
        (PORT d[8] (4806:4806:4806) (4997:4997:4997))
        (PORT d[9] (7030:7030:7030) (7302:7302:7302))
        (PORT d[10] (4871:4871:4871) (5103:5103:5103))
        (PORT d[11] (4066:4066:4066) (4250:4250:4250))
        (PORT d[12] (5071:5071:5071) (5249:5249:5249))
        (PORT clk (2932:2932:2932) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (1827:1827:1827))
        (PORT clk (2932:2932:2932) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (3001:3001:3001))
        (PORT d[0] (2436:2436:2436) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1374:1374:1374))
        (PORT datab (1455:1455:1455) (1462:1462:1462))
        (PORT datac (968:968:968) (922:922:922))
        (PORT datad (646:646:646) (610:610:610))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[14\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1942:1942:1942) (1885:1885:1885))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2833:2833:2833) (2813:2813:2813))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1312:1312:1312) (1260:1260:1260))
        (PORT sload (2130:2130:2130) (2235:2235:2235))
        (PORT ena (2317:2317:2317) (2253:2253:2253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1122:1122:1122))
        (PORT datab (1376:1376:1376) (1266:1266:1266))
        (PORT datac (1190:1190:1190) (1118:1118:1118))
        (PORT datad (373:373:373) (356:356:356))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (1284:1284:1284) (1237:1237:1237))
        (PORT datac (1515:1515:1515) (1454:1454:1454))
        (PORT datad (1305:1305:1305) (1186:1186:1186))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (400:400:400))
        (PORT datab (1027:1027:1027) (998:998:998))
        (PORT datac (719:719:719) (692:692:692))
        (PORT datad (977:977:977) (959:959:959))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2562:2562:2562) (2484:2484:2484))
        (PORT datab (1374:1374:1374) (1268:1268:1268))
        (PORT datac (349:349:349) (331:331:331))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (623:623:623) (577:577:577))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2018:2018:2018) (1983:1983:1983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1722w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1186:1186:1186))
        (PORT datab (1066:1066:1066) (1071:1071:1071))
        (PORT datac (321:321:321) (438:438:438))
        (PORT datad (1492:1492:1492) (1422:1422:1422))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2137:2137:2137))
        (PORT asdata (4463:4463:4463) (4677:4677:4677))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (588:588:588))
        (PORT datab (2831:2831:2831) (2629:2629:2629))
        (PORT datac (1330:1330:1330) (1252:1252:1252))
        (PORT datad (2549:2549:2549) (2495:2495:2495))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1461:1461:1461) (1462:1462:1462))
        (PORT datab (1312:1312:1312) (1249:1249:1249))
        (PORT datac (2528:2528:2528) (2398:2398:2398))
        (PORT datad (1624:1624:1624) (1501:1501:1501))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (955:955:955))
        (PORT datab (1469:1469:1469) (1477:1477:1477))
        (PORT datac (1420:1420:1420) (1433:1433:1433))
        (PORT datad (1794:1794:1794) (1685:1685:1685))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1467:1467:1467) (1475:1475:1475))
        (PORT datac (1582:1582:1582) (1519:1519:1519))
        (PORT datad (2764:2764:2764) (2555:2555:2555))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2627:2627:2627) (2512:2512:2512))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2277:2277:2277) (2256:2256:2256))
        (PORT datab (1185:1185:1185) (1079:1079:1079))
        (PORT datac (1754:1754:1754) (1626:1626:1626))
        (PORT datad (2773:2773:2773) (2588:2588:2588))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2528:2528:2528) (2372:2372:2372))
        (PORT datab (1923:1923:1923) (1831:1831:1831))
        (PORT datac (1185:1185:1185) (1115:1115:1115))
        (PORT datad (1163:1163:1163) (1075:1075:1075))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2527:2527:2527) (2371:2371:2371))
        (PORT datab (1249:1249:1249) (1150:1150:1150))
        (PORT datac (2287:2287:2287) (2265:2265:2265))
        (PORT datad (371:371:371) (347:347:347))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2337:2337:2337) (2308:2308:2308))
        (PORT datab (2666:2666:2666) (2615:2615:2615))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (3067:3067:3067) (2922:2922:2922))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (3212:3212:3212) (3066:3066:3066))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1014:1014:1014))
        (PORT datab (1462:1462:1462) (1469:1469:1469))
        (PORT datac (1411:1411:1411) (1421:1421:1421))
        (PORT datad (1895:1895:1895) (1792:1792:1792))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2264:2264:2264) (2153:2153:2153))
        (PORT datab (1465:1465:1465) (1472:1472:1472))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1629:1629:1629) (1543:1543:1543))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (936:936:936))
        (PORT datab (1466:1466:1466) (1474:1474:1474))
        (PORT datac (1417:1417:1417) (1428:1428:1428))
        (PORT datad (1275:1275:1275) (1205:1205:1205))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1267:1267:1267))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1417:1417:1417) (1429:1429:1429))
        (PORT datad (1295:1295:1295) (1222:1222:1222))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2627:2627:2627) (2512:2512:2512))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1247:1247:1247))
        (PORT datab (1719:1719:1719) (1580:1580:1580))
        (PORT datac (2240:2240:2240) (2216:2216:2216))
        (PORT datad (2773:2773:2773) (2587:2587:2587))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1233:1233:1233) (1138:1138:1138))
        (PORT datac (2233:2233:2233) (2209:2209:2209))
        (PORT datad (2775:2775:2775) (2614:2614:2614))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1215:1215:1215))
        (PORT datab (1142:1142:1142) (1048:1048:1048))
        (PORT datac (2237:2237:2237) (2213:2213:2213))
        (PORT datad (2770:2770:2770) (2584:2584:2584))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1288:1288:1288))
        (PORT datab (2817:2817:2817) (2620:2620:2620))
        (PORT datac (2034:2034:2034) (1917:1917:1917))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (2782:2782:2782) (2690:2690:2690))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1069:1069:1069))
        (PORT datab (2396:2396:2396) (2265:2265:2265))
        (PORT datac (1029:1029:1029) (1008:1008:1008))
        (PORT datad (1554:1554:1554) (1501:1501:1501))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3970:3970:3970) (4125:4125:4125))
        (PORT datab (4833:4833:4833) (4983:4983:4983))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (790:790:790))
        (PORT datab (4834:4834:4834) (4984:4984:4984))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (646:646:646) (638:638:638))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5807:5807:5807) (5945:5945:5945))
        (PORT datab (4277:4277:4277) (4456:4456:4456))
        (PORT datad (971:971:971) (950:950:950))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5811:5811:5811) (5950:5950:5950))
        (PORT datab (971:971:971) (964:964:964))
        (PORT datac (975:975:975) (954:954:954))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3703:3703:3703) (3891:3891:3891))
        (PORT datac (571:571:571) (519:519:519))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2178:2178:2178))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4272:4272:4272) (4429:4429:4429))
        (PORT datab (4046:4046:4046) (4251:4251:4251))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (796:796:796))
        (PORT datab (3973:3973:3973) (4123:4123:4123))
        (PORT datac (990:990:990) (975:975:975))
        (PORT datad (384:384:384) (364:364:364))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4283:4283:4283) (4447:4447:4447))
        (PORT datab (3973:3973:3973) (4123:4123:4123))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4284:4284:4284) (4448:4448:4448))
        (PORT datab (1034:1034:1034) (1003:1003:1003))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (758:758:758) (768:768:768))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3707:3707:3707) (3896:3896:3896))
        (PORT datac (359:359:359) (352:352:352))
        (PORT datad (390:390:390) (373:373:373))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2178:2178:2178))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4284:4284:4284) (4448:4448:4448))
        (PORT datab (3973:3973:3973) (4123:4123:4123))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (254:254:254) (317:317:317))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (831:831:831))
        (PORT datab (4276:4276:4276) (4456:4456:4456))
        (PORT datac (395:395:395) (377:377:377))
        (PORT datad (705:705:705) (724:724:724))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5809:5809:5809) (5947:5947:5947))
        (PORT datab (4277:4277:4277) (4457:4457:4457))
        (PORT datad (704:704:704) (704:704:704))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1040:1040:1040))
        (PORT datab (3992:3992:3992) (4145:4145:4145))
        (PORT datac (1041:1041:1041) (1028:1028:1028))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3707:3707:3707) (3896:3896:3896))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2178:2178:2178))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3969:3969:3969) (4124:4124:4124))
        (PORT datab (4829:4829:4829) (4979:4979:4979))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4267:4267:4267) (4424:4424:4424))
        (PORT datab (1120:1120:1120) (1109:1109:1109))
        (PORT datac (626:626:626) (584:584:584))
        (PORT datad (1052:1052:1052) (1054:1054:1054))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4276:4276:4276) (4434:4434:4434))
        (PORT datab (4050:4050:4050) (4256:4256:4256))
        (PORT datad (761:761:761) (777:777:777))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1051:1051:1051))
        (PORT datab (3973:3973:3973) (4122:4122:4122))
        (PORT datac (1060:1060:1060) (1076:1076:1076))
        (PORT datad (383:383:383) (361:361:361))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3708:3708:3708) (3896:3896:3896))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (382:382:382) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2178:2178:2178))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (533:533:533))
        (PORT datab (304:304:304) (386:386:386))
        (PORT datac (272:272:272) (352:352:352))
        (PORT datad (274:274:274) (345:345:345))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (4043:4043:4043) (4241:4241:4241))
        (PORT datad (643:643:643) (605:605:605))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1061:1061:1061))
        (PORT datab (2402:2402:2402) (2272:2272:2272))
        (PORT datac (1026:1026:1026) (1005:1005:1005))
        (PORT datad (1557:1557:1557) (1504:1504:1504))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (533:533:533))
        (PORT datab (304:304:304) (386:386:386))
        (PORT datac (272:272:272) (351:351:351))
        (PORT datad (274:274:274) (344:344:344))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (703:703:703) (659:659:659))
        (PORT datac (4046:4046:4046) (4244:4244:4244))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1060:1060:1060))
        (PORT datab (2403:2403:2403) (2274:2274:2274))
        (PORT datac (1026:1026:1026) (1004:1004:1004))
        (PORT datad (1558:1558:1558) (1505:1505:1505))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (735:735:735))
        (PORT datab (463:463:463) (497:497:497))
        (PORT datac (623:623:623) (622:622:622))
        (PORT datad (1409:1409:1409) (1433:1433:1433))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (4047:4047:4047) (4245:4245:4245))
        (PORT datad (1263:1263:1263) (1205:1205:1205))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1058:1058:1058))
        (PORT datab (2404:2404:2404) (2275:2275:2275))
        (PORT datac (1025:1025:1025) (1003:1003:1003))
        (PORT datad (1558:1558:1558) (1506:1506:1506))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (733:733:733))
        (PORT datab (462:462:462) (496:496:496))
        (PORT datac (624:624:624) (623:623:623))
        (PORT datad (1408:1408:1408) (1432:1432:1432))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (4041:4041:4041) (4237:4237:4237))
        (PORT datad (679:679:679) (642:642:642))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1057:1057:1057))
        (PORT datab (2406:2406:2406) (2277:2277:2277))
        (PORT datac (1025:1025:1025) (1003:1003:1003))
        (PORT datad (1559:1559:1559) (1507:1507:1507))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (532:532:532))
        (PORT datab (305:305:305) (386:386:386))
        (PORT datac (273:273:273) (352:352:352))
        (PORT datad (275:275:275) (345:345:345))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (4049:4049:4049) (4249:4249:4249))
        (PORT datad (656:656:656) (618:618:618))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (539:539:539))
        (PORT datab (302:302:302) (383:383:383))
        (PORT datac (269:269:269) (349:349:349))
        (PORT datad (271:271:271) (341:341:341))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1065:1065:1065))
        (PORT datab (2398:2398:2398) (2268:2268:2268))
        (PORT datac (1028:1028:1028) (1007:1007:1007))
        (PORT datad (1556:1556:1556) (1503:1503:1503))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (692:692:692))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (4048:4048:4048) (4247:4247:4247))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (732:732:732))
        (PORT datab (658:658:658) (655:655:655))
        (PORT datad (432:432:432) (459:459:459))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1067:1067:1067))
        (PORT datab (2397:2397:2397) (2266:2266:2266))
        (PORT datac (1028:1028:1028) (1007:1007:1007))
        (PORT datad (1555:1555:1555) (1502:1502:1502))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (400:400:400))
        (PORT datab (662:662:662) (639:639:639))
        (PORT datac (1629:1629:1629) (1631:1631:1631))
        (PORT datad (3642:3642:3642) (3798:3798:3798))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4087:4087:4087) (4277:4277:4277))
        (PORT datab (4227:4227:4227) (4392:4392:4392))
        (PORT datad (740:740:740) (753:753:753))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux9\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3990:3990:3990) (4168:4168:4168))
        (PORT datab (793:793:793) (803:803:803))
        (PORT datac (959:959:959) (933:933:933))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4805:4805:4805) (4878:4878:4878))
        (PORT datab (4983:4983:4983) (5155:5155:5155))
        (PORT datac (253:253:253) (325:325:325))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4085:4085:4085) (4275:4275:4275))
        (PORT datab (752:752:752) (776:776:776))
        (PORT datac (451:451:451) (474:474:474))
        (PORT datad (653:653:653) (612:612:612))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux9\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (4267:4267:4267) (4394:4394:4394))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2121:2121:2121))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4278:4278:4278) (4436:4436:4436))
        (PORT datab (4052:4052:4052) (4257:4257:4257))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (780:780:780))
        (PORT datab (3694:3694:3694) (3855:3855:3855))
        (PORT datac (978:978:978) (959:959:959))
        (PORT datad (583:583:583) (536:536:536))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4090:4090:4090) (4280:4280:4280))
        (PORT datab (4230:4230:4230) (4394:4394:4394))
        (PORT datac (415:415:415) (453:453:453))
        (PORT datad (261:261:261) (327:327:327))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux8\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (4227:4227:4227) (4391:4391:4391))
        (PORT datac (968:968:968) (944:944:944))
        (PORT datad (952:952:952) (941:941:941))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux8\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (4266:4266:4266) (4393:4393:4393))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (357:357:357) (338:338:338))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2121:2121:2121))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4277:4277:4277) (4435:4435:4435))
        (PORT datab (4051:4051:4051) (4256:4256:4256))
        (PORT datad (408:408:408) (433:433:433))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4515:4515:4515) (4631:4631:4631))
        (PORT datab (388:388:388) (376:376:376))
        (PORT datac (1008:1008:1008) (994:994:994))
        (PORT datad (746:746:746) (757:757:757))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4283:4283:4283) (4447:4447:4447))
        (PORT datab (3973:3973:3973) (4123:4123:4123))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux10\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (415:415:415))
        (PORT datab (4277:4277:4277) (4457:4457:4457))
        (PORT datac (1024:1024:1024) (1019:1019:1019))
        (PORT datad (1024:1024:1024) (1003:1003:1003))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux10\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3706:3706:3706) (3895:3895:3895))
        (PORT datac (356:356:356) (348:348:348))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2178:2178:2178))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4087:4087:4087) (4277:4277:4277))
        (PORT datab (4228:4228:4228) (4393:4393:4393))
        (PORT datad (742:742:742) (749:749:749))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux11\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3991:3991:3991) (4169:4169:4169))
        (PORT datab (1059:1059:1059) (1027:1027:1027))
        (PORT datac (973:973:973) (948:948:948))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4805:4805:4805) (4877:4877:4877))
        (PORT datab (4983:4983:4983) (5156:5156:5156))
        (PORT datad (261:261:261) (328:328:328))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (799:799:799))
        (PORT datab (3695:3695:3695) (3856:3856:3856))
        (PORT datac (718:718:718) (726:726:726))
        (PORT datad (648:648:648) (618:618:618))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux11\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (4268:4268:4268) (4394:4394:4394))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2121:2121:2121))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1034:1034:1034))
        (PORT datab (1076:1076:1076) (1065:1065:1065))
        (PORT datac (1029:1029:1029) (1034:1034:1034))
        (PORT datad (1002:1002:1002) (1000:1000:1000))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2882:2882:2882) (2834:2834:2834))
        (PORT datab (1367:1367:1367) (1242:1242:1242))
        (PORT datac (1654:1654:1654) (1498:1498:1498))
        (PORT datad (2918:2918:2918) (2755:2755:2755))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1395:1395:1395) (1343:1343:1343))
        (PORT datac (2832:2832:2832) (2793:2793:2793))
        (PORT datad (1307:1307:1307) (1238:1238:1238))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2888:2888:2888) (2841:2841:2841))
        (PORT datab (1103:1103:1103) (1045:1045:1045))
        (PORT datac (1373:1373:1373) (1229:1229:1229))
        (PORT datad (2914:2914:2914) (2750:2750:2750))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1245:1245:1245))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1335:1335:1335) (1201:1201:1201))
        (PORT datad (2921:2921:2921) (2758:2758:2758))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (3566:3566:3566) (3415:3415:3415))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1762:1762:1762) (1650:1650:1650))
        (PORT datab (2815:2815:2815) (2618:2618:2618))
        (PORT datac (2234:2234:2234) (2210:2210:2210))
        (PORT datad (1748:1748:1748) (1622:1622:1622))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1823:1823:1823) (1686:1686:1686))
        (PORT datab (2822:2822:2822) (2627:2627:2627))
        (PORT datac (2015:2015:2015) (1883:1883:1883))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1844:1844:1844) (1751:1751:1751))
        (PORT datab (1489:1489:1489) (1370:1370:1370))
        (PORT datac (2241:2241:2241) (2218:2218:2218))
        (PORT datad (2774:2774:2774) (2589:2589:2589))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2276:2276:2276) (2255:2255:2255))
        (PORT datab (2500:2500:2500) (2428:2428:2428))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (2098:2098:2098) (1973:1973:1973))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (2819:2819:2819) (2720:2720:2720))
        (PORT datac (186:186:186) (213:213:213))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1124:1124:1124))
        (PORT datab (402:402:402) (386:386:386))
        (PORT datac (2757:2757:2757) (2558:2558:2558))
        (PORT datad (2836:2836:2836) (2786:2786:2786))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1523:1523:1523))
        (PORT datab (2910:2910:2910) (2761:2761:2761))
        (PORT datac (2263:2263:2263) (2155:2155:2155))
        (PORT datad (426:426:426) (463:463:463))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (951:951:951))
        (PORT datab (820:820:820) (836:836:836))
        (PORT datac (1867:1867:1867) (1775:1775:1775))
        (PORT datad (780:780:780) (806:806:806))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (1851:1851:1851))
        (PORT datab (809:809:809) (840:840:840))
        (PORT datac (2930:2930:2930) (2636:2636:2636))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (461:461:461) (495:495:495))
        (PORT datac (639:639:639) (609:609:609))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1248:1248:1248))
        (PORT datab (821:821:821) (837:837:837))
        (PORT datac (1065:1065:1065) (1011:1011:1011))
        (PORT datad (781:781:781) (806:806:806))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2048:2048:2048) (2005:2005:2005))
        (PORT datab (1321:1321:1321) (1242:1242:1242))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (773:773:773) (798:798:798))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (958:958:958))
        (PORT datab (817:817:817) (832:832:832))
        (PORT datac (1265:1265:1265) (1193:1193:1193))
        (PORT datad (779:779:779) (805:805:805))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (646:646:646))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (2164:2164:2164) (2049:2049:2049))
        (PORT datad (780:780:780) (806:806:806))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (467:467:467) (502:502:502))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2059:2059:2059) (1870:1870:1870))
        (PORT datab (2154:2154:2154) (2076:2076:2076))
        (PORT datac (222:222:222) (269:269:269))
        (PORT datad (234:234:234) (268:268:268))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (641:641:641) (608:608:608))
        (PORT datad (3363:3363:3363) (3552:3552:3552))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1027:1027:1027))
        (PORT datab (1070:1070:1070) (1058:1058:1058))
        (PORT datac (1031:1031:1031) (1036:1036:1036))
        (PORT datad (1004:1004:1004) (1002:1002:1002))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2055:2055:2055) (1866:1866:1866))
        (PORT datab (2148:2148:2148) (2069:2069:2069))
        (PORT datac (230:230:230) (276:276:276))
        (PORT datad (227:227:227) (261:261:261))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (693:693:693) (656:656:656))
        (PORT datad (3358:3358:3358) (3547:3547:3547))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1031:1031:1031))
        (PORT datab (1073:1073:1073) (1062:1062:1062))
        (PORT datac (1030:1030:1030) (1035:1035:1035))
        (PORT datad (1003:1003:1003) (1001:1001:1001))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2057:2057:2057) (1869:1869:1869))
        (PORT datab (2152:2152:2152) (2073:2073:2073))
        (PORT datac (225:225:225) (271:271:271))
        (PORT datad (231:231:231) (265:265:265))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (660:660:660) (625:625:625))
        (PORT datad (3359:3359:3359) (3548:3548:3548))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1032:1032:1032))
        (PORT datab (1074:1074:1074) (1063:1063:1063))
        (PORT datac (1029:1029:1029) (1034:1034:1034))
        (PORT datad (1003:1003:1003) (1000:1000:1000))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2058:2058:2058) (1870:1870:1870))
        (PORT datab (2153:2153:2153) (2075:2075:2075))
        (PORT datac (223:223:223) (270:270:270))
        (PORT datad (233:233:233) (267:267:267))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (662:662:662) (626:626:626))
        (PORT datad (3358:3358:3358) (3547:3547:3547))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1024:1024:1024))
        (PORT datab (1067:1067:1067) (1055:1055:1055))
        (PORT datac (1031:1031:1031) (1036:1036:1036))
        (PORT datad (1005:1005:1005) (1003:1003:1003))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2056:2056:2056) (1867:1867:1867))
        (PORT datab (2150:2150:2150) (2071:2071:2071))
        (PORT datac (228:228:228) (274:274:274))
        (PORT datad (229:229:229) (263:263:263))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (660:660:660) (621:621:621))
        (PORT datad (3362:3362:3362) (3551:3551:3551))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (1026:1026:1026))
        (PORT datab (1068:1068:1068) (1056:1056:1056))
        (PORT datac (1031:1031:1031) (1036:1036:1036))
        (PORT datad (1004:1004:1004) (1002:1002:1002))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2054:2054:2054) (1865:1865:1865))
        (PORT datab (2147:2147:2147) (2067:2067:2067))
        (PORT datac (231:231:231) (278:278:278))
        (PORT datad (226:226:226) (259:259:259))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (637:637:637) (601:601:601))
        (PORT datad (3361:3361:3361) (3551:3551:3551))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1029:1029:1029))
        (PORT datac (1030:1030:1030) (1035:1035:1035))
        (PORT datad (1003:1003:1003) (1001:1001:1001))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2056:2056:2056) (1866:1866:1866))
        (PORT datab (2149:2149:2149) (2069:2069:2069))
        (PORT datac (229:229:229) (275:275:275))
        (PORT datad (228:228:228) (262:262:262))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (3411:3411:3411) (3589:3589:3589))
        (PORT datac (626:626:626) (589:589:589))
        (PORT datad (1023:1023:1023) (1022:1022:1022))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4273:4273:4273) (4430:4430:4430))
        (PORT datab (4047:4047:4047) (4252:4252:4252))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1040:1040:1040))
        (PORT datab (3424:3424:3424) (3602:3602:3602))
        (PORT datac (748:748:748) (762:762:762))
        (PORT datad (684:684:684) (655:655:655))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3969:3969:3969) (4124:4124:4124))
        (PORT datab (4830:4830:4830) (4979:4979:4979))
        (PORT datac (254:254:254) (325:325:325))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4873:4873:4873) (4976:4976:4976))
        (PORT datab (662:662:662) (662:662:662))
        (PORT datac (746:746:746) (762:762:762))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3867:3867:3867) (4001:4001:4001))
        (PORT datac (190:190:190) (219:219:219))
        (PORT datad (678:678:678) (649:649:649))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2121:2121:2121))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4807:4807:4807) (4879:4879:4879))
        (PORT datab (4981:4981:4981) (5153:5153:5153))
        (PORT datac (253:253:253) (324:324:324))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3778:3778:3778) (3995:3995:3995))
        (PORT datab (726:726:726) (732:732:732))
        (PORT datac (616:616:616) (618:618:618))
        (PORT datad (599:599:599) (543:543:543))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3777:3777:3777) (3994:3994:3994))
        (PORT datab (4777:4777:4777) (4978:4978:4978))
        (PORT datac (254:254:254) (326:326:326))
        (PORT datad (667:667:667) (657:657:657))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4363:4363:4363) (4540:4540:4540))
        (PORT datab (738:738:738) (728:728:728))
        (PORT datac (930:930:930) (916:916:916))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3939:3939:3939) (4105:4105:4105))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (362:362:362) (337:337:337))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2133:2133:2133))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4364:4364:4364) (4541:4541:4541))
        (PORT datab (4059:4059:4059) (4213:4213:4213))
        (PORT datad (690:690:690) (693:693:693))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (480:480:480))
        (PORT datab (4773:4773:4773) (4973:4973:4973))
        (PORT datac (993:993:993) (979:979:979))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4274:4274:4274) (4431:4431:4431))
        (PORT datab (4048:4048:4048) (4253:4253:4253))
        (PORT datad (274:274:274) (336:336:336))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (715:715:715))
        (PORT datab (738:738:738) (720:720:720))
        (PORT datac (3731:3731:3731) (3955:3955:3955))
        (PORT datad (919:919:919) (865:865:865))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3939:3939:3939) (4104:4104:4104))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2133:2133:2133))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4807:4807:4807) (4879:4879:4879))
        (PORT datab (4981:4981:4981) (5153:5153:5153))
        (PORT datad (254:254:254) (317:317:317))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (531:531:531))
        (PORT datab (4060:4060:4060) (4214:4214:4214))
        (PORT datac (696:696:696) (696:696:696))
        (PORT datad (640:640:640) (581:581:581))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4362:4362:4362) (4539:4539:4539))
        (PORT datab (292:292:292) (366:366:366))
        (PORT datac (3733:3733:3733) (3957:3957:3957))
        (PORT datad (718:718:718) (698:698:698))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4366:4366:4366) (4544:4544:4544))
        (PORT datab (493:493:493) (510:510:510))
        (PORT datac (1173:1173:1173) (1121:1121:1121))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3938:3938:3938) (4103:4103:4103))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (361:361:361) (345:345:345))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2133:2133:2133))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (828:828:828))
        (PORT datab (1088:1088:1088) (1105:1105:1105))
        (PORT datac (760:760:760) (787:787:787))
        (PORT datad (981:981:981) (970:970:970))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2344:2344:2344) (2316:2316:2316))
        (PORT datab (2608:2608:2608) (2406:2406:2406))
        (PORT datac (1684:1684:1684) (1546:1546:1546))
        (PORT datad (2488:2488:2488) (2321:2321:2321))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2335:2335:2335) (2306:2306:2306))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1898:1898:1898) (1816:1816:1816))
        (PORT datad (1613:1613:1613) (1530:1530:1530))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1471:1471:1471))
        (PORT datab (2825:2825:2825) (2623:2623:2623))
        (PORT datac (1346:1346:1346) (1211:1211:1211))
        (PORT datad (2553:2553:2553) (2499:2499:2499))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2076:2076:2076) (1963:1963:1963))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1210:1210:1210) (1131:1131:1131))
        (PORT datad (2784:2784:2784) (2591:2591:2591))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datac (705:705:705) (672:672:672))
        (PORT datad (3238:3238:3238) (3094:3094:3094))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1495:1495:1495))
        (PORT datab (2831:2831:2831) (2629:2629:2629))
        (PORT datac (706:706:706) (665:665:665))
        (PORT datad (2550:2550:2550) (2496:2496:2496))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (677:677:677))
        (PORT datab (1562:1562:1562) (1465:1465:1465))
        (PORT datac (2294:2294:2294) (2274:2274:2274))
        (PORT datad (2433:2433:2433) (2286:2286:2286))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2342:2342:2342) (2314:2314:2314))
        (PORT datab (724:724:724) (680:680:680))
        (PORT datac (683:683:683) (644:644:644))
        (PORT datad (2490:2490:2490) (2322:2322:2322))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2522:2522:2522) (2364:2364:2364))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1332:1332:1332) (1264:1264:1264))
        (PORT datad (4273:4273:4273) (3936:3936:3936))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (3285:3285:3285) (3132:3132:3132))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (789:789:789))
        (PORT datab (2006:2006:2006) (1869:1869:1869))
        (PORT datac (2235:2235:2235) (2211:2211:2211))
        (PORT datad (2768:2768:2768) (2582:2582:2582))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2272:2272:2272) (2251:2251:2251))
        (PORT datab (1656:1656:1656) (1610:1610:1610))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (2479:2479:2479) (2340:2340:2340))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1284:1284:1284))
        (PORT datab (1601:1601:1601) (1492:1492:1492))
        (PORT datac (2244:2244:2244) (2221:2221:2221))
        (PORT datad (2776:2776:2776) (2592:2592:2592))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2069:2069:2069) (1940:1940:1940))
        (PORT datab (2813:2813:2813) (2616:2616:2616))
        (PORT datac (1481:1481:1481) (1383:1383:1383))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2788:2788:2788) (2697:2697:2697))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (993:993:993))
        (PORT datab (2966:2966:2966) (2792:2792:2792))
        (PORT datac (2833:2833:2833) (2795:2795:2795))
        (PORT datad (3015:3015:3015) (2741:2741:2741))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (3225:3225:3225) (3013:3013:3013))
        (PORT datac (2837:2837:2837) (2799:2799:2799))
        (PORT datad (1276:1276:1276) (1209:1209:1209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2890:2890:2890) (2844:2844:2844))
        (PORT datab (1077:1077:1077) (1015:1015:1015))
        (PORT datac (1001:1001:1001) (945:945:945))
        (PORT datad (2913:2913:2913) (2748:2748:2748))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (685:685:685))
        (PORT datab (1656:1656:1656) (1604:1604:1604))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (2913:2913:2913) (2748:2748:2748))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (3571:3571:3571) (3420:3420:3420))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2498:2498:2498) (2339:2339:2339))
        (PORT datab (2642:2642:2642) (2418:2418:2418))
        (PORT datac (2122:2122:2122) (2026:2026:2026))
        (PORT datad (1892:1892:1892) (1821:1821:1821))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (657:657:657) (635:635:635))
        (PORT datac (668:668:668) (636:636:636))
        (PORT datad (3358:3358:3358) (3547:3547:3547))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2501:2501:2501) (2343:2343:2343))
        (PORT datab (2643:2643:2643) (2419:2419:2419))
        (PORT datac (2120:2120:2120) (2023:2023:2023))
        (PORT datad (1895:1895:1895) (1824:1824:1824))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (829:829:829))
        (PORT datab (1089:1089:1089) (1105:1105:1105))
        (PORT datac (760:760:760) (788:788:788))
        (PORT datad (982:982:982) (971:971:971))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (374:374:374))
        (PORT datab (3707:3707:3707) (3853:3853:3853))
        (PORT datac (354:354:354) (339:339:339))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2495:2495:2495) (2336:2336:2336))
        (PORT datab (2641:2641:2641) (2418:2418:2418))
        (PORT datac (2124:2124:2124) (2028:2028:2028))
        (PORT datad (1890:1890:1890) (1818:1818:1818))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (826:826:826))
        (PORT datab (1087:1087:1087) (1103:1103:1103))
        (PORT datac (758:758:758) (786:786:786))
        (PORT datad (980:980:980) (969:969:969))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datac (3928:3928:3928) (4099:4099:4099))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2506:2506:2506) (2349:2349:2349))
        (PORT datab (2644:2644:2644) (2421:2421:2421))
        (PORT datac (2117:2117:2117) (2020:2020:2020))
        (PORT datad (1899:1899:1899) (1828:1828:1828))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (826:826:826))
        (PORT datab (1087:1087:1087) (1104:1104:1104))
        (PORT datac (759:759:759) (786:786:786))
        (PORT datad (981:981:981) (970:970:970))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (3997:3997:3997) (4159:4159:4159))
        (PORT datac (390:390:390) (371:371:371))
        (PORT datad (382:382:382) (360:360:360))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2502:2502:2502) (2344:2344:2344))
        (PORT datab (2643:2643:2643) (2420:2420:2420))
        (PORT datac (2119:2119:2119) (2023:2023:2023))
        (PORT datad (1896:1896:1896) (1824:1824:1824))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (832:832:832))
        (PORT datab (1091:1091:1091) (1107:1107:1107))
        (PORT datac (763:763:763) (790:790:790))
        (PORT datad (983:983:983) (972:972:972))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (680:680:680))
        (PORT datab (3438:3438:3438) (3623:3623:3623))
        (PORT datac (680:680:680) (647:647:647))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2505:2505:2505) (2347:2347:2347))
        (PORT datab (2644:2644:2644) (2421:2421:2421))
        (PORT datac (2117:2117:2117) (2021:2021:2021))
        (PORT datad (1897:1897:1897) (1826:1826:1826))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (829:829:829))
        (PORT datab (1089:1089:1089) (1105:1105:1105))
        (PORT datac (760:760:760) (788:788:788))
        (PORT datad (981:981:981) (971:971:971))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (415:415:415))
        (PORT datab (3995:3995:3995) (4157:4157:4157))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1091:1091:1091) (1108:1108:1108))
        (PORT datac (771:771:771) (795:795:795))
        (PORT datad (983:983:983) (972:972:972))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2497:2497:2497) (2338:2338:2338))
        (PORT datab (2641:2641:2641) (2418:2418:2418))
        (PORT datac (2122:2122:2122) (2026:2026:2026))
        (PORT datad (1892:1892:1892) (1820:1820:1820))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3962:3962:3962) (4135:4135:4135))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (762:762:762) (790:790:790))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2886:2886:2886) (2839:2839:2839))
        (PORT datab (1605:1605:1605) (1491:1491:1491))
        (PORT datac (1025:1025:1025) (924:924:924))
        (PORT datad (2915:2915:2915) (2751:2751:2751))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1243:1243:1243))
        (PORT datab (2962:2962:2962) (2787:2787:2787))
        (PORT datac (1734:1734:1734) (1581:1581:1581))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2529:2529:2529) (2373:2373:2373))
        (PORT datab (2122:2122:2122) (2011:2011:2011))
        (PORT datac (2285:2285:2285) (2264:2264:2264))
        (PORT datad (1632:1632:1632) (1480:1480:1480))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1595:1595:1595) (1488:1488:1488))
        (PORT datab (2795:2795:2795) (2761:2761:2761))
        (PORT datac (2830:2830:2830) (2790:2790:2790))
        (PORT datad (2170:2170:2170) (2050:2050:2050))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (3569:3569:3569) (3418:3418:3418))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (650:650:650))
        (PORT datab (458:458:458) (500:500:500))
        (PORT datac (1261:1261:1261) (1194:1194:1194))
        (PORT datad (252:252:252) (314:314:314))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (459:459:459) (501:501:501))
        (PORT datac (1885:1885:1885) (1780:1780:1780))
        (PORT datad (995:995:995) (939:939:939))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1645:1645:1645) (1560:1560:1560))
        (PORT datab (789:789:789) (802:802:802))
        (PORT datac (1003:1003:1003) (949:949:949))
        (PORT datad (713:713:713) (731:731:731))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1944:1944:1944) (1833:1833:1833))
        (PORT datac (987:987:987) (931:931:931))
        (PORT datad (743:743:743) (764:764:764))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (365:365:365))
        (PORT datac (642:642:642) (622:622:622))
        (PORT datad (689:689:689) (656:656:656))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1470:1470:1470))
        (PORT datab (1468:1468:1468) (1475:1475:1475))
        (PORT datac (1881:1881:1881) (1772:1772:1772))
        (PORT datad (978:978:978) (922:922:922))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (977:977:977) (916:916:916))
        (PORT datac (1432:1432:1432) (1442:1442:1442))
        (PORT datad (1593:1593:1593) (1509:1509:1509))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (643:643:643))
        (PORT datab (1464:1464:1464) (1471:1471:1471))
        (PORT datac (1413:1413:1413) (1424:1424:1424))
        (PORT datad (990:990:990) (934:934:934))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1402:1402:1402) (1328:1328:1328))
        (PORT datac (1421:1421:1421) (1434:1434:1434))
        (PORT datad (1568:1568:1568) (1483:1483:1483))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2628:2628:2628) (2513:2513:2513))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2880:2880:2880) (2831:2831:2831))
        (PORT datab (1089:1089:1089) (1028:1028:1028))
        (PORT datac (1580:1580:1580) (1494:1494:1494))
        (PORT datad (2921:2921:2921) (2757:2757:2757))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1717:1717:1717) (1682:1682:1682))
        (PORT datab (1053:1053:1053) (993:993:993))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (2918:2918:2918) (2754:2754:2754))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (840:840:840))
        (PORT datab (786:786:786) (800:800:800))
        (PORT datac (1319:1319:1319) (1249:1249:1249))
        (PORT datad (1004:1004:1004) (945:945:945))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (787:787:787) (800:800:800))
        (PORT datac (1931:1931:1931) (1840:1840:1840))
        (PORT datad (1573:1573:1573) (1483:1483:1483))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1811:1811:1811) (1745:1745:1745))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (261:261:261) (328:328:328))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2341:2341:2341) (2218:2218:2218))
        (PORT datab (257:257:257) (306:306:306))
        (PORT datac (1612:1612:1612) (1547:1547:1547))
        (PORT datad (229:229:229) (263:263:263))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (3973:3973:3973) (4109:4109:4109))
        (PORT datac (253:253:253) (324:324:324))
        (PORT datad (3777:3777:3777) (4000:4000:4000))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4636:4636:4636) (4749:4749:4749))
        (PORT datab (496:496:496) (507:507:507))
        (PORT datac (598:598:598) (551:551:551))
        (PORT datad (929:929:929) (908:908:908))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4638:4638:4638) (4752:4752:4752))
        (PORT datab (4245:4245:4245) (4429:4429:4429))
        (PORT datad (776:776:776) (785:785:785))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3824:3824:3824) (4036:4036:4036))
        (PORT datab (773:773:773) (797:797:797))
        (PORT datac (1002:1002:1002) (977:977:977))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (4410:4410:4410) (4523:4523:4523))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2160:2160:2160))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4635:4635:4635) (4748:4748:4748))
        (PORT datab (4247:4247:4247) (4432:4432:4432))
        (PORT datad (734:734:734) (749:749:749))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3822:3822:3822) (4032:4032:4032))
        (PORT datab (806:806:806) (808:808:808))
        (PORT datac (933:933:933) (921:921:921))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4759:4759:4759) (4959:4959:4959))
        (PORT datab (3771:3771:3771) (3973:3973:3973))
        (PORT datac (253:253:253) (324:324:324))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4640:4640:4640) (4754:4754:4754))
        (PORT datab (926:926:926) (866:866:866))
        (PORT datac (1225:1225:1225) (1156:1156:1156))
        (PORT datad (848:848:848) (788:788:788))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (4410:4410:4410) (4523:4523:4523))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2160:2160:2160))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3734:3734:3734) (3936:3936:3936))
        (PORT datab (3787:3787:3787) (3995:3995:3995))
        (PORT datac (254:254:254) (326:326:326))
        (PORT datad (276:276:276) (339:339:339))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (840:840:840))
        (PORT datab (4249:4249:4249) (4433:4433:4433))
        (PORT datac (866:866:866) (830:830:830))
        (PORT datad (581:581:581) (532:532:532))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4271:4271:4271) (4428:4428:4428))
        (PORT datab (4046:4046:4046) (4250:4250:4250))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4633:4633:4633) (4745:4745:4745))
        (PORT datab (726:726:726) (712:712:712))
        (PORT datac (640:640:640) (635:635:635))
        (PORT datad (802:802:802) (720:720:720))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (4410:4410:4410) (4523:4523:4523))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2160:2160:2160))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4638:4638:4638) (4751:4751:4751))
        (PORT datab (4245:4245:4245) (4429:4429:4429))
        (PORT datad (641:641:641) (644:644:644))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3825:3825:3825) (4036:4036:4036))
        (PORT datab (962:962:962) (950:950:950))
        (PORT datac (457:457:457) (478:478:478))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4055:4055:4055) (4234:4234:4234))
        (PORT datab (3972:3972:3972) (4108:4108:4108))
        (PORT datac (259:259:259) (334:334:334))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4634:4634:4634) (4747:4747:4747))
        (PORT datab (494:494:494) (508:508:508))
        (PORT datac (935:935:935) (922:922:922))
        (PORT datad (564:564:564) (521:521:521))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux3\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (4410:4410:4410) (4523:4523:4523))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2160:2160:2160))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1343:1343:1343))
        (PORT datab (1403:1403:1403) (1377:1377:1377))
        (PORT datac (1333:1333:1333) (1309:1309:1309))
        (PORT datad (1313:1313:1313) (1295:1295:1295))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (3435:3435:3435) (3619:3619:3619))
        (PORT datac (638:638:638) (606:606:606))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2342:2342:2342) (2219:2219:2219))
        (PORT datab (259:259:259) (308:308:308))
        (PORT datac (1610:1610:1610) (1545:1545:1545))
        (PORT datad (229:229:229) (264:264:264))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1342:1342:1342))
        (PORT datab (1399:1399:1399) (1372:1372:1372))
        (PORT datac (1339:1339:1339) (1317:1317:1317))
        (PORT datad (1310:1310:1310) (1292:1292:1292))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (3440:3440:3440) (3625:3625:3625))
        (PORT datac (635:635:635) (603:603:603))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1341:1341:1341))
        (PORT datab (1398:1398:1398) (1370:1370:1370))
        (PORT datac (1340:1340:1340) (1318:1318:1318))
        (PORT datad (1309:1309:1309) (1291:1291:1291))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2344:2344:2344) (2221:2221:2221))
        (PORT datab (261:261:261) (311:311:311))
        (PORT datac (1607:1607:1607) (1541:1541:1541))
        (PORT datad (230:230:230) (264:264:264))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (3439:3439:3439) (3624:3624:3624))
        (PORT datad (658:658:658) (612:612:612))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1341:1341:1341))
        (PORT datab (1396:1396:1396) (1368:1368:1368))
        (PORT datac (1342:1342:1342) (1322:1322:1322))
        (PORT datad (1308:1308:1308) (1290:1290:1290))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2341:2341:2341) (2218:2218:2218))
        (PORT datab (257:257:257) (307:307:307))
        (PORT datac (1611:1611:1611) (1546:1546:1546))
        (PORT datad (229:229:229) (264:264:264))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (3439:3439:3439) (3624:3624:3624))
        (PORT datac (666:666:666) (631:631:631))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1341:1341:1341))
        (PORT datab (1397:1397:1397) (1369:1369:1369))
        (PORT datac (1341:1341:1341) (1320:1320:1320))
        (PORT datad (1309:1309:1309) (1291:1291:1291))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2345:2345:2345) (2222:2222:2222))
        (PORT datab (262:262:262) (312:312:312))
        (PORT datac (1605:1605:1605) (1540:1540:1540))
        (PORT datad (230:230:230) (264:264:264))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (3437:3437:3437) (3621:3621:3621))
        (PORT datac (631:631:631) (594:594:594))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1342:1342:1342))
        (PORT datab (1402:1402:1402) (1376:1376:1376))
        (PORT datac (1334:1334:1334) (1311:1311:1311))
        (PORT datad (1312:1312:1312) (1295:1295:1295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2344:2344:2344) (2222:2222:2222))
        (PORT datab (262:262:262) (311:311:311))
        (PORT datac (1606:1606:1606) (1540:1540:1540))
        (PORT datad (230:230:230) (264:264:264))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (3435:3435:3435) (3620:3620:3620))
        (PORT datac (653:653:653) (614:614:614))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2342:2342:2342) (2219:2219:2219))
        (PORT datab (258:258:258) (307:307:307))
        (PORT datac (1611:1611:1611) (1545:1545:1545))
        (PORT datad (229:229:229) (264:264:264))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1401:1401:1401) (1375:1375:1375))
        (PORT datac (1335:1335:1335) (1312:1312:1312))
        (PORT datad (1312:1312:1312) (1294:1294:1294))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1342:1342:1342))
        (PORT datab (3436:3436:3436) (3620:3620:3620))
        (PORT datac (656:656:656) (622:622:622))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1266:1266:1266))
        (PORT datab (1287:1287:1287) (1266:1266:1266))
        (PORT datac (1237:1237:1237) (1195:1195:1195))
        (PORT datad (1084:1084:1084) (1101:1101:1101))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1241:1241:1241))
        (PORT datab (1241:1241:1241) (1191:1191:1191))
        (PORT datac (1060:1060:1060) (1065:1065:1065))
        (PORT datad (1255:1255:1255) (1209:1209:1209))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1107:1107:1107))
        (PORT datab (879:879:879) (924:924:924))
        (PORT datac (1033:1033:1033) (1022:1022:1022))
        (PORT datad (1078:1078:1078) (1092:1092:1092))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1109:1109:1109))
        (PORT datab (878:878:878) (923:923:923))
        (PORT datac (1034:1034:1034) (1023:1023:1023))
        (PORT datad (1077:1077:1077) (1090:1090:1090))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1108:1108:1108))
        (PORT datab (878:878:878) (923:923:923))
        (PORT datac (1034:1034:1034) (1023:1023:1023))
        (PORT datad (1077:1077:1077) (1090:1090:1090))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1267:1267:1267))
        (PORT datab (1291:1291:1291) (1271:1271:1271))
        (PORT datac (1241:1241:1241) (1201:1201:1201))
        (PORT datad (1076:1076:1076) (1091:1091:1091))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1266:1266:1266))
        (PORT datab (1286:1286:1286) (1265:1265:1265))
        (PORT datac (1236:1236:1236) (1195:1195:1195))
        (PORT datad (1085:1085:1085) (1102:1102:1102))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp2\|SYNTHESIZED_WIRE_25)
    (DELAY
      (ABSOLUTE
        (PORT datac (4338:4338:4338) (4222:4222:4222))
        (PORT datad (3856:3856:3856) (3794:3794:3794))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
)
