
---------- Begin Simulation Statistics ----------
simSeconds                                   0.014673                       # Number of seconds simulated (Second)
simTicks                                  14672769500                       # Number of ticks simulated (Tick)
finalTick                                 15661983000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    222.96                       # Real time elapsed on the host (Second)
hostTickRate                                 65809376                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680136                       # Number of bytes of host memory used (Byte)
simInsts                                     65551660                       # Number of instructions simulated (Count)
simOps                                       87155051                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   294008                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     390902                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         29345539                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        85411835                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       85425503                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1564                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               183268                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            367899                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            28506376                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.996716                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              3.011516                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  11096914     38.93%     38.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1782739      6.25%     45.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1420886      4.98%     50.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1824902      6.40%     56.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3133458     10.99%     67.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2129698      7.47%     75.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1847359      6.48%     81.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1103550      3.87%     85.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   4166870     14.62%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              28506376                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    6834      1.43%      1.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                  20475      4.30%      5.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      5.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 293918     61.72%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 154308     32.40%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   705      0.15%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      8409201      9.84%      9.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      18698924     21.89%     31.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1936      0.00%     31.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     31.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     31.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     31.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     31.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     31.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     31.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     31.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     31.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     31.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      9796480     11.47%     43.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     43.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     28104242     32.90%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       461721      0.54%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19572350     22.91%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       380649      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       85425503                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.911022                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              476240                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.005575                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 71452925                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                21443631                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        21365866                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                128382268                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                64151596                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        63936193                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    21496918                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    55995624                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          85409526                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      19560786                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     15984                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                2137                       # Number of nop insts executed (Count)
system.cpu.numRefs                           19941380                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3347155                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       380594                       # Number of stores executed (Count)
system.cpu.numRate                           2.910477                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                          162372                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          839163                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    63894293                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      85228582                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.459283                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.459283                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.177309                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.177309                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   43393917                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  15032979                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                  180352418                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    14544087                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   14547528                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 111694756                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads       19504755                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        380989                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        77279                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        97768                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3357974                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3117128                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              7964                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               583062                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7265                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  582209                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998537                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          168681                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              7947                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     28481893                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.992450                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.140771                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        12095940     42.47%     42.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1030240      3.62%     46.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1322778      4.64%     50.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          952114      3.34%     54.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         5784872     20.31%     74.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          363346      1.28%     75.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          783004      2.75%     78.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          152541      0.54%     78.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         5997058     21.06%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     28481893                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             63896342                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               85230631                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    19825569                       # Number of memory references committed (Count)
system.cpu.commit.loads                      19445771                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3341123                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         63912660                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    35942113                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      8407168      9.86%      9.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     18651393     21.88%     31.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1921      0.00%     31.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     31.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     31.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     31.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     31.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     31.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     31.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     31.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     31.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     31.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      9792000     11.49%     43.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     43.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     28091780     32.96%     76.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       460800      0.54%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     19445771     22.82%     99.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       379798      0.45%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     85230631                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5997058                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       19530732                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          19530732                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      19530732                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         19530732                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       235022                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          235022                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       235022                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         235022                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  14189940988                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  14189940988                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  14189940988                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  14189940988                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     19765754                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      19765754                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     19765754                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     19765754                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.011890                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.011890                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.011890                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.011890                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 60377.075287                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 60377.075287                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 60377.075287                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 60377.075287                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       520322                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        10339                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      50.326144                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       115328                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            115328                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        18200                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         18200                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        18200                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        18200                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       216822                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       216822                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       216822                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       216822                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  13193206988                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  13193206988                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  13193206988                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  13193206988                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.010970                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.010970                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.010970                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.010970                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 60848.101152                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 60848.101152                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 60848.101152                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 60848.101152                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 216822                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     19266270                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        19266270                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       119686                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        119686                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   4635293500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   4635293500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     19385956                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     19385956                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006174                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006174                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 38728.786157                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 38728.786157                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        18086                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        18086                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       101600                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       101600                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   3755276000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   3755276000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.005241                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.005241                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 36961.377953                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 36961.377953                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       264462                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         264462                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       115336                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       115336                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   9554647488                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   9554647488                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       379798                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       379798                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.303677                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.303677                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 82841.848928                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 82841.848928                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          114                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          114                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       115222                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       115222                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   9437930988                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   9437930988                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.303377                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.303377                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 81910.841575                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 81910.841575                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15661983000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             18172668                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             216822                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              83.813764                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          255                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          410                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          353                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           79279838                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          79279838                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15661983000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  9319542                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               6758320                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  11927872                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                492319                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   8323                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               581477                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    19                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               85527603                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    47                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           10062765                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       64167533                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3357974                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             582210                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      18435271                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   16680                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   4508306                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1728                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           28506376                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.002040                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.693978                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 15809492     55.46%     55.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   195684      0.69%     56.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1933193      6.78%     62.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   138797      0.49%     63.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   128491      0.45%     63.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   378638      1.33%     65.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   225765      0.79%     65.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   233447      0.82%     66.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  9462869     33.20%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             28506376                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.114429                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.186620                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        4249028                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4249028                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4249028                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4249028                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       259278                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          259278                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       259278                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         259278                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   3476672500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   3476672500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   3476672500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   3476672500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4508306                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4508306                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4508306                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4508306                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.057511                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.057511                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.057511                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.057511                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13409.053217                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13409.053217                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13409.053217                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13409.053217                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       259146                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            259146                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          132                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           132                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          132                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          132                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       259146                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       259146                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       259146                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       259146                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   3213812000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   3213812000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   3213812000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   3213812000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.057482                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.057482                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.057482                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.057482                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12401.549706                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12401.549706                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12401.549706                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12401.549706                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 259146                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4249028                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4249028                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       259278                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        259278                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   3476672500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   3476672500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4508306                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4508306                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.057511                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.057511                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13409.053217                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13409.053217                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          132                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          132                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       259146                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       259146                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   3213812000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   3213812000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.057482                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.057482                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12401.549706                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12401.549706                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15661983000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              2381057                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             259146                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               9.188091                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          116                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          116                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           18292370                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          18292370                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15661983000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      8323                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2278015                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   122416                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               85413973                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 4796                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 19504755                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  380989                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    106169                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1055                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            123                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            763                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         7639                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 8402                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 85306994                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                85302059                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  73060908                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 143338447                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.906815                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.509709                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       76676                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   58989                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 123                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1193                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1730                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   9810                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           19445771                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.420922                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            11.569037                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               19288609     99.19%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 6129      0.03%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                76044      0.39%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1447      0.01%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1226      0.01%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  657      0.00%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  721      0.00%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1030      0.01%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  872      0.00%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1494      0.01%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               2480      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               3257      0.02%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2166      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               2499      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              34433      0.18%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2359      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1671      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3915      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1021      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1546      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2120      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                615      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                503      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                493      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                475      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                389      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                503      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                427      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                577      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                537      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             5556      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              966                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             19445771                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  15661983000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  15661983000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  15661983000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  15661983000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  15661983000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   8323                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  9563767                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 6049265                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  12140928                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                744093                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               85497686                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  3355                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 507129                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  26735                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   5427                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           104724605                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   278602984                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 43364320                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                108835439                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             104401430                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   323189                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2876294                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        107880429                       # The number of ROB reads (Count)
system.cpu.rob.writes                       170823129                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 63894293                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   85228582                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 258610                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  65814                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    324424                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                258610                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 65814                       # number of overall hits (Count)
system.l2.overallHits::total                   324424                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  536                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               151001                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  151537                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 536                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              151001                       # number of overall misses (Count)
system.l2.overallMisses::total                 151537                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        45755000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     12151447500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        12197202500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       45755000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    12151447500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       12197202500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             259146                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             216815                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                475961                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            259146                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            216815                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               475961                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.002068                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.696451                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.318381                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.002068                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.696451                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.318381                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 85363.805970                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 80472.629320                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    80489.929852                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 85363.805970                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 80472.629320                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   80489.929852                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               114376                       # number of writebacks (Count)
system.l2.writebacks::total                    114376                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              536                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           151001                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              151537                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             536                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          151001                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             151537                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     40395000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  10641437500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    10681832500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     40395000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  10641437500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   10681832500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.002068                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.696451                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.318381                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.002068                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.696451                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.318381                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 75363.805970                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 70472.629320                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70489.929852                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 75363.805970                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 70472.629320                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70489.929852                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         152113                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         2022                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           2022                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              7                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 7                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data            7                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             7                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.hits::cpu.inst          258610                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             258610                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           536                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              536                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     45755000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     45755000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       259146                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         259146                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.002068                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.002068                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 85363.805970                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 85363.805970                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          536                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          536                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     40395000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     40395000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.002068                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.002068                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 75363.805970                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 75363.805970                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 16                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    16                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           115199                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              115199                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   9258710000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     9258710000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         115215                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            115215                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.999861                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999861                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80371.444197                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80371.444197                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       115199                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          115199                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   8106720000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   8106720000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.999861                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999861                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70371.444197                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70371.444197                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          65798                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             65798                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        35802                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           35802                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   2892737500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2892737500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       101600                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        101600                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.352382                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.352382                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 80798.209597                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 80798.209597                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        35802                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        35802                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   2534717500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2534717500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.352382                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.352382                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 70798.209597                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 70798.209597                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       259146                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           259146                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       259146                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       259146                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       115328                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           115328                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       115328                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       115328                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15661983000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.994051                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       477103                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     152120                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.136359                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      44.014077                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       215.382308                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3836.597667                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.010746                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.052584                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.936669                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  357                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  686                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1078                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1855                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  120                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    7767608                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   7767608                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15661983000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    114376.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       536.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    151001.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000152660500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         7008                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         7008                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              410231                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             107480                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      151537                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     114376                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    151537                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   114376                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                151537                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               114376                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  137875                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    8277                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    3449                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1889                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      47                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    930                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   6328                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   6732                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   7095                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   7156                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   7084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   7124                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   7098                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   7071                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   7092                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   7244                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   7086                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   7096                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   7196                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   7017                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   7033                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   7012                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         7008                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      21.632420                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     20.469013                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     11.181732                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15             98      1.40%      1.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31          6294     89.81%     91.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47           523      7.46%     98.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63            53      0.76%     99.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79            19      0.27%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95            10      0.14%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            4      0.06%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-463            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          7008                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         7008                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.319064                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.300177                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.816255                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             6007     85.72%     85.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               34      0.49%     86.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              749     10.69%     96.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              185      2.64%     99.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               19      0.27%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               11      0.16%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                3      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          7008                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 9698368                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              7320064                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              660977329.46735108                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              498887684.42794663                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14672930000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      55179.44                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        34304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      9664064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      7319296                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2337936.270313521847                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 658639393.197037577629                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 498835342.571148514748                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          536                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       151001                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       114376                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     18264000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   4431289750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 360903666750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     34074.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29346.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3155414.31                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        34304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      9664064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        9698368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        34304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        34304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      7320064                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      7320064                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          536                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       151001                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          151537                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       114376                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         114376                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2337936                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      658639393                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         660977329                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2337936                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2337936                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    498887684                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        498887684                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    498887684                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2337936                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     658639393                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1159865014                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               151537                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              114364                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         9394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        10246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         9484                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         7919                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         8955                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         8324                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        10746                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         8952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         8818                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         9495                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         9659                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         9565                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         9804                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         9216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        10950                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        10010                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         9110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         5578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         8633                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         7148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         5069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         8162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         6122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         6547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         8132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         5639                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         7613                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         7072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         6090                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         9155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         7123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         7171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1608235000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             757685000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         4449553750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10612.82                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29362.82                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              136222                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              98092                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.89                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.77                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        31580                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   538.753135                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   402.887435                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   340.963705                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2894      9.16%      9.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         4512     14.29%     23.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         4227     13.39%     36.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         4086     12.94%     49.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         3514     11.13%     60.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         2257      7.15%     68.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1695      5.37%     73.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1393      4.41%     77.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7002     22.17%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        31580                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               9698368                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            7319296                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              660.977329                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              498.835343                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    9.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.16                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.90                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.12                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  15661983000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       109756080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        58313970                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      528509940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     294246180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1157981760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   5748261330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    793735680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    8690804940                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   592.308421                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2012740250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    489840000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  12170275250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       115789380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        61532130                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      553478520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     302733900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1157981760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   5859876450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    699744000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    8751136140                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   596.420201                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1768158750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    489840000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  12414856750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15661983000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               36338                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        114376                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             37079                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             115199                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            115199                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          36338                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       454529                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  454529                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     17018432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 17018432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             151537                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   151537    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               151537                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15661983000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           802579000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          798818500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         302992                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       151455                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             360746                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       229704                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       259146                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           139231                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            115215                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           115215                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         259146                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        101600                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             7                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            7                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       777438                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       650466                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1427904                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     33170688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     21257152                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                54427840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          152113                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   7320064                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            628081                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004265                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.065170                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  625402     99.57%     99.57% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    2679      0.43%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              628081                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15661983000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          850442000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         388726485                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         325286878                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        951936                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       475968                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            2679                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         2679                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000031                       # Number of seconds simulated (Second)
simTicks                                     30696000                       # Number of ticks simulated (Tick)
finalTick                                 15692679000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.10                       # Real time elapsed on the host (Second)
hostTickRate                                308009728                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     682184                       # Number of bytes of host memory used (Byte)
simInsts                                     65561745                       # Number of instructions simulated (Count)
simOps                                       87167069                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                656063376                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  871807477                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            61392                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           20170                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      250                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          17823                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     50                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 8405                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              4755                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  95                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               34457                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.517253                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.388909                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     28220     81.90%     81.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2159      6.27%     88.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1332      3.87%     92.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       772      2.24%     94.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       652      1.89%     96.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       474      1.38%     97.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       434      1.26%     98.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       210      0.61%     99.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       204      0.59%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 34457                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     106     20.35%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     20.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    244     46.83%     67.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   171     32.82%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          443      2.49%      2.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11228     63.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           34      0.19%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            14      0.08%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4064     22.80%     88.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2027     11.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          17823                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.290315                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 521                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.029232                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    70080                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   28520                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16328                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      594                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     314                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       17576                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         325                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             17506                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          3951                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       317                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  68                       # Number of nop insts executed (Count)
system.cpu.numRefs                               5953                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3048                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2002                       # Number of stores executed (Count)
system.cpu.numRate                           0.285151                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             226                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           26935                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10085                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12018                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               6.087457                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          6.087457                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.164272                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.164272                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18198                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11498                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2784                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2874                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2211                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      152                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4451                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2236                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          560                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          180                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5038                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3597                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               375                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1835                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  238                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1529                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.833243                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     385                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             513                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 24                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              489                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           80                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            8461                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             155                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               649                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        32741                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.367460                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.353541                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           29117     88.93%     88.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1370      4.18%     93.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             589      1.80%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             294      0.90%     95.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             371      1.13%     96.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             183      0.56%     97.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             121      0.37%     97.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              92      0.28%     98.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             604      1.84%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        32741                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10098                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12031                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4191                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2642                       # Number of loads committed (Count)
system.cpu.commit.amos                             76                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          76                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2192                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11224                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   199                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           76      0.63%      0.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7712     64.10%     64.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2642     21.96%     87.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1549     12.88%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12031                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           604                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4448                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4448                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4448                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4448                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          718                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             718                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          718                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            718                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     62148496                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     62148496                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     62148496                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     62148496                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5166                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5166                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5166                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5166                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.138986                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.138986                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.138986                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.138986                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 86557.793872                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 86557.793872                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 86557.793872                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 86557.793872                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1794                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           33                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      54.363636                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           92                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                92                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          389                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           389                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          389                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          389                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          329                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          329                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          329                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          329                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     31900000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     31900000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     31900000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     31900000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.063686                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.063686                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.063686                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.063686                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 96960.486322                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 96960.486322                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 96960.486322                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 96960.486322                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    332                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3061                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3061                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          632                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           632                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     57056000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     57056000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3693                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3693                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.171135                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.171135                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 90278.481013                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 90278.481013                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          325                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          325                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          307                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          307                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     30092500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     30092500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.083130                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.083130                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 98021.172638                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 98021.172638                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       472500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       472500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data       157500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total       157500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       469500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       469500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data       156500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total       156500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1387                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1387                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           86                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           86                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      5092496                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      5092496                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.058384                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.058384                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 59215.069767                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 59215.069767                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           64                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           64                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           22                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           22                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1807500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1807500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.014936                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.014936                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 82159.090909                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 82159.090909                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     30696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1632576                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1356                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1203.964602                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           89                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          636                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          293                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21300                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21300                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     30696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     9629                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 19953                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3884                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   317                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    674                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1453                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    88                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  22547                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   305                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              10182                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          21835                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5038                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               1938                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         20746                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1518                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  369                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2400                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      2902                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   226                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              34457                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.728038                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.066927                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    29821     86.55%     86.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      407      1.18%     87.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      468      1.36%     89.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      441      1.28%     90.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      434      1.26%     91.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      505      1.47%     93.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      300      0.87%     93.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      289      0.84%     94.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1792      5.20%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                34457                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.082063                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.355665                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2560                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2560                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2560                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2560                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          342                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             342                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          342                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            342                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     28531999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     28531999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     28531999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     28531999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         2902                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          2902                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         2902                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         2902                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.117850                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.117850                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.117850                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.117850                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 83426.897661                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 83426.897661                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 83426.897661                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 83426.897661                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          144                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             48                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          280                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               280                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           62                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            62                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           62                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           62                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          280                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          280                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          280                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          280                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     23724999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     23724999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     23724999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     23724999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.096485                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.096485                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.096485                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.096485                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 84732.139286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 84732.139286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 84732.139286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 84732.139286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    280                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2560                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2560                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          342                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           342                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     28531999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     28531999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         2902                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         2902                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.117850                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.117850                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 83426.897661                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 83426.897661                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           62                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           62                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          280                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          280                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     23724999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     23724999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.096485                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.096485                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 84732.139286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 84732.139286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     30696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              2208678                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                536                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            4120.667910                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           78                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          162                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              11888                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             11888                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     30696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       674                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       5583                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      710                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  20488                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   98                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4451                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2236                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   250                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        34                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      644                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             81                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          648                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  729                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17081                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   16592                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8679                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14500                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.270263                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.598552                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         143                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1809                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   9                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    687                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   52                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     28                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2642                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             33.906510                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            76.876790                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2199     83.23%     83.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   17      0.64%     83.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    5      0.19%     84.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    1      0.04%     84.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    1      0.04%     84.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.08%     84.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.04%     84.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    4      0.15%     84.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 12      0.45%     84.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 14      0.53%     85.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 75      2.84%     88.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 31      1.17%     89.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 20      0.76%     90.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 38      1.44%     91.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  6      0.23%     91.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 11      0.42%     92.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                139      5.26%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 24      0.91%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  3      0.11%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.04%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.04%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  2      0.08%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  2      0.08%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  4      0.15%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  4      0.15%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.04%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               24      0.91%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              681                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2642                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     30696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     30696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     30696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     30696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     30696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    674                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     9876                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    7088                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          10330                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3896                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  2593                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  21620                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    453                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1310                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    876                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               19742                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       29032                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    22642                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      223                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11181                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     8564                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      38                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1420                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            52408                       # The number of ROB reads (Count)
system.cpu.rob.writes                           42703                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10085                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12018                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     3                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     15                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        17                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    15                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     2                       # number of overall hits (Count)
system.l2.overallHits::total                       17                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  265                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  326                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     591                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 265                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 326                       # number of overall misses (Count)
system.l2.overallMisses::total                    591                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        23128000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        31722000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           54850000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       23128000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       31722000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          54850000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                280                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                328                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   608                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               280                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               328                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  608                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.946429                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.993902                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.972039                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.946429                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.993902                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.972039                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 87275.471698                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 97306.748466                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    92808.798646                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 87275.471698                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 97306.748466                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   92808.798646                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  420                       # number of writebacks (Count)
system.l2.writebacks::total                       420                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              265                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              326                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 591                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             265                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             326                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                591                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     20478000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     28462000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       48940000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     20478000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     28462000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      48940000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.946429                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.993902                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.972039                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.946429                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.993902                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.972039                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 77275.471698                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 87306.748466                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 82808.798646                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 77275.471698                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 87306.748466                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 82808.798646                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            704                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           46                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             46                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data            4                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               4                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            4                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            4                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        74500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        74500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        18625                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        18625                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              15                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 15                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           265                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              265                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     23128000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     23128000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          280                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            280                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.946429                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.946429                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 87275.471698                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 87275.471698                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          265                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          265                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     20478000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     20478000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.946429                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.946429                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 77275.471698                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 77275.471698                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data               20                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  20                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2113500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2113500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             21                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                21                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.952381                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.952381                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data       105675                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total       105675                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           20                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              20                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1913500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1913500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.952381                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.952381                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data        95675                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total        95675                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          306                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             306                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     29608500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     29608500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          307                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           307                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996743                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996743                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 96759.803922                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 96759.803922                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          306                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          306                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     26548500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     26548500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996743                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996743                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 86759.803922                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 86759.803922                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          280                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              280                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          280                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          280                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           92                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               92                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           92                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           92                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     30696000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       485000                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4800                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     101.041667                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     110.594199                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       271.897841                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3713.507960                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.027001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.066381                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.906618                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  193                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1320                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  918                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1549                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  116                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      10496                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     10496                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     30696000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       420.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       265.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       326.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000013296250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           26                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           26                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1458                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                408                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         591                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        420                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       591                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      420                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   591                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  420                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     306                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     182                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           26                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      23.653846                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     23.182916                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      4.689924                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15             1      3.85%      3.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17             3     11.54%     15.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19             2      7.69%     23.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21             2      7.69%     30.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23             3     11.54%     42.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25             3     11.54%     53.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27             8     30.77%     84.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-29             2      7.69%     92.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30-31             1      3.85%     96.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33             1      3.85%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            26                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           26                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.692308                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.649697                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.257592                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               19     73.08%     73.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      3.85%     76.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2      7.69%     84.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                3     11.54%     96.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      3.85%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            26                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   37824                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                26880                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1232212666.14542627                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              875684128.22517598                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      30583500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      30250.74                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        16960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        20864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        27776                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 552514985.665884852409                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 679697680.479541301727                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 904873599.166015148163                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          265                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          326                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          420                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      9522000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     14908500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    742041000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     35932.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     45731.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1766764.29                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        16960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        20864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          37824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        16960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        16960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        26880                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        26880                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          265                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          326                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             591                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          420                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            420                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      552514986                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      679697680                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1232212666                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    552514986                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     552514986                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    875684128                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        875684128                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    875684128                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     552514986                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     679697680                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2107896794                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  591                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 434                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           71                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           49                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           59                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                13349250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2955000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           24430500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22587.56                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41337.56                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 357                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                301                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            60.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           69.35                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          364                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   185.494505                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   133.388874                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   178.989534                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          153     42.03%     42.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          120     32.97%     75.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           43     11.81%     86.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           19      5.22%     92.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           12      3.30%     95.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            9      2.47%     97.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            4      1.10%     98.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.27%     99.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            3      0.82%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          364                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 37824                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              27776                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1232.212666                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              904.873599                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   16.70                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.63                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               7.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               64.20                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     30696000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1285200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          683100                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1949220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1325880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     13672590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       273600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      21648150                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   705.243354                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       602500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     29053500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1335180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          698280                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        2270520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        939600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     13832190                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy       139200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      21673530                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   706.070172                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       251500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     29404500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     30696000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 571                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           420                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               250                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 20                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                20                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            571                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              4                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1856                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1856                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        64704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    64704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                595                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      595    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  595                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     30696000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             3087500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            3172750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1265                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          670                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                587                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          512                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          280                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              524                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                21                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               21                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            280                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           307                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             4                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            4                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          840                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          996                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1836                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        35840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        26880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   62720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             704                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     26880                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1316                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.061550                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.240428                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1235     93.84%     93.84% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      81      6.16%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1316                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     30696000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             984000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            420000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            494000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1224                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          612                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              81                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           81                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
