--Esto es un multiplexor 10 a 1 para bits de 32  

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Multiplexor is
  port (
    e0, e1, e2, e3 , e4 , e5 , e6, e7, e8 : in std_logic_vector(31 downto 0); 
    sel: in std_logic_vector(3 downto 0);
    s: out std_logic_vector(31 downto 0));
end Multiplexor;

architecture behavioral of Multiplexor is

begin
    with sel select 
        s <= e0 when "0000", 
             e1 when "0001", 
             e2 when "0010", 
             e3 when "0011", 
             e4 when "0100", 
             e5 when "0101", 
             e6 when "0110", 
             e7 when "0111", 
             e8 when "1000", 
             e9 when "1001", 
             std_logic_vector(to_unsigned(0,32)) when others;

end behavioral ; -- behavioral