From 0bf6e216125eee7c7550a9613cbacff4f37a0303 Mon Sep 17 00:00:00 2001
From: Vinu Vaghasia <vinu.vaghasia@amd.com>
Date: Wed, 1 Sep 2021 18:30:38 -0500
Subject: [PATCH 1/1] ARM:dts:aspeed: Add Titanite initial device tree

Initial device tree added for Titanite platform

Signed-off-by: Vinu Vaghasia <vinu.vaghasia@amd.com>
---
 arch/arm/boot/dts/aspeed-bmc-amd-titanite.dts | 399 ++++++++++++++++++
 1 file changed, 399 insertions(+)
 create mode 100644 arch/arm/boot/dts/aspeed-bmc-amd-titanite.dts

diff --git a/arch/arm/boot/dts/aspeed-bmc-amd-titanite.dts b/arch/arm/boot/dts/aspeed-bmc-amd-titanite.dts
new file mode 100644
index 000000000000..785e1d88b9ff
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed-bmc-amd-titanite.dts
@@ -0,0 +1,399 @@
+// SPDX-License-Identifier: GPL-2.0
+// Copyright (c) 2021 AMD Inc.
+// Author: Vinu Vaghasia <vvaghasi@amd.com>
+
+/dts-v1/;
+
+#include "aspeed-g6.dtsi"
+#include "dt-bindings/gpio/aspeed-gpio.h"
+
+/ {
+	model = "AMD Titanite BMC";
+	compatible = "amd,Titanite-bmc", "aspeed,ast2600";
+
+	aliases {
+		serial4 = &uart5;
+	};
+
+	chosen {
+		stdout-path = &uart5;
+		bootargs = "console=ttyS4,115200 earlycon vmalloc=512MB";
+	};
+
+	memory@80000000 {
+		device_type = "memory";
+		reg = <0x80000000 0x80000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		video_engine_memory: jpegbuffer {
+			size = <0x02000000>;	/* 32M */
+			alignment = <0x01000000>;
+			compatible = "shared-dma-pool";
+			reusable;
+		};
+	};
+
+};
+
+&mdio0 {
+	status = "okay";
+
+	ethphy0: ethernet-phy@0 {
+		compatible = "ethernet-phy-ieee802.3-c22";
+		reg = <0>;
+	};
+};
+
+&mac3 {
+	status = "okay";
+	phy-mode = "rgmii";
+	phy-handle = <&ethphy0>;
+
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_rgmii4_default>;
+};
+
+&fmc {
+	status = "okay";
+	fmc-spi-user-mode;
+	flash@0 {
+		compatible = "jedec,spi-nor";
+		status = "okay";
+		label = "bmc";
+		spi-tx-bus-width = <4>;
+		spi-rx-bus-width = <4>;
+		#include "openbmc-flash-layout-128.dtsi"
+	};
+};
+
+&spi1 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_spi1_default &pinctrl_qspi1_default>;
+	fmc-spi-user-mode;
+	compatible = "aspeed,ast2600-spi";
+
+	flash@0 {
+		compatible = "jedec,spi-nor";
+		label = "pnor";
+		status = "okay";
+	};
+
+};
+
+&spi2 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_spi2_default &pinctrl_qspi2_default>;
+	fmc-spi-user-mode;
+	compatible = "aspeed,ast2600-spi";
+
+	flash@0 {
+		compatible = "jedec,spi-nor";
+		label = "pnor";
+		status = "okay";
+	};
+
+};
+
+// Host Serial console
+&uart1 {
+	status = "okay";
+};
+
+// BMC Serial Console
+&uart5 {
+	status = "okay";
+};
+
+// HPM FPGA
+&i2c0 {
+	//Net name i2c9 - MB FPGA slave
+	status = "okay";
+};
+
+// Post Code LCD
+&i2c1 {
+	//Net name i2c12 - Titanite side
+	status = "okay";
+
+		//<TBD> Define LCD details here
+};
+
+&i2c2 {
+	// P0 APML - i2c10
+	status = "okay";
+
+	sbtsi@4c {
+		compatible = "amd,sbtsi";
+		reg = <0x4c>;
+	};
+};
+
+&i2c3 {
+	// P1 APML - i2c11
+	status = "okay";
+
+	sbtsi@48 {
+		compatible = "amd,sbtsi";
+		reg = <0x48>;
+	};
+};
+
+// Misc Regulators
+&i2c4 {
+	// Net name i2c1
+	status = "okay";
+};
+
+// Titanite P0 VRs
+&i2c5 {
+	// Net name i2c2 (SCM_I2C2)
+	status = "okay";
+};
+
+// Titanite P1 VRs
+&i2c6 {
+	// Net name i2c3 (SCM_I2C3)
+	status = "okay";
+};
+
+// HPM Board ID
+&i2c7 {
+	// Net name i2c4
+	status = "okay";
+
+	mbeeprom@50 {
+		compatible = "microchip,24lc256","atmel,24c256";
+		reg = <0x50>;
+	};
+};
+
+// PSUs
+&i2c8 {
+	// Net name i2c5
+	status = "okay";
+};
+
+// Fan, Temp, ADC sensors
+&i2c9 {
+	// Net name i2c6
+	status = "okay";
+
+	i2cswitch@70 {
+		compatible = "nxp,pca9548";
+		reg = <0x70>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		i2c@0 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0>;
+
+			// FAN Band
+			i2cswitch@77 {
+				compatible = "nxp,pca9546";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x77>;
+
+				i2c@3 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <3>;
+
+					lm75a@4b {
+						compatible = "national,lm75a";
+						reg = <0x4b>;
+					};
+				};
+			};
+		};
+
+		i2c@1 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <1>;
+
+			lm75a@48 {	// SYS OUTLET
+				compatible = "national,lm75a";
+				reg = <0x48>;
+			};
+
+			lm75a@49 {	// OCP INLET
+				compatible = "national,lm75a";
+				reg = <0x49>;
+			};
+			lm75a@4a {	// SCM INLET
+				compatible = "national,lm75a";
+				reg = <0x4a>;
+			};
+
+			lm75a@4b {	// CPU1 INLET
+				compatible = "national,lm75a";
+				reg = <0x4b>;
+			};
+
+			lm75a@4c {	// CPU0 INLET
+				compatible = "national,lm75a";
+				reg = <0x4c>;
+			};
+		};
+
+		i2c@2 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <2>;
+
+			adc121c@50 {
+				compatible = "ti,adc121c";
+				reg = <0x50>;
+			};
+			adc121c@51 {
+				compatible = "ti,adc121c";
+				reg = <0x51>;
+			};
+			adc121c@52 {
+				compatible = "ti,adc121c";
+				reg = <0x52>;
+			};
+			adc121c@55 {
+				compatible = "ti,adc121c";
+				reg = <0x55>;
+			};
+			adc121c@56 {
+				compatible = "ti,adc121c";
+				reg = <0x56>;
+			};
+		};
+	};
+};
+
+// Titanite brd_id
+&i2c10 {
+	// Net name i2c7
+	status = "okay";
+
+	// SCM brd_id, Titanite brd_id, CLK
+	i2cswitch@70 {
+		compatible = "nxp,pca9548";
+		reg = <0x70>;
+
+		i2c@0 {
+			reg = <0>;
+
+			// BRD ID eeprom
+			mbeeprom@50 {
+				compatible = "microchip,24lc256","atmel,24c256";
+				reg = <0x50>;
+			};
+		};
+	};
+
+	// Midpalne, Raiser cards, SATA, etc
+	i2cswitch@71 {
+		compatible = "nxp,pca9548";
+		reg = <0x71>;
+	};
+};
+
+// 1G ROM
+&i2c11 {
+	// Net name i2c8
+	status = "okay";
+};
+
+// LOCAL MGMT - FPGA slave
+&i2c12 {
+	status = "okay";
+};
+
+// LOCAL MGMT - EEPROM, RTC
+&i2c14 {
+	status = "okay";
+
+	bmceeprom@50 {
+		compatible = "microchip,24lc512","atmel,24c512";
+		reg = <0x50>;
+	};
+};
+
+// ROT
+&i2c15 {
+	status = "okay";
+};
+
+&espi_ctrl {
+	status = "okay";
+
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_espi_default &pinctrl_espialt_default>;
+
+	perif,memcyc-src-addr = <0x98000000>;
+	perif,memcyc-size = <0x10000>;
+	perif,dma-mode;
+
+	oob,dma-mode;
+	oob,dma-tx-desc-num = <0x2>;
+	oob,dma-rx-desc-num = <0x8>;
+
+	flash,dma-mode;
+	flash,safs-mode = <0x2>;
+};
+
+&espi_mmbi {
+	status = "okay";
+};
+
+&gpio0 {
+	gpio-line-names =
+	/*A0-A7*/	"","","","","","","","",
+	/*B0-B7*/	"","","","","MON_POST_COMPLETE","","","",
+	/*C0-C7*/	"","","","","","","","",
+	/*D0-D7*/	"","","","","","","","",
+	/*E0-E7*/	"","","","","","","","",
+	/*F0-F7*/	"","","","","","","","",
+	/*G0-G7*/	"","","","","","","","",
+	/*H0-H7*/	"","ASSERT_WARM_RST_BTN_L","ASSERT_SOC_RST_BTN_L","","","","","",
+	/*I0-I7*/	"","","","","","","","",
+	/*J0-J7*/	"","","","","","","","",
+	/*K0-K7*/	"","","","","","","","",
+	/*L0-L7*/	"","","","","","","","",
+	/*M0-M7*/	"","","","","","","","",
+	/*N0-N7*/	"","","","","","","PSP_SOFT_FUSE_NOTIFY","ASSERT_BMC_READY",
+	/*O0-O7*/	"","","HDT_SEL","HDT_XTRIG5","HDT_XTRIG6","JTAG_TRST_N","","",
+	/*P0-P7*/	"MON_RST_BTN_L","ASSERT_RST_BTN_L","MON_PWR_BTN_L","ASSERT_PWR_BTN_L","","ASSERT_NMI_BTN_L","MON_PWR_GOOD","",
+	/*Q0-Q7*/	"","","HDT_DBREQ_L","","","","","",
+	/*R0-R7*/	"","","","","","","","",
+	/*S0-S7*/	"","","","","","","","",
+	/*T0-T7*/	"","","","","","","","",
+	/*U0-U7*/	"","","","","","","","",
+	/*V0-V7*/	"","","","","","","","",
+	/*W0-W7*/	"","","","","","","","",
+	/*X0-X7*/	"","","","","","","","",
+	/*Y0-Y7*/	"","","","","","","","",
+	/*Z0-Z7*/	"","","","","","","","",
+	/*AA0-AA7*/	"","","","","","","","",
+	/*AB0-AB7*/	"","","","","","","","",
+	/*AC0-AC7*/	"","","","","","","","";
+};
+
+&jtag1 {
+	status = "okay";
+};
+
+&video {
+	status = "okay";
+	memory-region = <&video_engine_memory>;
+};
+
+&vhub {
+	status = "okay";
+};
+
--
2.17.1

