#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000027db3494f70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000027db3507dd0_0 .net "PC", 31 0, v0000027db3501a80_0;  1 drivers
v0000027db3507a10_0 .var "clk", 0 0;
v0000027db35061b0_0 .net "clkout", 0 0, L_0000027db35507c0;  1 drivers
v0000027db3507e70_0 .net "cycles_consumed", 31 0, v0000027db35042e0_0;  1 drivers
v0000027db35069d0_0 .var "rst", 0 0;
S_0000027db3436580 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000027db3494f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000027db34a9a40 .param/l "RType" 0 4 2, C4<000000>;
P_0000027db34a9a78 .param/l "add" 0 4 5, C4<100000>;
P_0000027db34a9ab0 .param/l "addi" 0 4 8, C4<001000>;
P_0000027db34a9ae8 .param/l "addu" 0 4 5, C4<100001>;
P_0000027db34a9b20 .param/l "and_" 0 4 5, C4<100100>;
P_0000027db34a9b58 .param/l "andi" 0 4 8, C4<001100>;
P_0000027db34a9b90 .param/l "beq" 0 4 10, C4<000100>;
P_0000027db34a9bc8 .param/l "bne" 0 4 10, C4<000101>;
P_0000027db34a9c00 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000027db34a9c38 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027db34a9c70 .param/l "j" 0 4 12, C4<000010>;
P_0000027db34a9ca8 .param/l "jal" 0 4 12, C4<000011>;
P_0000027db34a9ce0 .param/l "jr" 0 4 6, C4<001000>;
P_0000027db34a9d18 .param/l "lw" 0 4 8, C4<100011>;
P_0000027db34a9d50 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027db34a9d88 .param/l "or_" 0 4 5, C4<100101>;
P_0000027db34a9dc0 .param/l "ori" 0 4 8, C4<001101>;
P_0000027db34a9df8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027db34a9e30 .param/l "sll" 0 4 6, C4<000000>;
P_0000027db34a9e68 .param/l "slt" 0 4 5, C4<101010>;
P_0000027db34a9ea0 .param/l "slti" 0 4 8, C4<101010>;
P_0000027db34a9ed8 .param/l "srl" 0 4 6, C4<000010>;
P_0000027db34a9f10 .param/l "sub" 0 4 5, C4<100010>;
P_0000027db34a9f48 .param/l "subu" 0 4 5, C4<100011>;
P_0000027db34a9f80 .param/l "sw" 0 4 8, C4<101011>;
P_0000027db34a9fb8 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027db34a9ff0 .param/l "xori" 0 4 8, C4<001110>;
L_0000027db34769a0 .functor NOT 1, v0000027db35069d0_0, C4<0>, C4<0>, C4<0>;
L_0000027db35501a0 .functor NOT 1, v0000027db35069d0_0, C4<0>, C4<0>, C4<0>;
L_0000027db3550bb0 .functor NOT 1, v0000027db35069d0_0, C4<0>, C4<0>, C4<0>;
L_0000027db3550440 .functor NOT 1, v0000027db35069d0_0, C4<0>, C4<0>, C4<0>;
L_0000027db3550d70 .functor NOT 1, v0000027db35069d0_0, C4<0>, C4<0>, C4<0>;
L_0000027db3550c20 .functor NOT 1, v0000027db35069d0_0, C4<0>, C4<0>, C4<0>;
L_0000027db3550590 .functor NOT 1, v0000027db35069d0_0, C4<0>, C4<0>, C4<0>;
L_0000027db3550670 .functor NOT 1, v0000027db35069d0_0, C4<0>, C4<0>, C4<0>;
L_0000027db35507c0 .functor OR 1, v0000027db3507a10_0, v0000027db3499170_0, C4<0>, C4<0>;
L_0000027db3550910 .functor OR 1, L_0000027db3507ab0, L_0000027db3506610, C4<0>, C4<0>;
L_0000027db35502f0 .functor AND 1, L_0000027db3506750, L_0000027db3506e30, C4<1>, C4<1>;
L_0000027db3550d00 .functor NOT 1, v0000027db35069d0_0, C4<0>, C4<0>, C4<0>;
L_0000027db3550130 .functor OR 1, L_0000027db3564920, L_0000027db3564b00, C4<0>, C4<0>;
L_0000027db3550520 .functor OR 1, L_0000027db3550130, L_0000027db3564740, C4<0>, C4<0>;
L_0000027db3550360 .functor OR 1, L_0000027db35649c0, L_0000027db35637a0, C4<0>, C4<0>;
L_0000027db35508a0 .functor AND 1, L_0000027db3564380, L_0000027db3550360, C4<1>, C4<1>;
L_0000027db3550280 .functor OR 1, L_0000027db35638e0, L_0000027db3563980, C4<0>, C4<0>;
L_0000027db3550600 .functor AND 1, L_0000027db3564060, L_0000027db3550280, C4<1>, C4<1>;
L_0000027db3550a60 .functor NOT 1, L_0000027db35507c0, C4<0>, C4<0>, C4<0>;
v0000027db35005e0_0 .net "ALUOp", 3 0, v0000027db3497b90_0;  1 drivers
v0000027db3500ae0_0 .net "ALUResult", 31 0, v0000027db34c9ee0_0;  1 drivers
v0000027db3501b20_0 .net "ALUSrc", 0 0, v0000027db3499670_0;  1 drivers
v0000027db3500900_0 .net "ALUin2", 31 0, L_0000027db35647e0;  1 drivers
v0000027db3500d60_0 .net "MemReadEn", 0 0, v0000027db34993f0_0;  1 drivers
v0000027db3500ea0_0 .net "MemWriteEn", 0 0, v0000027db3499490_0;  1 drivers
v0000027db35014e0_0 .net "MemtoReg", 0 0, v0000027db3499530_0;  1 drivers
v0000027db3501da0_0 .net "PC", 31 0, v0000027db3501a80_0;  alias, 1 drivers
v0000027db3501bc0_0 .net "PCPlus1", 31 0, L_0000027db3507330;  1 drivers
v0000027db35009a0_0 .net "PCsrc", 1 0, v0000027db34cad40_0;  1 drivers
v0000027db3501440_0 .net "RegDst", 0 0, v0000027db34988b0_0;  1 drivers
v0000027db3500180_0 .net "RegWriteEn", 0 0, v0000027db3497af0_0;  1 drivers
v0000027db3501940_0 .net "WriteRegister", 4 0, L_0000027db3563f20;  1 drivers
v0000027db3501120_0 .net *"_ivl_0", 0 0, L_0000027db34769a0;  1 drivers
L_0000027db3508120 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027db3500720_0 .net/2u *"_ivl_10", 4 0, L_0000027db3508120;  1 drivers
L_0000027db3508510 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db3500c20_0 .net *"_ivl_101", 15 0, L_0000027db3508510;  1 drivers
v0000027db3500680_0 .net *"_ivl_102", 31 0, L_0000027db3506a70;  1 drivers
L_0000027db3508558 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db35007c0_0 .net *"_ivl_105", 25 0, L_0000027db3508558;  1 drivers
L_0000027db35085a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db35018a0_0 .net/2u *"_ivl_106", 31 0, L_0000027db35085a0;  1 drivers
v0000027db3500b80_0 .net *"_ivl_108", 0 0, L_0000027db3506750;  1 drivers
L_0000027db35085e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000027db35019e0_0 .net/2u *"_ivl_110", 5 0, L_0000027db35085e8;  1 drivers
v0000027db35000e0_0 .net *"_ivl_112", 0 0, L_0000027db3506e30;  1 drivers
v0000027db3501c60_0 .net *"_ivl_115", 0 0, L_0000027db35502f0;  1 drivers
v0000027db3501760_0 .net *"_ivl_116", 47 0, L_0000027db35067f0;  1 drivers
L_0000027db3508630 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db3501300_0 .net *"_ivl_119", 15 0, L_0000027db3508630;  1 drivers
L_0000027db3508168 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027db3500220_0 .net/2u *"_ivl_12", 5 0, L_0000027db3508168;  1 drivers
v0000027db3501d00_0 .net *"_ivl_120", 47 0, L_0000027db3506b10;  1 drivers
L_0000027db3508678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db3501ee0_0 .net *"_ivl_123", 15 0, L_0000027db3508678;  1 drivers
v0000027db3500540_0 .net *"_ivl_125", 0 0, L_0000027db3506930;  1 drivers
v0000027db3500a40_0 .net *"_ivl_126", 31 0, L_0000027db3506bb0;  1 drivers
v0000027db3501f80_0 .net *"_ivl_128", 47 0, L_0000027db3506c50;  1 drivers
v0000027db3500860_0 .net *"_ivl_130", 47 0, L_0000027db3506f70;  1 drivers
v0000027db3500fe0_0 .net *"_ivl_132", 47 0, L_0000027db3507010;  1 drivers
v0000027db35011c0_0 .net *"_ivl_134", 47 0, L_0000027db35070b0;  1 drivers
L_0000027db35086c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027db3501800_0 .net/2u *"_ivl_138", 1 0, L_0000027db35086c0;  1 drivers
v0000027db3500e00_0 .net *"_ivl_14", 0 0, L_0000027db3507650;  1 drivers
v0000027db3500360_0 .net *"_ivl_140", 0 0, L_0000027db3507470;  1 drivers
L_0000027db3508708 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027db35004a0_0 .net/2u *"_ivl_142", 1 0, L_0000027db3508708;  1 drivers
v0000027db3500f40_0 .net *"_ivl_144", 0 0, L_0000027db3507510;  1 drivers
L_0000027db3508750 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027db3501080_0 .net/2u *"_ivl_146", 1 0, L_0000027db3508750;  1 drivers
v0000027db3501260_0 .net *"_ivl_148", 0 0, L_0000027db3563340;  1 drivers
L_0000027db3508798 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000027db35013a0_0 .net/2u *"_ivl_150", 31 0, L_0000027db3508798;  1 drivers
L_0000027db35087e0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000027db3501580_0 .net/2u *"_ivl_152", 31 0, L_0000027db35087e0;  1 drivers
v0000027db3501620_0 .net *"_ivl_154", 31 0, L_0000027db35633e0;  1 drivers
v0000027db35016c0_0 .net *"_ivl_156", 31 0, L_0000027db35646a0;  1 drivers
L_0000027db35081b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000027db35039f0_0 .net/2u *"_ivl_16", 4 0, L_0000027db35081b0;  1 drivers
v0000027db3502cd0_0 .net *"_ivl_160", 0 0, L_0000027db3550d00;  1 drivers
L_0000027db3508870 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db3503270_0 .net/2u *"_ivl_162", 31 0, L_0000027db3508870;  1 drivers
L_0000027db3508948 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000027db3503d10_0 .net/2u *"_ivl_166", 5 0, L_0000027db3508948;  1 drivers
v0000027db3503b30_0 .net *"_ivl_168", 0 0, L_0000027db3564920;  1 drivers
L_0000027db3508990 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000027db3502690_0 .net/2u *"_ivl_170", 5 0, L_0000027db3508990;  1 drivers
v0000027db3502730_0 .net *"_ivl_172", 0 0, L_0000027db3564b00;  1 drivers
v0000027db35022d0_0 .net *"_ivl_175", 0 0, L_0000027db3550130;  1 drivers
L_0000027db35089d8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000027db35020f0_0 .net/2u *"_ivl_176", 5 0, L_0000027db35089d8;  1 drivers
v0000027db3502550_0 .net *"_ivl_178", 0 0, L_0000027db3564740;  1 drivers
v0000027db3502c30_0 .net *"_ivl_181", 0 0, L_0000027db3550520;  1 drivers
L_0000027db3508a20 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db3503a90_0 .net/2u *"_ivl_182", 15 0, L_0000027db3508a20;  1 drivers
v0000027db3503c70_0 .net *"_ivl_184", 31 0, L_0000027db3563e80;  1 drivers
v0000027db3503770_0 .net *"_ivl_187", 0 0, L_0000027db3564d80;  1 drivers
v0000027db3503bd0_0 .net *"_ivl_188", 15 0, L_0000027db3563660;  1 drivers
v0000027db3503310_0 .net *"_ivl_19", 4 0, L_0000027db3506ed0;  1 drivers
v0000027db3503db0_0 .net *"_ivl_190", 31 0, L_0000027db3563700;  1 drivers
v0000027db3502190_0 .net *"_ivl_194", 31 0, L_0000027db3563480;  1 drivers
L_0000027db3508a68 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db3502230_0 .net *"_ivl_197", 25 0, L_0000027db3508a68;  1 drivers
L_0000027db3508ab0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db3502d70_0 .net/2u *"_ivl_198", 31 0, L_0000027db3508ab0;  1 drivers
L_0000027db35080d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027db3503090_0 .net/2u *"_ivl_2", 5 0, L_0000027db35080d8;  1 drivers
v0000027db3502410_0 .net *"_ivl_20", 4 0, L_0000027db35076f0;  1 drivers
v0000027db3502370_0 .net *"_ivl_200", 0 0, L_0000027db3564380;  1 drivers
L_0000027db3508af8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027db35033b0_0 .net/2u *"_ivl_202", 5 0, L_0000027db3508af8;  1 drivers
v0000027db3502f50_0 .net *"_ivl_204", 0 0, L_0000027db35649c0;  1 drivers
L_0000027db3508b40 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027db3502b90_0 .net/2u *"_ivl_206", 5 0, L_0000027db3508b40;  1 drivers
v0000027db35029b0_0 .net *"_ivl_208", 0 0, L_0000027db35637a0;  1 drivers
v0000027db3502ff0_0 .net *"_ivl_211", 0 0, L_0000027db3550360;  1 drivers
v0000027db35024b0_0 .net *"_ivl_213", 0 0, L_0000027db35508a0;  1 drivers
L_0000027db3508b88 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027db35036d0_0 .net/2u *"_ivl_214", 5 0, L_0000027db3508b88;  1 drivers
v0000027db3503450_0 .net *"_ivl_216", 0 0, L_0000027db35642e0;  1 drivers
L_0000027db3508bd0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027db3503130_0 .net/2u *"_ivl_218", 31 0, L_0000027db3508bd0;  1 drivers
v0000027db3503f90_0 .net *"_ivl_220", 31 0, L_0000027db3564100;  1 drivers
v0000027db3502e10_0 .net *"_ivl_224", 31 0, L_0000027db3563840;  1 drivers
L_0000027db3508c18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db35025f0_0 .net *"_ivl_227", 25 0, L_0000027db3508c18;  1 drivers
L_0000027db3508c60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db35027d0_0 .net/2u *"_ivl_228", 31 0, L_0000027db3508c60;  1 drivers
v0000027db3502870_0 .net *"_ivl_230", 0 0, L_0000027db3564060;  1 drivers
L_0000027db3508ca8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027db3503e50_0 .net/2u *"_ivl_232", 5 0, L_0000027db3508ca8;  1 drivers
v0000027db35031d0_0 .net *"_ivl_234", 0 0, L_0000027db35638e0;  1 drivers
L_0000027db3508cf0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027db35034f0_0 .net/2u *"_ivl_236", 5 0, L_0000027db3508cf0;  1 drivers
v0000027db3503ef0_0 .net *"_ivl_238", 0 0, L_0000027db3563980;  1 drivers
v0000027db3502a50_0 .net *"_ivl_24", 0 0, L_0000027db3550bb0;  1 drivers
v0000027db3502eb0_0 .net *"_ivl_241", 0 0, L_0000027db3550280;  1 drivers
v0000027db3503950_0 .net *"_ivl_243", 0 0, L_0000027db3550600;  1 drivers
L_0000027db3508d38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027db3502910_0 .net/2u *"_ivl_244", 5 0, L_0000027db3508d38;  1 drivers
v0000027db3503590_0 .net *"_ivl_246", 0 0, L_0000027db3565000;  1 drivers
v0000027db3503630_0 .net *"_ivl_248", 31 0, L_0000027db35641a0;  1 drivers
L_0000027db35081f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027db3503810_0 .net/2u *"_ivl_26", 4 0, L_0000027db35081f8;  1 drivers
v0000027db3502af0_0 .net *"_ivl_29", 4 0, L_0000027db3507970;  1 drivers
v0000027db35038b0_0 .net *"_ivl_32", 0 0, L_0000027db3550440;  1 drivers
L_0000027db3508240 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027db3504ce0_0 .net/2u *"_ivl_34", 4 0, L_0000027db3508240;  1 drivers
v0000027db35055a0_0 .net *"_ivl_37", 4 0, L_0000027db3506d90;  1 drivers
v0000027db3505a00_0 .net *"_ivl_40", 0 0, L_0000027db3550d70;  1 drivers
L_0000027db3508288 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db3505140_0 .net/2u *"_ivl_42", 15 0, L_0000027db3508288;  1 drivers
v0000027db35041a0_0 .net *"_ivl_45", 15 0, L_0000027db3507290;  1 drivers
v0000027db3504740_0 .net *"_ivl_48", 0 0, L_0000027db3550c20;  1 drivers
v0000027db3504380_0 .net *"_ivl_5", 5 0, L_0000027db35078d0;  1 drivers
L_0000027db35082d0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db3504560_0 .net/2u *"_ivl_50", 36 0, L_0000027db35082d0;  1 drivers
L_0000027db3508318 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db3505780_0 .net/2u *"_ivl_52", 31 0, L_0000027db3508318;  1 drivers
v0000027db35053c0_0 .net *"_ivl_55", 4 0, L_0000027db3506570;  1 drivers
v0000027db3505fa0_0 .net *"_ivl_56", 36 0, L_0000027db3506250;  1 drivers
v0000027db3504100_0 .net *"_ivl_58", 36 0, L_0000027db3507bf0;  1 drivers
v0000027db3504240_0 .net *"_ivl_62", 0 0, L_0000027db3550590;  1 drivers
L_0000027db3508360 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027db3504ba0_0 .net/2u *"_ivl_64", 5 0, L_0000027db3508360;  1 drivers
v0000027db3505820_0 .net *"_ivl_67", 5 0, L_0000027db3506110;  1 drivers
v0000027db3504880_0 .net *"_ivl_70", 0 0, L_0000027db3550670;  1 drivers
L_0000027db35083a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db35051e0_0 .net/2u *"_ivl_72", 57 0, L_0000027db35083a8;  1 drivers
L_0000027db35083f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db3505be0_0 .net/2u *"_ivl_74", 31 0, L_0000027db35083f0;  1 drivers
v0000027db3505280_0 .net *"_ivl_77", 25 0, L_0000027db3507150;  1 drivers
v0000027db3505f00_0 .net *"_ivl_78", 57 0, L_0000027db3507830;  1 drivers
v0000027db3505460_0 .net *"_ivl_8", 0 0, L_0000027db35501a0;  1 drivers
v0000027db3505500_0 .net *"_ivl_80", 57 0, L_0000027db35066b0;  1 drivers
L_0000027db3508438 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027db3505c80_0 .net/2u *"_ivl_84", 31 0, L_0000027db3508438;  1 drivers
L_0000027db3508480 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027db35049c0_0 .net/2u *"_ivl_88", 5 0, L_0000027db3508480;  1 drivers
v0000027db35047e0_0 .net *"_ivl_90", 0 0, L_0000027db3507ab0;  1 drivers
L_0000027db35084c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027db3504d80_0 .net/2u *"_ivl_92", 5 0, L_0000027db35084c8;  1 drivers
v0000027db3504c40_0 .net *"_ivl_94", 0 0, L_0000027db3506610;  1 drivers
v0000027db3504920_0 .net *"_ivl_97", 0 0, L_0000027db3550910;  1 drivers
v0000027db3505320_0 .net *"_ivl_98", 47 0, L_0000027db3507b50;  1 drivers
v0000027db3504420_0 .net "adderResult", 31 0, L_0000027db35073d0;  1 drivers
v0000027db3505640_0 .net "address", 31 0, L_0000027db35071f0;  1 drivers
v0000027db3505dc0_0 .net "clk", 0 0, L_0000027db35507c0;  alias, 1 drivers
v0000027db35042e0_0 .var "cycles_consumed", 31 0;
o0000027db34d1048 .functor BUFZ 1, C4<z>; HiZ drive
v0000027db3505d20_0 .net "excep_flag", 0 0, o0000027db34d1048;  0 drivers
v0000027db3505000_0 .net "extImm", 31 0, L_0000027db3563160;  1 drivers
v0000027db3505960_0 .net "funct", 5 0, L_0000027db3506390;  1 drivers
v0000027db3504e20_0 .net "hlt", 0 0, v0000027db3499170_0;  1 drivers
v0000027db3504ec0_0 .net "imm", 15 0, L_0000027db3507f10;  1 drivers
v0000027db35058c0_0 .net "immediate", 31 0, L_0000027db3563fc0;  1 drivers
v0000027db35044c0_0 .net "input_clk", 0 0, v0000027db3507a10_0;  1 drivers
v0000027db3504a60_0 .net "instruction", 31 0, L_0000027db3564600;  1 drivers
v0000027db35056e0_0 .net "memoryReadData", 31 0, v0000027db34c9120_0;  1 drivers
v0000027db3505aa0_0 .net "nextPC", 31 0, L_0000027db3563de0;  1 drivers
v0000027db3505b40_0 .net "opcode", 5 0, L_0000027db3506cf0;  1 drivers
v0000027db3504600_0 .net "rd", 4 0, L_0000027db35062f0;  1 drivers
v0000027db35046a0_0 .net "readData1", 31 0, L_0000027db35503d0;  1 drivers
v0000027db3504b00_0 .net "readData1_w", 31 0, L_0000027db3564ba0;  1 drivers
v0000027db3505e60_0 .net "readData2", 31 0, L_0000027db3550830;  1 drivers
v0000027db3504f60_0 .net "rs", 4 0, L_0000027db3507d30;  1 drivers
v0000027db35050a0_0 .net "rst", 0 0, v0000027db35069d0_0;  1 drivers
v0000027db35064d0_0 .net "rt", 4 0, L_0000027db35075b0;  1 drivers
v0000027db3506890_0 .net "shamt", 31 0, L_0000027db3507c90;  1 drivers
v0000027db3507fb0_0 .net "wire_instruction", 31 0, L_0000027db3550de0;  1 drivers
v0000027db3507790_0 .net "writeData", 31 0, L_0000027db3563ac0;  1 drivers
v0000027db3506430_0 .net "zero", 0 0, L_0000027db3563a20;  1 drivers
L_0000027db35078d0 .part L_0000027db3564600, 26, 6;
L_0000027db3506cf0 .functor MUXZ 6, L_0000027db35078d0, L_0000027db35080d8, L_0000027db34769a0, C4<>;
L_0000027db3507650 .cmp/eq 6, L_0000027db3506cf0, L_0000027db3508168;
L_0000027db3506ed0 .part L_0000027db3564600, 11, 5;
L_0000027db35076f0 .functor MUXZ 5, L_0000027db3506ed0, L_0000027db35081b0, L_0000027db3507650, C4<>;
L_0000027db35062f0 .functor MUXZ 5, L_0000027db35076f0, L_0000027db3508120, L_0000027db35501a0, C4<>;
L_0000027db3507970 .part L_0000027db3564600, 21, 5;
L_0000027db3507d30 .functor MUXZ 5, L_0000027db3507970, L_0000027db35081f8, L_0000027db3550bb0, C4<>;
L_0000027db3506d90 .part L_0000027db3564600, 16, 5;
L_0000027db35075b0 .functor MUXZ 5, L_0000027db3506d90, L_0000027db3508240, L_0000027db3550440, C4<>;
L_0000027db3507290 .part L_0000027db3564600, 0, 16;
L_0000027db3507f10 .functor MUXZ 16, L_0000027db3507290, L_0000027db3508288, L_0000027db3550d70, C4<>;
L_0000027db3506570 .part L_0000027db3564600, 6, 5;
L_0000027db3506250 .concat [ 5 32 0 0], L_0000027db3506570, L_0000027db3508318;
L_0000027db3507bf0 .functor MUXZ 37, L_0000027db3506250, L_0000027db35082d0, L_0000027db3550c20, C4<>;
L_0000027db3507c90 .part L_0000027db3507bf0, 0, 32;
L_0000027db3506110 .part L_0000027db3564600, 0, 6;
L_0000027db3506390 .functor MUXZ 6, L_0000027db3506110, L_0000027db3508360, L_0000027db3550590, C4<>;
L_0000027db3507150 .part L_0000027db3564600, 0, 26;
L_0000027db3507830 .concat [ 26 32 0 0], L_0000027db3507150, L_0000027db35083f0;
L_0000027db35066b0 .functor MUXZ 58, L_0000027db3507830, L_0000027db35083a8, L_0000027db3550670, C4<>;
L_0000027db35071f0 .part L_0000027db35066b0, 0, 32;
L_0000027db3507330 .arith/sum 32, v0000027db3501a80_0, L_0000027db3508438;
L_0000027db3507ab0 .cmp/eq 6, L_0000027db3506cf0, L_0000027db3508480;
L_0000027db3506610 .cmp/eq 6, L_0000027db3506cf0, L_0000027db35084c8;
L_0000027db3507b50 .concat [ 32 16 0 0], L_0000027db35071f0, L_0000027db3508510;
L_0000027db3506a70 .concat [ 6 26 0 0], L_0000027db3506cf0, L_0000027db3508558;
L_0000027db3506750 .cmp/eq 32, L_0000027db3506a70, L_0000027db35085a0;
L_0000027db3506e30 .cmp/eq 6, L_0000027db3506390, L_0000027db35085e8;
L_0000027db35067f0 .concat [ 32 16 0 0], L_0000027db35503d0, L_0000027db3508630;
L_0000027db3506b10 .concat [ 32 16 0 0], v0000027db3501a80_0, L_0000027db3508678;
L_0000027db3506930 .part L_0000027db3507f10, 15, 1;
LS_0000027db3506bb0_0_0 .concat [ 1 1 1 1], L_0000027db3506930, L_0000027db3506930, L_0000027db3506930, L_0000027db3506930;
LS_0000027db3506bb0_0_4 .concat [ 1 1 1 1], L_0000027db3506930, L_0000027db3506930, L_0000027db3506930, L_0000027db3506930;
LS_0000027db3506bb0_0_8 .concat [ 1 1 1 1], L_0000027db3506930, L_0000027db3506930, L_0000027db3506930, L_0000027db3506930;
LS_0000027db3506bb0_0_12 .concat [ 1 1 1 1], L_0000027db3506930, L_0000027db3506930, L_0000027db3506930, L_0000027db3506930;
LS_0000027db3506bb0_0_16 .concat [ 1 1 1 1], L_0000027db3506930, L_0000027db3506930, L_0000027db3506930, L_0000027db3506930;
LS_0000027db3506bb0_0_20 .concat [ 1 1 1 1], L_0000027db3506930, L_0000027db3506930, L_0000027db3506930, L_0000027db3506930;
LS_0000027db3506bb0_0_24 .concat [ 1 1 1 1], L_0000027db3506930, L_0000027db3506930, L_0000027db3506930, L_0000027db3506930;
LS_0000027db3506bb0_0_28 .concat [ 1 1 1 1], L_0000027db3506930, L_0000027db3506930, L_0000027db3506930, L_0000027db3506930;
LS_0000027db3506bb0_1_0 .concat [ 4 4 4 4], LS_0000027db3506bb0_0_0, LS_0000027db3506bb0_0_4, LS_0000027db3506bb0_0_8, LS_0000027db3506bb0_0_12;
LS_0000027db3506bb0_1_4 .concat [ 4 4 4 4], LS_0000027db3506bb0_0_16, LS_0000027db3506bb0_0_20, LS_0000027db3506bb0_0_24, LS_0000027db3506bb0_0_28;
L_0000027db3506bb0 .concat [ 16 16 0 0], LS_0000027db3506bb0_1_0, LS_0000027db3506bb0_1_4;
L_0000027db3506c50 .concat [ 16 32 0 0], L_0000027db3507f10, L_0000027db3506bb0;
L_0000027db3506f70 .arith/sum 48, L_0000027db3506b10, L_0000027db3506c50;
L_0000027db3507010 .functor MUXZ 48, L_0000027db3506f70, L_0000027db35067f0, L_0000027db35502f0, C4<>;
L_0000027db35070b0 .functor MUXZ 48, L_0000027db3507010, L_0000027db3507b50, L_0000027db3550910, C4<>;
L_0000027db35073d0 .part L_0000027db35070b0, 0, 32;
L_0000027db3507470 .cmp/eq 2, v0000027db34cad40_0, L_0000027db35086c0;
L_0000027db3507510 .cmp/eq 2, v0000027db34cad40_0, L_0000027db3508708;
L_0000027db3563340 .cmp/eq 2, v0000027db34cad40_0, L_0000027db3508750;
L_0000027db35633e0 .functor MUXZ 32, L_0000027db35087e0, L_0000027db3508798, L_0000027db3563340, C4<>;
L_0000027db35646a0 .functor MUXZ 32, L_0000027db35633e0, L_0000027db35073d0, L_0000027db3507510, C4<>;
L_0000027db3563de0 .functor MUXZ 32, L_0000027db35646a0, L_0000027db3507330, L_0000027db3507470, C4<>;
L_0000027db3564600 .functor MUXZ 32, L_0000027db3550de0, L_0000027db3508870, L_0000027db3550d00, C4<>;
L_0000027db3564920 .cmp/eq 6, L_0000027db3506cf0, L_0000027db3508948;
L_0000027db3564b00 .cmp/eq 6, L_0000027db3506cf0, L_0000027db3508990;
L_0000027db3564740 .cmp/eq 6, L_0000027db3506cf0, L_0000027db35089d8;
L_0000027db3563e80 .concat [ 16 16 0 0], L_0000027db3507f10, L_0000027db3508a20;
L_0000027db3564d80 .part L_0000027db3507f10, 15, 1;
LS_0000027db3563660_0_0 .concat [ 1 1 1 1], L_0000027db3564d80, L_0000027db3564d80, L_0000027db3564d80, L_0000027db3564d80;
LS_0000027db3563660_0_4 .concat [ 1 1 1 1], L_0000027db3564d80, L_0000027db3564d80, L_0000027db3564d80, L_0000027db3564d80;
LS_0000027db3563660_0_8 .concat [ 1 1 1 1], L_0000027db3564d80, L_0000027db3564d80, L_0000027db3564d80, L_0000027db3564d80;
LS_0000027db3563660_0_12 .concat [ 1 1 1 1], L_0000027db3564d80, L_0000027db3564d80, L_0000027db3564d80, L_0000027db3564d80;
L_0000027db3563660 .concat [ 4 4 4 4], LS_0000027db3563660_0_0, LS_0000027db3563660_0_4, LS_0000027db3563660_0_8, LS_0000027db3563660_0_12;
L_0000027db3563700 .concat [ 16 16 0 0], L_0000027db3507f10, L_0000027db3563660;
L_0000027db3563160 .functor MUXZ 32, L_0000027db3563700, L_0000027db3563e80, L_0000027db3550520, C4<>;
L_0000027db3563480 .concat [ 6 26 0 0], L_0000027db3506cf0, L_0000027db3508a68;
L_0000027db3564380 .cmp/eq 32, L_0000027db3563480, L_0000027db3508ab0;
L_0000027db35649c0 .cmp/eq 6, L_0000027db3506390, L_0000027db3508af8;
L_0000027db35637a0 .cmp/eq 6, L_0000027db3506390, L_0000027db3508b40;
L_0000027db35642e0 .cmp/eq 6, L_0000027db3506cf0, L_0000027db3508b88;
L_0000027db3564100 .functor MUXZ 32, L_0000027db3563160, L_0000027db3508bd0, L_0000027db35642e0, C4<>;
L_0000027db3563fc0 .functor MUXZ 32, L_0000027db3564100, L_0000027db3507c90, L_0000027db35508a0, C4<>;
L_0000027db3563840 .concat [ 6 26 0 0], L_0000027db3506cf0, L_0000027db3508c18;
L_0000027db3564060 .cmp/eq 32, L_0000027db3563840, L_0000027db3508c60;
L_0000027db35638e0 .cmp/eq 6, L_0000027db3506390, L_0000027db3508ca8;
L_0000027db3563980 .cmp/eq 6, L_0000027db3506390, L_0000027db3508cf0;
L_0000027db3565000 .cmp/eq 6, L_0000027db3506cf0, L_0000027db3508d38;
L_0000027db35641a0 .functor MUXZ 32, L_0000027db35503d0, v0000027db3501a80_0, L_0000027db3565000, C4<>;
L_0000027db3564ba0 .functor MUXZ 32, L_0000027db35641a0, L_0000027db3550830, L_0000027db3550600, C4<>;
S_0000027db3436710 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000027db3436580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000027db3483cb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000027db3550210 .functor NOT 1, v0000027db3499670_0, C4<0>, C4<0>, C4<0>;
v0000027db34986d0_0 .net *"_ivl_0", 0 0, L_0000027db3550210;  1 drivers
v0000027db3497eb0_0 .net "in1", 31 0, L_0000027db3550830;  alias, 1 drivers
v0000027db3497870_0 .net "in2", 31 0, L_0000027db3563fc0;  alias, 1 drivers
v0000027db34990d0_0 .net "out", 31 0, L_0000027db35647e0;  alias, 1 drivers
v0000027db3498770_0 .net "s", 0 0, v0000027db3499670_0;  alias, 1 drivers
L_0000027db35647e0 .functor MUXZ 32, L_0000027db3563fc0, L_0000027db3550830, L_0000027db3550210, C4<>;
S_0000027db33e29c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_0000027db3436580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000027db34c8b10 .param/l "RType" 0 4 2, C4<000000>;
P_0000027db34c8b48 .param/l "add" 0 4 5, C4<100000>;
P_0000027db34c8b80 .param/l "addi" 0 4 8, C4<001000>;
P_0000027db34c8bb8 .param/l "addu" 0 4 5, C4<100001>;
P_0000027db34c8bf0 .param/l "and_" 0 4 5, C4<100100>;
P_0000027db34c8c28 .param/l "andi" 0 4 8, C4<001100>;
P_0000027db34c8c60 .param/l "beq" 0 4 10, C4<000100>;
P_0000027db34c8c98 .param/l "bne" 0 4 10, C4<000101>;
P_0000027db34c8cd0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027db34c8d08 .param/l "j" 0 4 12, C4<000010>;
P_0000027db34c8d40 .param/l "jal" 0 4 12, C4<000011>;
P_0000027db34c8d78 .param/l "jr" 0 4 6, C4<001000>;
P_0000027db34c8db0 .param/l "lw" 0 4 8, C4<100011>;
P_0000027db34c8de8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027db34c8e20 .param/l "or_" 0 4 5, C4<100101>;
P_0000027db34c8e58 .param/l "ori" 0 4 8, C4<001101>;
P_0000027db34c8e90 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027db34c8ec8 .param/l "sll" 0 4 6, C4<000000>;
P_0000027db34c8f00 .param/l "slt" 0 4 5, C4<101010>;
P_0000027db34c8f38 .param/l "slti" 0 4 8, C4<101010>;
P_0000027db34c8f70 .param/l "srl" 0 4 6, C4<000010>;
P_0000027db34c8fa8 .param/l "sub" 0 4 5, C4<100010>;
P_0000027db34c8fe0 .param/l "subu" 0 4 5, C4<100011>;
P_0000027db34c9018 .param/l "sw" 0 4 8, C4<101011>;
P_0000027db34c9050 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027db34c9088 .param/l "xori" 0 4 8, C4<001110>;
v0000027db3497b90_0 .var "ALUOp", 3 0;
v0000027db3499670_0 .var "ALUSrc", 0 0;
v0000027db34993f0_0 .var "MemReadEn", 0 0;
v0000027db3499490_0 .var "MemWriteEn", 0 0;
v0000027db3499530_0 .var "MemtoReg", 0 0;
v0000027db34988b0_0 .var "RegDst", 0 0;
v0000027db3497af0_0 .var "RegWriteEn", 0 0;
v0000027db3497f50_0 .net "funct", 5 0, L_0000027db3506390;  alias, 1 drivers
v0000027db3499170_0 .var "hlt", 0 0;
v0000027db3498db0_0 .net "opcode", 5 0, L_0000027db3506cf0;  alias, 1 drivers
v0000027db3497ff0_0 .net "rst", 0 0, v0000027db35069d0_0;  alias, 1 drivers
E_0000027db34842b0 .event anyedge, v0000027db3497ff0_0, v0000027db3498db0_0, v0000027db3497f50_0;
S_0000027db33e2b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_0000027db3436580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000027db34846f0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000027db3550de0 .functor BUFZ 32, L_0000027db3564560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027db3498130_0 .net "Data_Out", 31 0, L_0000027db3550de0;  alias, 1 drivers
v0000027db34983b0 .array "InstMem", 0 1023, 31 0;
v0000027db34989f0_0 .net *"_ivl_0", 31 0, L_0000027db3564560;  1 drivers
v0000027db34981d0_0 .net *"_ivl_3", 9 0, L_0000027db3564c40;  1 drivers
v0000027db3498450_0 .net *"_ivl_4", 11 0, L_0000027db3564a60;  1 drivers
L_0000027db3508828 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027db34741c0_0 .net *"_ivl_7", 1 0, L_0000027db3508828;  1 drivers
v0000027db3474300_0 .net "addr", 31 0, v0000027db3501a80_0;  alias, 1 drivers
v0000027db34ca200_0 .var/i "i", 31 0;
L_0000027db3564560 .array/port v0000027db34983b0, L_0000027db3564a60;
L_0000027db3564c40 .part v0000027db3501a80_0, 0, 10;
L_0000027db3564a60 .concat [ 10 2 0 0], L_0000027db3564c40, L_0000027db3508828;
S_0000027db3434c30 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_0000027db3436580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000027db35503d0 .functor BUFZ 32, L_0000027db3564ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027db3550830 .functor BUFZ 32, L_0000027db3563520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027db34c91c0_0 .net *"_ivl_0", 31 0, L_0000027db3564ce0;  1 drivers
v0000027db34ca2a0_0 .net *"_ivl_10", 6 0, L_0000027db3563c00;  1 drivers
L_0000027db3508900 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027db34c9bc0_0 .net *"_ivl_13", 1 0, L_0000027db3508900;  1 drivers
v0000027db34c9620_0 .net *"_ivl_2", 6 0, L_0000027db35635c0;  1 drivers
L_0000027db35088b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027db34c9c60_0 .net *"_ivl_5", 1 0, L_0000027db35088b8;  1 drivers
v0000027db34ca340_0 .net *"_ivl_8", 31 0, L_0000027db3563520;  1 drivers
v0000027db34c9f80_0 .net "clk", 0 0, L_0000027db35507c0;  alias, 1 drivers
v0000027db34c9b20_0 .var/i "i", 31 0;
v0000027db34caac0_0 .net "readData1", 31 0, L_0000027db35503d0;  alias, 1 drivers
v0000027db34cac00_0 .net "readData2", 31 0, L_0000027db3550830;  alias, 1 drivers
v0000027db34c99e0_0 .net "readRegister1", 4 0, L_0000027db3507d30;  alias, 1 drivers
v0000027db34ca520_0 .net "readRegister2", 4 0, L_0000027db35075b0;  alias, 1 drivers
v0000027db34c9760 .array "registers", 31 0, 31 0;
v0000027db34cab60_0 .net "rst", 0 0, v0000027db35069d0_0;  alias, 1 drivers
v0000027db34c9940_0 .net "we", 0 0, v0000027db3497af0_0;  alias, 1 drivers
v0000027db34c9a80_0 .net "writeData", 31 0, L_0000027db3563ac0;  alias, 1 drivers
v0000027db34ca480_0 .net "writeRegister", 4 0, L_0000027db3563f20;  alias, 1 drivers
E_0000027db3483d30/0 .event negedge, v0000027db3497ff0_0;
E_0000027db3483d30/1 .event posedge, v0000027db34c9f80_0;
E_0000027db3483d30 .event/or E_0000027db3483d30/0, E_0000027db3483d30/1;
L_0000027db3564ce0 .array/port v0000027db34c9760, L_0000027db35635c0;
L_0000027db35635c0 .concat [ 5 2 0 0], L_0000027db3507d30, L_0000027db35088b8;
L_0000027db3563520 .array/port v0000027db34c9760, L_0000027db3563c00;
L_0000027db3563c00 .concat [ 5 2 0 0], L_0000027db35075b0, L_0000027db3508900;
S_0000027db3434dc0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000027db3434c30;
 .timescale 0 0;
v0000027db34c9440_0 .var/i "i", 31 0;
S_0000027db341ede0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_0000027db3436580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000027db3483d70 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000027db3550c90 .functor NOT 1, v0000027db34988b0_0, C4<0>, C4<0>, C4<0>;
v0000027db34c9300_0 .net *"_ivl_0", 0 0, L_0000027db3550c90;  1 drivers
v0000027db34ca020_0 .net "in1", 4 0, L_0000027db35075b0;  alias, 1 drivers
v0000027db34c9d00_0 .net "in2", 4 0, L_0000027db35062f0;  alias, 1 drivers
v0000027db34c9800_0 .net "out", 4 0, L_0000027db3563f20;  alias, 1 drivers
v0000027db34c96c0_0 .net "s", 0 0, v0000027db34988b0_0;  alias, 1 drivers
L_0000027db3563f20 .functor MUXZ 5, L_0000027db35062f0, L_0000027db35075b0, L_0000027db3550c90, C4<>;
S_0000027db341ef70 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000027db3436580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000027db3483db0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000027db3550750 .functor NOT 1, v0000027db3499530_0, C4<0>, C4<0>, C4<0>;
v0000027db34ca0c0_0 .net *"_ivl_0", 0 0, L_0000027db3550750;  1 drivers
v0000027db34ca3e0_0 .net "in1", 31 0, v0000027db34c9ee0_0;  alias, 1 drivers
v0000027db34cafc0_0 .net "in2", 31 0, v0000027db34c9120_0;  alias, 1 drivers
v0000027db34ca5c0_0 .net "out", 31 0, L_0000027db3563ac0;  alias, 1 drivers
v0000027db34c9260_0 .net "s", 0 0, v0000027db3499530_0;  alias, 1 drivers
L_0000027db3563ac0 .functor MUXZ 32, v0000027db34c9120_0, v0000027db34c9ee0_0, L_0000027db3550750, C4<>;
S_0000027db3462a60 .scope module, "alu" "ALU" 3 88, 9 1 0, S_0000027db3436580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000027db3462bf0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000027db3462c28 .param/l "AND" 0 9 12, C4<0010>;
P_0000027db3462c60 .param/l "NOR" 0 9 12, C4<0101>;
P_0000027db3462c98 .param/l "OR" 0 9 12, C4<0011>;
P_0000027db3462cd0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000027db3462d08 .param/l "SLL" 0 9 12, C4<1000>;
P_0000027db3462d40 .param/l "SLT" 0 9 12, C4<0110>;
P_0000027db3462d78 .param/l "SRL" 0 9 12, C4<1001>;
P_0000027db3462db0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000027db3462de8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000027db3462e20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000027db3462e58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000027db3508d80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027db34c93a0_0 .net/2u *"_ivl_0", 31 0, L_0000027db3508d80;  1 drivers
v0000027db34ca160_0 .net "opSel", 3 0, v0000027db3497b90_0;  alias, 1 drivers
v0000027db34c9e40_0 .net "operand1", 31 0, L_0000027db3564ba0;  alias, 1 drivers
v0000027db34c98a0_0 .net "operand2", 31 0, L_0000027db35647e0;  alias, 1 drivers
v0000027db34c9ee0_0 .var "result", 31 0;
v0000027db34caca0_0 .net "zero", 0 0, L_0000027db3563a20;  alias, 1 drivers
E_0000027db3484070 .event anyedge, v0000027db3497b90_0, v0000027db34c9e40_0, v0000027db34990d0_0;
L_0000027db3563a20 .cmp/eq 32, v0000027db34c9ee0_0, L_0000027db3508d80;
S_0000027db344b070 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_0000027db3436580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000027db34cd0f0 .param/l "RType" 0 4 2, C4<000000>;
P_0000027db34cd128 .param/l "add" 0 4 5, C4<100000>;
P_0000027db34cd160 .param/l "addi" 0 4 8, C4<001000>;
P_0000027db34cd198 .param/l "addu" 0 4 5, C4<100001>;
P_0000027db34cd1d0 .param/l "and_" 0 4 5, C4<100100>;
P_0000027db34cd208 .param/l "andi" 0 4 8, C4<001100>;
P_0000027db34cd240 .param/l "beq" 0 4 10, C4<000100>;
P_0000027db34cd278 .param/l "bne" 0 4 10, C4<000101>;
P_0000027db34cd2b0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027db34cd2e8 .param/l "j" 0 4 12, C4<000010>;
P_0000027db34cd320 .param/l "jal" 0 4 12, C4<000011>;
P_0000027db34cd358 .param/l "jr" 0 4 6, C4<001000>;
P_0000027db34cd390 .param/l "lw" 0 4 8, C4<100011>;
P_0000027db34cd3c8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027db34cd400 .param/l "or_" 0 4 5, C4<100101>;
P_0000027db34cd438 .param/l "ori" 0 4 8, C4<001101>;
P_0000027db34cd470 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027db34cd4a8 .param/l "sll" 0 4 6, C4<000000>;
P_0000027db34cd4e0 .param/l "slt" 0 4 5, C4<101010>;
P_0000027db34cd518 .param/l "slti" 0 4 8, C4<101010>;
P_0000027db34cd550 .param/l "srl" 0 4 6, C4<000010>;
P_0000027db34cd588 .param/l "sub" 0 4 5, C4<100010>;
P_0000027db34cd5c0 .param/l "subu" 0 4 5, C4<100011>;
P_0000027db34cd5f8 .param/l "sw" 0 4 8, C4<101011>;
P_0000027db34cd630 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027db34cd668 .param/l "xori" 0 4 8, C4<001110>;
v0000027db34cad40_0 .var "PCsrc", 1 0;
v0000027db34ca7a0_0 .net "excep_flag", 0 0, o0000027db34d1048;  alias, 0 drivers
v0000027db34ca660_0 .net "funct", 5 0, L_0000027db3506390;  alias, 1 drivers
v0000027db34ca700_0 .net "opcode", 5 0, L_0000027db3506cf0;  alias, 1 drivers
v0000027db34ca840_0 .net "operand1", 31 0, L_0000027db35503d0;  alias, 1 drivers
v0000027db34ca8e0_0 .net "operand2", 31 0, L_0000027db35647e0;  alias, 1 drivers
v0000027db34ca980_0 .net "rst", 0 0, v0000027db35069d0_0;  alias, 1 drivers
E_0000027db34845b0/0 .event anyedge, v0000027db3497ff0_0, v0000027db34ca7a0_0, v0000027db3498db0_0, v0000027db34caac0_0;
E_0000027db34845b0/1 .event anyedge, v0000027db34990d0_0, v0000027db3497f50_0;
E_0000027db34845b0 .event/or E_0000027db34845b0/0, E_0000027db34845b0/1;
S_0000027db344b200 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_0000027db3436580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000027db34c94e0 .array "DataMem", 0 1023, 31 0;
v0000027db34caa20_0 .net "address", 31 0, v0000027db34c9ee0_0;  alias, 1 drivers
v0000027db34cade0_0 .net "clock", 0 0, L_0000027db3550a60;  1 drivers
v0000027db34cae80_0 .net "data", 31 0, L_0000027db3550830;  alias, 1 drivers
v0000027db34caf20_0 .var/i "i", 31 0;
v0000027db34c9120_0 .var "q", 31 0;
v0000027db34c9580_0 .net "rden", 0 0, v0000027db34993f0_0;  alias, 1 drivers
v0000027db35002c0_0 .net "wren", 0 0, v0000027db3499490_0;  alias, 1 drivers
E_0000027db3483e70 .event posedge, v0000027db34cade0_0;
S_0000027db3416ab0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_0000027db3436580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000027db3483f30 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000027db3501e40_0 .net "PCin", 31 0, L_0000027db3563de0;  alias, 1 drivers
v0000027db3501a80_0 .var "PCout", 31 0;
v0000027db3500cc0_0 .net "clk", 0 0, L_0000027db35507c0;  alias, 1 drivers
v0000027db3500400_0 .net "rst", 0 0, v0000027db35069d0_0;  alias, 1 drivers
    .scope S_0000027db344b070;
T_0 ;
    %wait E_0000027db34845b0;
    %load/vec4 v0000027db34ca980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027db34cad40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027db34ca7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027db34cad40_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000027db34ca700_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000027db34ca840_0;
    %load/vec4 v0000027db34ca8e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000027db34ca700_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000027db34ca840_0;
    %load/vec4 v0000027db34ca8e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000027db34ca700_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000027db34ca700_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000027db34ca700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000027db34ca660_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027db34cad40_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027db34cad40_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027db3416ab0;
T_1 ;
    %wait E_0000027db3483d30;
    %load/vec4 v0000027db3500400_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000027db3501a80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027db3501e40_0;
    %assign/vec4 v0000027db3501a80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027db33e2b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027db34ca200_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000027db34ca200_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027db34ca200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %load/vec4 v0000027db34ca200_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027db34ca200_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34983b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000027db33e29c0;
T_3 ;
    %wait E_0000027db34842b0;
    %load/vec4 v0000027db3497ff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000027db3499170_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027db3499670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027db3497af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027db3499490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027db3499530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027db34993f0_0, 0;
    %assign/vec4 v0000027db34988b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000027db3499170_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000027db3497b90_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000027db3499670_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027db3497af0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027db3499490_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027db3499530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027db34993f0_0, 0, 1;
    %store/vec4 v0000027db34988b0_0, 0, 1;
    %load/vec4 v0000027db3498db0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3499170_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db34988b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3497af0_0, 0;
    %load/vec4 v0000027db3497f50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3499670_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3499670_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3497af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db34988b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3499670_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3497af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027db34988b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3499670_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3497af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3499670_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3497af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3499670_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3497af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3499670_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3497af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3499670_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db34993f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3497af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3499670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3499530_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3499490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027db3499670_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027db3497b90_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027db3434c30;
T_4 ;
    %wait E_0000027db3483d30;
    %fork t_1, S_0000027db3434dc0;
    %jmp t_0;
    .scope S_0000027db3434dc0;
t_1 ;
    %load/vec4 v0000027db34cab60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027db34c9440_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000027db34c9440_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027db34c9440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34c9760, 0, 4;
    %load/vec4 v0000027db34c9440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027db34c9440_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027db34c9940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000027db34c9a80_0;
    %load/vec4 v0000027db34ca480_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34c9760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34c9760, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000027db3434c30;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027db3434c30;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027db34c9b20_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000027db34c9b20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000027db34c9b20_0;
    %ix/getv/s 4, v0000027db34c9b20_0;
    %load/vec4a v0000027db34c9760, 4;
    %ix/getv/s 4, v0000027db34c9b20_0;
    %load/vec4a v0000027db34c9760, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000027db34c9b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027db34c9b20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000027db3462a60;
T_6 ;
    %wait E_0000027db3484070;
    %load/vec4 v0000027db34ca160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000027db34c9ee0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000027db34c9e40_0;
    %load/vec4 v0000027db34c98a0_0;
    %add;
    %assign/vec4 v0000027db34c9ee0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000027db34c9e40_0;
    %load/vec4 v0000027db34c98a0_0;
    %sub;
    %assign/vec4 v0000027db34c9ee0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000027db34c9e40_0;
    %load/vec4 v0000027db34c98a0_0;
    %and;
    %assign/vec4 v0000027db34c9ee0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000027db34c9e40_0;
    %load/vec4 v0000027db34c98a0_0;
    %or;
    %assign/vec4 v0000027db34c9ee0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000027db34c9e40_0;
    %load/vec4 v0000027db34c98a0_0;
    %xor;
    %assign/vec4 v0000027db34c9ee0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000027db34c9e40_0;
    %load/vec4 v0000027db34c98a0_0;
    %or;
    %inv;
    %assign/vec4 v0000027db34c9ee0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000027db34c9e40_0;
    %load/vec4 v0000027db34c98a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000027db34c9ee0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000027db34c98a0_0;
    %load/vec4 v0000027db34c9e40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000027db34c9ee0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000027db34c9e40_0;
    %ix/getv 4, v0000027db34c98a0_0;
    %shiftl 4;
    %assign/vec4 v0000027db34c9ee0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000027db34c9e40_0;
    %ix/getv 4, v0000027db34c98a0_0;
    %shiftr 4;
    %assign/vec4 v0000027db34c9ee0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027db344b200;
T_7 ;
    %wait E_0000027db3483e70;
    %load/vec4 v0000027db34c9580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000027db34caa20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000027db34c94e0, 4;
    %assign/vec4 v0000027db34c9120_0, 0;
T_7.0 ;
    %load/vec4 v0000027db35002c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000027db34cae80_0;
    %ix/getv 3, v0000027db34caa20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027db34c94e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027db344b200;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000027db344b200;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027db34caf20_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000027db34caf20_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000027db34caf20_0;
    %load/vec4a v0000027db34c94e0, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000027db34caf20_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000027db34caf20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027db34caf20_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000027db3436580;
T_10 ;
    %wait E_0000027db3483d30;
    %load/vec4 v0000027db35050a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027db35042e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027db35042e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000027db35042e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027db3494f70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db3507a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db35069d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000027db3494f70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000027db3507a10_0;
    %inv;
    %assign/vec4 v0000027db3507a10_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027db3494f70;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027db35069d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027db35069d0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000027db3507e70_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
