#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 10 21:37:21 2021
# Process ID: 9744
# Current directory: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_WRITE_CTRL_0_0_synth_1
# Command line: vivado.exe -log design_1_DMA_WRITE_CTRL_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_DMA_WRITE_CTRL_0_0.tcl
# Log file: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_WRITE_CTRL_0_0_synth_1/design_1_DMA_WRITE_CTRL_0_0.vds
# Journal file: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_WRITE_CTRL_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_DMA_WRITE_CTRL_0_0.tcl -notrace
Command: synth_design -top design_1_DMA_WRITE_CTRL_0_0 -part xc7k325tffg900-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_DMA_WRITE_CTRL_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1928
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1211.523 ; gain = 70.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_DMA_WRITE_CTRL_0_0' [d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/ip/design_1_DMA_WRITE_CTRL_0_0/synth/design_1_DMA_WRITE_CTRL_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'DMA_WRITE_CTRL' [D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/DMA_WRITE_CTRL.v:23]
INFO: [Synth 8-6157] synthesizing module 'S2MM_CTRL' [D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/S2MM_CTRL.v:23]
	Parameter DMACR bound to: 8'b00110000 
	Parameter DMASR bound to: 8'b00110100 
	Parameter DA bound to: 8'b01001000 
	Parameter MSB bound to: 8'b01001100 
	Parameter LENGTH bound to: 8'b01011000 
	Parameter DMACR_DATA bound to: 69635 - type: integer 
	Parameter DMASR_DATE bound to: 69632 - type: integer 
	Parameter IDLE bound to: 6'b000001 
	Parameter WRITE_DMACR bound to: 6'b000010 
	Parameter WRITE_DA bound to: 6'b000100 
	Parameter WRITE_MSB bound to: 6'b001000 
	Parameter WRITE_LENGTH bound to: 6'b010000 
	Parameter WRITE_DMASR bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'S2MM_CTRL' (1#1) [D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/S2MM_CTRL.v:23]
INFO: [Synth 8-6157] synthesizing module 'LITE_WRITE__CTRL' [D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_WRITE_CTRL.v:2]
	Parameter IDLE bound to: 7'b0000001 
	Parameter WRITE_ADDR bound to: 7'b0000010 
	Parameter CLEAR_ADDR bound to: 7'b0000100 
	Parameter WRITE_DATA bound to: 7'b0001000 
	Parameter CLEAR_DATA bound to: 7'b0010000 
	Parameter WAIT_RESP bound to: 7'b0100000 
	Parameter CLEAR_RESP bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'LITE_WRITE__CTRL' (2#1) [D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_WRITE_CTRL.v:2]
INFO: [Synth 8-6157] synthesizing module 'LITE_READ_CTRL' [D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_READ_CTRL.v:2]
	Parameter IDLE bound to: 7'b0000001 
	Parameter READ_ADDR bound to: 7'b0000010 
	Parameter CLEAR_ADDR bound to: 7'b0000100 
	Parameter READ_DATA bound to: 7'b0001000 
	Parameter CLEAR_DATA bound to: 7'b0010000 
	Parameter WAIT bound to: 7'b0100000 
	Parameter END bound to: 7'b1000000 
	Parameter DMASR bound to: 8'b00110100 
INFO: [Synth 8-6155] done synthesizing module 'LITE_READ_CTRL' (3#1) [D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_READ_CTRL.v:2]
INFO: [Synth 8-6155] done synthesizing module 'DMA_WRITE_CTRL' (4#1) [D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/DMA_WRITE_CTRL.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_DMA_WRITE_CTRL_0_0' (5#1) [d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/ip/design_1_DMA_WRITE_CTRL_0_0/synth/design_1_DMA_WRITE_CTRL_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1269.629 ; gain = 128.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1269.629 ; gain = 128.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1269.629 ; gain = 128.250
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1269.629 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1369.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1370.855 ; gain = 1.043
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1370.855 ; gain = 229.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1370.855 ; gain = 229.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1370.855 ; gain = 229.477
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'S2MM_CTRL'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'LITE_WRITE__CTRL'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'LITE_READ_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
             WRITE_DMACR |                           000010 |                           000010
                WRITE_DA |                           000100 |                           000100
               WRITE_MSB |                           001000 |                           001000
            WRITE_LENGTH |                           010000 |                           010000
             WRITE_DMASR |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'S2MM_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                          0000001 |                          0000001
              WRITE_ADDR |                          0000010 |                          0000010
              CLEAR_ADDR |                          0000100 |                          0000100
              WRITE_DATA |                          0001000 |                          0001000
              CLEAR_DATA |                          0010000 |                          0010000
               WAIT_RESP |                          0100000 |                          0100000
              CLEAR_RESP |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'LITE_WRITE__CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                          0000001 |                          0000001
               READ_ADDR |                          0000010 |                          0000010
              CLEAR_ADDR |                          0000100 |                          0000100
               READ_DATA |                          0001000 |                          0001000
              CLEAR_DATA |                          0010000 |                          0010000
                    WAIT |                          0100000 |                          0100000
                     END |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'LITE_READ_CTRL'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1370.855 ; gain = 229.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input   32 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   8 Input    7 Bit        Muxes := 4     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 7     
	   7 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1370.855 ; gain = 229.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1370.855 ; gain = 229.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1370.855 ; gain = 229.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1381.133 ; gain = 239.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1388.395 ; gain = 247.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1388.395 ; gain = 247.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1388.395 ; gain = 247.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1388.395 ; gain = 247.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1388.395 ; gain = 247.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1388.395 ; gain = 247.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     6|
|2     |LUT3 |     7|
|3     |LUT4 |    18|
|4     |LUT5 |    23|
|5     |LUT6 |    49|
|6     |FDRE |   159|
|7     |FDSE |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1388.395 ; gain = 247.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1388.395 ; gain = 145.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1388.395 ; gain = 247.016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1396.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1411.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1411.160 ; gain = 269.781
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_WRITE_CTRL_0_0_synth_1/design_1_DMA_WRITE_CTRL_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_WRITE_CTRL_0_0_synth_1/design_1_DMA_WRITE_CTRL_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_DMA_WRITE_CTRL_0_0_utilization_synth.rpt -pb design_1_DMA_WRITE_CTRL_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 10 21:38:05 2021...
