Classic Timing Analyzer report for projetoVerilog
Tue Oct 15 21:04:54 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.232 ns                         ; reset                                  ; Controle:controle|estado[3]    ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.615 ns                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] ; AluResult[31]                  ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.005 ns                         ; reset                                  ; Controle:controle|LSControl[1] ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 49.73 MHz ( period = 20.110 ns ) ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] ; Registrador:AluOut|Saida[31]   ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:MDR|Saida[6]               ; LoadSize:LS|LSControlOut[6]    ; clock      ; clock    ; 1150         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                ;            ;          ; 1150         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 49.73 MHz ( period = 20.110 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 6.090 ns                ;
; N/A                                     ; 49.74 MHz ( period = 20.104 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 6.087 ns                ;
; N/A                                     ; 49.91 MHz ( period = 20.036 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.896 ns                ;
; N/A                                     ; 50.07 MHz ( period = 19.972 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 6.010 ns                ;
; N/A                                     ; 50.09 MHz ( period = 19.966 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 6.007 ns                ;
; N/A                                     ; 50.18 MHz ( period = 19.928 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.998 ns                ;
; N/A                                     ; 50.20 MHz ( period = 19.922 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.995 ns                ;
; N/A                                     ; 50.26 MHz ( period = 19.898 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.816 ns                ;
; N/A                                     ; 50.37 MHz ( period = 19.854 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.804 ns                ;
; N/A                                     ; 51.48 MHz ( period = 19.426 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.766 ns                ;
; N/A                                     ; 51.56 MHz ( period = 19.396 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.732 ns                ;
; N/A                                     ; 51.57 MHz ( period = 19.390 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.729 ns                ;
; N/A                                     ; 51.66 MHz ( period = 19.356 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.352 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 5.709 ns                ;
; N/A                                     ; 51.68 MHz ( period = 19.350 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.708 ns                ;
; N/A                                     ; 51.69 MHz ( period = 19.346 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 5.706 ns                ;
; N/A                                     ; 51.70 MHz ( period = 19.344 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.707 ns                ;
; N/A                                     ; 51.75 MHz ( period = 19.322 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.538 ns                ;
; N/A                                     ; 51.85 MHz ( period = 19.288 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.686 ns                ;
; N/A                                     ; 51.86 MHz ( period = 19.282 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.693 ns                ;
; N/A                                     ; 51.96 MHz ( period = 19.244 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.674 ns                ;
; N/A                                     ; 52.02 MHz ( period = 19.224 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.664 ns                ;
; N/A                                     ; 52.07 MHz ( period = 19.206 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 52.07 MHz ( period = 19.206 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.655 ns                ;
; N/A                                     ; 52.19 MHz ( period = 19.162 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.615 ns                ;
; N/A                                     ; 52.24 MHz ( period = 19.144 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.613 ns                ;
; N/A                                     ; 52.36 MHz ( period = 19.100 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.601 ns                ;
; N/A                                     ; 52.39 MHz ( period = 19.086 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.584 ns                ;
; N/A                                     ; 52.44 MHz ( period = 19.068 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.575 ns                ;
; N/A                                     ; 52.52 MHz ( period = 19.042 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.572 ns                ;
; N/A                                     ; 52.57 MHz ( period = 19.024 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.563 ns                ;
; N/A                                     ; 53.14 MHz ( period = 18.818 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.443 ns                ;
; N/A                                     ; 53.15 MHz ( period = 18.814 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 5.440 ns                ;
; N/A                                     ; 53.16 MHz ( period = 18.812 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.440 ns                ;
; N/A                                     ; 53.17 MHz ( period = 18.808 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 5.437 ns                ;
; N/A                                     ; 53.18 MHz ( period = 18.804 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 53.20 MHz ( period = 18.798 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 5.432 ns                ;
; N/A                                     ; 53.35 MHz ( period = 18.744 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.249 ns                ;
; N/A                                     ; 53.44 MHz ( period = 18.712 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.408 ns                ;
; N/A                                     ; 53.51 MHz ( period = 18.688 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.394 ns                ;
; N/A                                     ; 53.52 MHz ( period = 18.684 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 5.392 ns                ;
; N/A                                     ; 53.54 MHz ( period = 18.676 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; 53.56 MHz ( period = 18.670 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.365 ns                ;
; N/A                                     ; 53.57 MHz ( period = 18.668 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 5.363 ns                ;
; N/A                                     ; 53.58 MHz ( period = 18.662 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 5.360 ns                ;
; N/A                                     ; 53.63 MHz ( period = 18.646 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 53.64 MHz ( period = 18.642 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; 53.68 MHz ( period = 18.630 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.349 ns                ;
; N/A                                     ; 53.76 MHz ( period = 18.602 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.174 ns                ;
; N/A                                     ; 53.79 MHz ( period = 18.590 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.328 ns                ;
; N/A                                     ; 53.80 MHz ( period = 18.586 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 5.326 ns                ;
; N/A                                     ; 53.86 MHz ( period = 18.568 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 54.01 MHz ( period = 18.514 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 54.02 MHz ( period = 18.510 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.306 ns                ;
; N/A                                     ; 54.04 MHz ( period = 18.506 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.122 ns                ;
; N/A                                     ; 54.08 MHz ( period = 18.492 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.297 ns                ;
; N/A                                     ; 54.42 MHz ( period = 18.376 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 54.44 MHz ( period = 18.368 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.042 ns                ;
; N/A                                     ; 54.49 MHz ( period = 18.352 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.030 ns                ;
; N/A                                     ; 54.55 MHz ( period = 18.332 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.204 ns                ;
; N/A                                     ; 54.57 MHz ( period = 18.324 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.030 ns                ;
; N/A                                     ; 54.61 MHz ( period = 18.312 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.206 ns                ;
; N/A                                     ; 54.61 MHz ( period = 18.310 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.195 ns                ;
; N/A                                     ; 54.62 MHz ( period = 18.308 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 5.204 ns                ;
; N/A                                     ; 54.64 MHz ( period = 18.300 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 5.186 ns                ;
; N/A                                     ; 54.65 MHz ( period = 18.298 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.180 ns                ;
; N/A                                     ; 54.66 MHz ( period = 18.296 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.179 ns                ;
; N/A                                     ; 54.66 MHz ( period = 18.294 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 54.67 MHz ( period = 18.292 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.177 ns                ;
; N/A                                     ; 54.67 MHz ( period = 18.290 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.176 ns                ;
; N/A                                     ; 54.87 MHz ( period = 18.224 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.986 ns                ;
; N/A                                     ; 54.88 MHz ( period = 18.222 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.985 ns                ;
; N/A                                     ; 54.90 MHz ( period = 18.214 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 4.950 ns                ;
; N/A                                     ; 55.03 MHz ( period = 18.172 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.115 ns                ;
; N/A                                     ; 55.04 MHz ( period = 18.170 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 4.938 ns                ;
; N/A                                     ; 55.11 MHz ( period = 18.146 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 5.123 ns                ;
; N/A                                     ; 55.14 MHz ( period = 18.136 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 5.118 ns                ;
; N/A                                     ; 55.15 MHz ( period = 18.134 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.119 ns                ;
; N/A                                     ; 55.16 MHz ( period = 18.128 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.103 ns                ;
; N/A                                     ; 55.24 MHz ( period = 18.104 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.928 ns                ;
; N/A                                     ; 55.27 MHz ( period = 18.094 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.923 ns                ;
; N/A                                     ; 55.40 MHz ( period = 18.052 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.060 ns                ;
; N/A                                     ; 55.41 MHz ( period = 18.048 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 5.057 ns                ;
; N/A                                     ; 55.44 MHz ( period = 18.038 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 55.44 MHz ( period = 18.036 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 55.46 MHz ( period = 18.032 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 5.067 ns                ;
; N/A                                     ; 55.56 MHz ( period = 18.000 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 5.046 ns                ;
; N/A                                     ; 55.58 MHz ( period = 17.992 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.044 ns                ;
; N/A                                     ; 55.59 MHz ( period = 17.990 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.046 ns                ;
; N/A                                     ; 55.69 MHz ( period = 17.958 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 4.851 ns                ;
; N/A                                     ; 55.77 MHz ( period = 17.932 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.017 ns                ;
; N/A                                     ; 55.82 MHz ( period = 17.914 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.008 ns                ;
; N/A                                     ; 55.83 MHz ( period = 17.910 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.985 ns                ;
; N/A                                     ; 55.85 MHz ( period = 17.904 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 4.832 ns                ;
; N/A                                     ; 55.86 MHz ( period = 17.902 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 4.980 ns                ;
; N/A                                     ; 56.03 MHz ( period = 17.848 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.971 ns                ;
; N/A                                     ; 56.07 MHz ( period = 17.834 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.967 ns                ;
; N/A                                     ; 56.09 MHz ( period = 17.830 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.965 ns                ;
; N/A                                     ; 56.18 MHz ( period = 17.800 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.938 ns                ;
; N/A                                     ; 56.21 MHz ( period = 17.792 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.764 ns                ;
; N/A                                     ; 56.21 MHz ( period = 17.790 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.942 ns                ;
; N/A                                     ; 56.27 MHz ( period = 17.772 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.933 ns                ;
; N/A                                     ; 56.27 MHz ( period = 17.770 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.935 ns                ;
; N/A                                     ; 56.29 MHz ( period = 17.766 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 4.752 ns                ;
; N/A                                     ; 56.31 MHz ( period = 17.760 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.930 ns                ;
; N/A                                     ; 56.43 MHz ( period = 17.722 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 4.740 ns                ;
; N/A                                     ; 56.52 MHz ( period = 17.694 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 56.53 MHz ( period = 17.690 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.882 ns                ;
; N/A                                     ; 56.70 MHz ( period = 17.638 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.672 ns                ;
; N/A                                     ; 56.72 MHz ( period = 17.632 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 4.869 ns                ;
; N/A                                     ; 56.74 MHz ( period = 17.624 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 56.77 MHz ( period = 17.614 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; 56.78 MHz ( period = 17.612 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 56.82 MHz ( period = 17.598 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; 56.83 MHz ( period = 17.596 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 56.85 MHz ( period = 17.590 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 4.674 ns                ;
; N/A                                     ; 57.03 MHz ( period = 17.534 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; 57.04 MHz ( period = 17.532 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.797 ns                ;
; N/A                                     ; 57.05 MHz ( period = 17.530 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.796 ns                ;
; N/A                                     ; 57.05 MHz ( period = 17.528 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 4.815 ns                ;
; N/A                                     ; 57.16 MHz ( period = 17.494 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 57.20 MHz ( period = 17.484 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 4.799 ns                ;
; N/A                                     ; 57.20 MHz ( period = 17.484 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 57.24 MHz ( period = 17.470 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.783 ns                ;
; N/A                                     ; 57.25 MHz ( period = 17.468 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.782 ns                ;
; N/A                                     ; 57.27 MHz ( period = 17.460 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 4.583 ns                ;
; N/A                                     ; 57.41 MHz ( period = 17.420 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 4.588 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 4.571 ns                ;
; N/A                                     ; 57.43 MHz ( period = 17.412 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.754 ns                ;
; N/A                                     ; 57.44 MHz ( period = 17.410 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.753 ns                ;
; N/A                                     ; 57.49 MHz ( period = 17.394 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.745 ns                ;
; N/A                                     ; 57.50 MHz ( period = 17.392 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.744 ns                ;
; N/A                                     ; 57.50 MHz ( period = 17.390 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 4.735 ns                ;
; N/A                                     ; 57.64 MHz ( period = 17.348 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 57.64 MHz ( period = 17.348 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.712 ns                ;
; N/A                                     ; 57.65 MHz ( period = 17.346 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 57.65 MHz ( period = 17.346 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 57.66 MHz ( period = 17.344 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 57.80 MHz ( period = 17.302 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 57.83 MHz ( period = 17.292 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; 57.83 MHz ( period = 17.292 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.513 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.288 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.511 ns                ;
; N/A                                     ; 57.86 MHz ( period = 17.282 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 4.508 ns                ;
; N/A                                     ; 57.86 MHz ( period = 17.282 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.691 ns                ;
; N/A                                     ; 57.88 MHz ( period = 17.276 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 4.669 ns                ;
; N/A                                     ; 57.90 MHz ( period = 17.270 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 4.668 ns                ;
; N/A                                     ; 57.90 MHz ( period = 17.270 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 4.666 ns                ;
; N/A                                     ; 57.92 MHz ( period = 17.264 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 4.665 ns                ;
; N/A                                     ; 57.94 MHz ( period = 17.258 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 57.95 MHz ( period = 17.256 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 4.681 ns                ;
; N/A                                     ; 57.96 MHz ( period = 17.252 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 4.661 ns                ;
; N/A                                     ; 58.01 MHz ( period = 17.238 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 4.496 ns                ;
; N/A                                     ; 58.07 MHz ( period = 17.222 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.649 ns                ;
; N/A                                     ; 58.09 MHz ( period = 17.214 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.475 ns                ;
; N/A                                     ; 58.17 MHz ( period = 17.190 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.474 ns                ;
; N/A                                     ; 58.30 MHz ( period = 17.152 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.613 ns                ;
; N/A                                     ; 58.32 MHz ( period = 17.146 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 4.619 ns                ;
; N/A                                     ; 58.34 MHz ( period = 17.142 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 58.35 MHz ( period = 17.138 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.421 ns                ;
; N/A                                     ; 58.36 MHz ( period = 17.134 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.419 ns                ;
; N/A                                     ; 58.55 MHz ( period = 17.080 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.574 ns                ;
; N/A                                     ; 58.58 MHz ( period = 17.072 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.400 ns                ;
; N/A                                     ; 58.62 MHz ( period = 17.060 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.383 ns                ;
; N/A                                     ; 58.70 MHz ( period = 17.036 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 4.564 ns                ;
; N/A                                     ; 58.72 MHz ( period = 17.030 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 4.561 ns                ;
; N/A                                     ; 58.76 MHz ( period = 17.018 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.548 ns                ;
; N/A                                     ; 58.80 MHz ( period = 17.006 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 4.536 ns                ;
; N/A                                     ; 58.89 MHz ( period = 16.980 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 59.11 MHz ( period = 16.918 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.308 ns                ;
; N/A                                     ; 59.23 MHz ( period = 16.884 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; 59.26 MHz ( period = 16.876 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.473 ns                ;
; N/A                                     ; 59.47 MHz ( period = 16.814 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.457 ns                ;
; N/A                                     ; 59.50 MHz ( period = 16.806 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; 59.50 MHz ( period = 16.806 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 4.436 ns                ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 4.433 ns                ;
; N/A                                     ; 59.54 MHz ( period = 16.796 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.436 ns                ;
; N/A                                     ; 59.60 MHz ( period = 16.778 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 59.63 MHz ( period = 16.770 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; 59.63 MHz ( period = 16.770 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.440 ns                ;
; N/A                                     ; 59.64 MHz ( period = 16.766 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.438 ns                ;
; N/A                                     ; 59.70 MHz ( period = 16.750 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.242 ns                ;
; N/A                                     ; 59.74 MHz ( period = 16.740 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.237 ns                ;
; N/A                                     ; 59.86 MHz ( period = 16.706 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.230 ns                ;
; N/A                                     ; 59.87 MHz ( period = 16.702 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; 59.88 MHz ( period = 16.700 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.385 ns                ;
; N/A                                     ; 59.90 MHz ( period = 16.694 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.212 ns                ;
; N/A                                     ; 59.91 MHz ( period = 16.692 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; 59.95 MHz ( period = 16.680 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 4.370 ns                ;
; N/A                                     ; 59.97 MHz ( period = 16.674 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 4.367 ns                ;
; N/A                                     ; 60.02 MHz ( period = 16.660 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 4.364 ns                ;
; N/A                                     ; 60.10 MHz ( period = 16.638 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 4.359 ns                ;
; N/A                                     ; 60.20 MHz ( period = 16.612 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 60.21 MHz ( period = 16.608 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 4.352 ns                ;
; N/A                                     ; 60.23 MHz ( period = 16.604 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 4.165 ns                ;
; N/A                                     ; 60.23 MHz ( period = 16.602 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; 60.26 MHz ( period = 16.596 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; 60.28 MHz ( period = 16.590 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; 60.29 MHz ( period = 16.586 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.145 ns                ;
; N/A                                     ; 60.44 MHz ( period = 16.544 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 4.146 ns                ;
; N/A                                     ; 60.46 MHz ( period = 16.540 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.120 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                           ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                                                                                       ; LoadSize:LS|LSControlOut[6]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                                                                                       ; LoadSize:LS|LSControlOut[1]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                                                                                       ; LoadSize:LS|LSControlOut[7]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                                                                                       ; LoadSize:LS|LSControlOut[4]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                                                                                       ; LoadSize:LS|LSControlOut[5]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[0]                                                                                       ; LoadSize:LS|LSControlOut[0]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                                                                                       ; LoadSize:LS|LSControlOut[3]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                                                                                       ; LoadSize:LS|LSControlOut[2]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                                                                                      ; LoadSize:LS|LSControlOut[24]               ; clock      ; clock    ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                                                                                      ; LoadSize:LS|LSControlOut[25]               ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                                                                                      ; LoadSize:LS|LSControlOut[21]               ; clock      ; clock    ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                                                                                      ; LoadSize:LS|LSControlOut[20]               ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                                                                                      ; LoadSize:LS|LSControlOut[28]               ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                                                                                      ; LoadSize:LS|LSControlOut[27]               ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                                                                                      ; LoadSize:LS|LSControlOut[26]               ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                                                                                      ; LoadSize:LS|LSControlOut[15]               ; clock      ; clock    ; None                       ; None                       ; 0.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                                                                                      ; LoadSize:LS|LSControlOut[18]               ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                                                                                       ; LoadSize:LS|LSControlOut[9]                ; clock      ; clock    ; None                       ; None                       ; 0.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                                                                                      ; LoadSize:LS|LSControlOut[22]               ; clock      ; clock    ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                                                                                      ; LoadSize:LS|LSControlOut[30]               ; clock      ; clock    ; None                       ; None                       ; 0.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[0]                                                                                    ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 0.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[14]                                                                   ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 0.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[2]                                                                                    ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                                                                                      ; LoadSize:LS|LSControlOut[16]               ; clock      ; clock    ; None                       ; None                       ; 0.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                                                                                       ; LoadSize:LS|LSControlOut[8]                ; clock      ; clock    ; None                       ; None                       ; 0.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                                                                                      ; LoadSize:LS|LSControlOut[23]               ; clock      ; clock    ; None                       ; None                       ; 0.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[24]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[24] ; clock      ; clock    ; None                       ; None                       ; 0.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                                                                                      ; LoadSize:LS|LSControlOut[19]               ; clock      ; clock    ; None                       ; None                       ; 0.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                                                                                      ; LoadSize:LS|LSControlOut[17]               ; clock      ; clock    ; None                       ; None                       ; 0.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                                                                                      ; LoadSize:LS|LSControlOut[10]               ; clock      ; clock    ; None                       ; None                       ; 1.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[10]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[10] ; clock      ; clock    ; None                       ; None                       ; 0.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[9]                                                                                    ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]  ; clock      ; clock    ; None                       ; None                       ; 0.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                                                                                      ; LoadSize:LS|LSControlOut[14]               ; clock      ; clock    ; None                       ; None                       ; 1.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[11]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11] ; clock      ; clock    ; None                       ; None                       ; 0.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[13]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] ; clock      ; clock    ; None                       ; None                       ; 0.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[8]                                                                                    ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[8]  ; clock      ; clock    ; None                       ; None                       ; 0.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                                                                                      ; LoadSize:LS|LSControlOut[31]               ; clock      ; clock    ; None                       ; None                       ; 1.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[6]                                                                    ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[3]                                                                                    ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|PCSource[0]                                                                                  ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[2]                                                                                    ; MuxIorD:MuxIorD|MuxIorDOut[2]              ; clock      ; clock    ; None                       ; None                       ; 1.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[12]                                                                   ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[6]                                                                                    ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[15]                                                                   ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[9]                                                                                    ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[6]                                                                                    ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[14]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[12]                                                                   ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[24]                                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[12]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                                                                                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[18]                                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                                                                                      ; LoadSize:LS|LSControlOut[29]               ; clock      ; clock    ; None                       ; None                       ; 1.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[29]                                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[3]                                                                                    ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[15]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[15]                                                                   ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[0]                                                                                    ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[9]                                                                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[11]                                                                   ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[8]                                                                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[10]                                                                   ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[27]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluOp[2]                                                                                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[12]                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                                                                                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[7]                                                                    ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[11]                                                                                      ; LoadSize:LS|LSControlOut[11]               ; clock      ; clock    ; None                       ; None                       ; 1.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[2]                                                                                    ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                                                                                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                                                                                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[7]                                                                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|LSControl[1]                                                                                 ; LoadSize:LS|LSControlOut[15]               ; clock      ; clock    ; None                       ; None                       ; 1.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                                                                                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|PCSource[0]                                                                                  ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                                                                                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|LSControl[1]                                                                                 ; LoadSize:LS|LSControlOut[24]               ; clock      ; clock    ; None                       ; None                       ; 1.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[6]                                                                    ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[11]                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluOp[1]                                                                                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[16]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[10]                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[4]                                                                                    ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                                                                                         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                                                                                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluOp[2]                                                                                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[11]                                                                   ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                                                                                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[10]                                                                   ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[8]                                                                                    ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[27]                                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                                                                                      ; LoadSize:LS|LSControlOut[12]               ; clock      ; clock    ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                                                                                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                                                                                      ; LoadSize:LS|LSControlOut[13]               ; clock      ; clock    ; None                       ; None                       ; 1.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[1]                                                                                    ; MuxIorD:MuxIorD|MuxIorDOut[1]              ; clock      ; clock    ; None                       ; None                       ; 1.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                                                                                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[0]                                                                    ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                                                                                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[12]                                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[7]                                                                                    ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[23]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[14]                                                                   ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[18]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[28]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[7]                                                                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr20_16[0]                                                                   ; MuxRegDst:MuxRegDst|MuxRegDstOut[0]        ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[1]                                                                                    ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[0]                                                                                    ; MuxIorD:MuxIorD|MuxIorDOut[0]              ; clock      ; clock    ; None                       ; None                       ; 1.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|LSControl[1]                                                                                 ; LoadSize:LS|LSControlOut[17]               ; clock      ; clock    ; None                       ; None                       ; 1.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[6]                                                                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[21]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[2]                                                                                   ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[6]                                                                                    ; MuxIorD:MuxIorD|MuxIorDOut[6]              ; clock      ; clock    ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[26]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[5]                                                                                    ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                                                                                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                                                                                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[25]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluOp[1]                                                                                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                                                                                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[15]                                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                                                                                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[8]                                                                                    ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[31]                                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[7]                                                                                    ; MuxIorD:MuxIorD|MuxIorDOut[7]              ; clock      ; clock    ; None                       ; None                       ; 1.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[3]                                                                                    ; MuxIorD:MuxIorD|MuxIorDOut[3]              ; clock      ; clock    ; None                       ; None                       ; 1.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|LSControl[0]                                                                                 ; LoadSize:LS|LSControlOut[27]               ; clock      ; clock    ; None                       ; None                       ; 1.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[11]                                                                                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                                                                                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                                                                                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[30]                                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[12]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                                                                                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]                                                                                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[5]                                                                                    ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[12]                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[23]                                                                                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|PCSource[1]                                                                                  ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]                                                                                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|IorD[0]                                                                                      ; MuxIorD:MuxIorD|MuxIorDOut[1]              ; clock      ; clock    ; None                       ; None                       ; 1.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                                                                                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|LSControl[1]                                                                                 ; LoadSize:LS|LSControlOut[20]               ; clock      ; clock    ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                                                                                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|PCSource[1]                                                                                  ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                                                                                         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                                                                                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[6]                                                                                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[15]                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[7]                                                                    ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                                                                                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                                                                                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[9]                                                                    ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                                                                                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]                                                                                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr25_21[0]                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[6]                                                                                    ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                                                                                        ; MuxIorD:MuxIorD|MuxIorDOut[2]              ; clock      ; clock    ; None                       ; None                       ; 1.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                                                                                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                                                                                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[22]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                                                                                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 2.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[6]                                                                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[15]                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[10]                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                                                                                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[19]                                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                                                                                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                                                                                         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                                                                                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                                                                                   ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                                                                                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 2.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                                                                                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                                                                                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[14]                                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                                                                                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[11]                                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                                                                                   ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 2.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                                                                                        ; MuxIorD:MuxIorD|MuxIorDOut[4]              ; clock      ; clock    ; None                       ; None                       ; 1.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                                                                                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|LSControl[1]                                                                                 ; LoadSize:LS|LSControlOut[28]               ; clock      ; clock    ; None                       ; None                       ; 1.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcA[1]                                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[11]                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[13]                                                                   ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 2.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                                                                                        ; MuxIorD:MuxIorD|MuxIorDOut[0]              ; clock      ; clock    ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:memoria|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2] ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 2.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                                                                                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]                                                                                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[13]                                                                                   ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]                                                                                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[22]                                                                                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[0]                                                                                    ; MuxRegDst:MuxRegDst|MuxRegDstOut[2]        ; clock      ; clock    ; None                       ; None                       ; 1.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                                                                                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[28]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[28] ; clock      ; clock    ; None                       ; None                       ; 2.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                                                                                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[1]                                                                                    ; MuxRegDst:MuxRegDst|MuxRegDstOut[1]        ; clock      ; clock    ; None                       ; None                       ; 1.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[17]                                                                                   ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[12]                                                                                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[8]                                                                                         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 2.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|IorD[1]                                                                                      ; MuxIorD:MuxIorD|MuxIorDOut[2]              ; clock      ; clock    ; None                       ; None                       ; 1.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[0]                                                                                    ; MuxRegDst:MuxRegDst|MuxRegDstOut[3]        ; clock      ; clock    ; None                       ; None                       ; 1.038 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                            ;                                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+-------+---------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                              ; To Clock ;
+-------+--------------+------------+-------+---------------------------------+----------+
; N/A   ; None         ; 3.232 ns   ; reset ; Controle:controle|estado[3]     ; clock    ;
; N/A   ; None         ; 3.221 ns   ; reset ; Controle:controle|estado[2]     ; clock    ;
; N/A   ; None         ; 3.221 ns   ; reset ; Controle:controle|estado[6]     ; clock    ;
; N/A   ; None         ; 3.221 ns   ; reset ; Controle:controle|PCWrite       ; clock    ;
; N/A   ; None         ; 3.168 ns   ; reset ; Controle:controle|AluSrcB[0]    ; clock    ;
; N/A   ; None         ; 3.100 ns   ; reset ; Controle:controle|AluOp[2]      ; clock    ;
; N/A   ; None         ; 3.100 ns   ; reset ; Controle:controle|AluOp[1]      ; clock    ;
; N/A   ; None         ; 3.100 ns   ; reset ; Controle:controle|AluSrcA[1]    ; clock    ;
; N/A   ; None         ; 3.100 ns   ; reset ; Controle:controle|ShiftCtrl[0]  ; clock    ;
; N/A   ; None         ; 3.100 ns   ; reset ; Controle:controle|ShiftAmt      ; clock    ;
; N/A   ; None         ; 3.100 ns   ; reset ; Controle:controle|ShiftSrc      ; clock    ;
; N/A   ; None         ; 3.087 ns   ; reset ; Controle:controle|PCSource[0]   ; clock    ;
; N/A   ; None         ; 3.087 ns   ; reset ; Controle:controle|ShiftCtrl[1]  ; clock    ;
; N/A   ; None         ; 3.087 ns   ; reset ; Controle:controle|ShiftCtrl[2]  ; clock    ;
; N/A   ; None         ; 2.818 ns   ; reset ; Controle:controle|PCSource[2]   ; clock    ;
; N/A   ; None         ; 2.818 ns   ; reset ; Controle:controle|MemToReg[2]   ; clock    ;
; N/A   ; None         ; 2.818 ns   ; reset ; Controle:controle|MemToReg[0]   ; clock    ;
; N/A   ; None         ; 2.527 ns   ; reset ; Controle:controle|PCSource[1]   ; clock    ;
; N/A   ; None         ; 2.527 ns   ; reset ; Controle:controle|LSControl[0]  ; clock    ;
; N/A   ; None         ; 2.166 ns   ; reset ; Controle:controle|AluOp[0]      ; clock    ;
; N/A   ; None         ; 2.166 ns   ; reset ; Controle:controle|AluOutControl ; clock    ;
; N/A   ; None         ; 1.916 ns   ; reset ; Controle:controle|IRWrite       ; clock    ;
; N/A   ; None         ; 1.916 ns   ; reset ; Controle:controle|AluSrcA[0]    ; clock    ;
; N/A   ; None         ; 1.916 ns   ; reset ; Controle:controle|MDRCtrl       ; clock    ;
; N/A   ; None         ; 1.902 ns   ; reset ; Controle:controle|MemToReg[1]   ; clock    ;
; N/A   ; None         ; 1.902 ns   ; reset ; Controle:controle|RegDst[0]     ; clock    ;
; N/A   ; None         ; 1.892 ns   ; reset ; Controle:controle|RegWrite      ; clock    ;
; N/A   ; None         ; 1.825 ns   ; reset ; Controle:controle|estado[1]     ; clock    ;
; N/A   ; None         ; 1.825 ns   ; reset ; Controle:controle|estado[4]     ; clock    ;
; N/A   ; None         ; 1.717 ns   ; reset ; Controle:controle|RegDst[1]     ; clock    ;
; N/A   ; None         ; 1.607 ns   ; reset ; Controle:controle|RegDst[2]     ; clock    ;
; N/A   ; None         ; 1.607 ns   ; reset ; Controle:controle|LSControl[1]  ; clock    ;
; N/A   ; None         ; 1.415 ns   ; reset ; Controle:controle|AluSrcB[2]    ; clock    ;
; N/A   ; None         ; 1.415 ns   ; reset ; Controle:controle|IorD[1]       ; clock    ;
; N/A   ; None         ; 1.415 ns   ; reset ; Controle:controle|IorD[0]       ; clock    ;
; N/A   ; None         ; 1.415 ns   ; reset ; Controle:controle|IorD[2]       ; clock    ;
; N/A   ; None         ; 1.415 ns   ; reset ; Controle:controle|AluSrcB[1]    ; clock    ;
; N/A   ; None         ; 1.415 ns   ; reset ; Controle:controle|MemToReg[3]   ; clock    ;
; N/A   ; None         ; 1.015 ns   ; reset ; Controle:controle|estado[0]     ; clock    ;
+-------+--------------+------------+-------+---------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                  ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 16.615 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.612 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.578 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.273 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.254 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.251 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.232 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.217 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.201 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.172 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.163 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.032 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 16.029 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.912 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.871 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.840 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.824 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 15.821 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 15.817 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.813 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.811 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.802 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.736 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.715 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.698 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.677 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.649 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.605 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.602 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.568 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.512 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.510 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.490 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 15.469 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 15.456 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.452 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.441 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 15.375 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.372 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.359 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.359 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.356 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.354 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.324 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.302 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.302 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 15.271 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.270 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.263 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.256 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.253 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.231 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.228 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.222 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.201 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.194 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.191 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.188 ns  ; Registrador:A|Saida[1]                                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.164 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 15.162 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.153 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.151 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.123 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.120 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.086 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.071 ns  ; Memoria:memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 15.054 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.053 ns  ; Registrador:PC|Saida[1]                                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.051 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.028 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.025 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.004 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.000 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                               ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.998 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]                                                               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.997 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.994 ns  ; Registrador:B|Saida[1]                                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.994 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.993 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.976 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.963 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.960 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.957 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 14.954 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 14.941 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]                                                               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.923 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                               ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.922 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.909 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]                                                               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.901 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.889 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.873 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.848 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.837 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.834 ns  ; Controle:controle|AluOp[0]                                                                            ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.827 ns  ; Registrador:A|Saida[1]                                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.820 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.817 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.809 ns  ; Controle:controle|AluSrcA[1]                                                                          ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.807 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.803 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.792 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[18]                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.792 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                               ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.788 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.781 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.779 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.752 ns  ; Controle:controle|AluSrcA[0]                                                                          ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.740 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.739 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]                                                               ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.734 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.726 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.723 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.720 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.720 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.715 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                               ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.710 ns  ; Memoria:memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.709 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.705 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.699 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.699 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.699 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.696 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.694 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17]                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.693 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.692 ns  ; Registrador:PC|Saida[1]                                                                               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.690 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.686 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.680 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.671 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.671 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.662 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.655 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.633 ns  ; Registrador:B|Saida[1]                                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.623 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 14.614 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.605 ns  ; Registrador:A|Saida[1]                                                                                ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.598 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.596 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.591 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 14.583 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.579 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[11] ; clock      ;
; N/A                                     ; None                                                ; 14.576 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[11] ; clock      ;
; N/A                                     ; None                                                ; 14.574 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 14.560 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                               ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.557 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.554 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.554 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.545 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.532 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.531 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]                                                               ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.528 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.511 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                               ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.502 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.495 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.488 ns  ; Memoria:memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1] ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.473 ns  ; Controle:controle|AluOp[0]                                                                            ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.470 ns  ; Registrador:PC|Saida[1]                                                                               ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.457 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]                                                               ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.448 ns  ; Controle:controle|AluSrcA[1]                                                                          ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.445 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[22]                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.435 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 14.433 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.431 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[18]                                                               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.429 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.425 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.411 ns  ; Registrador:B|Saida[1]                                                                                ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.397 ns  ; Registrador:A|Saida[1]                                                                                ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.394 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.392 ns  ; Registrador:PC|Saida[2]                                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.391 ns  ; Controle:controle|AluSrcA[0]                                                                          ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.381 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.373 ns  ; Registrador:A|Saida[0]                                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.362 ns  ; Controle:controle|AluOp[1]                                                                            ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.359 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.357 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.355 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.352 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.352 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                               ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.349 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]                                                               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.347 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.344 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.340 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.333 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17]                                                               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.331 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.327 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                               ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.327 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.325 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.323 ns  ; Memoria:memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.321 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                               ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.320 ns  ; Memoria:memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.316 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.314 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.310 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.309 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.303 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                               ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.293 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.292 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]                                                               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.288 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[14] ; clock      ;
; N/A                                     ; None                                                ; 14.286 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 14.285 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.285 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[14] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                       ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+-------+---------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                              ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------------+----------+
; N/A           ; None        ; 0.005 ns  ; reset ; Controle:controle|RegDst[2]     ; clock    ;
; N/A           ; None        ; 0.005 ns  ; reset ; Controle:controle|LSControl[1]  ; clock    ;
; N/A           ; None        ; -0.074 ns ; reset ; Controle:controle|estado[1]     ; clock    ;
; N/A           ; None        ; -0.074 ns ; reset ; Controle:controle|estado[4]     ; clock    ;
; N/A           ; None        ; -0.074 ns ; reset ; Controle:controle|AluOp[0]      ; clock    ;
; N/A           ; None        ; -0.074 ns ; reset ; Controle:controle|AluOutControl ; clock    ;
; N/A           ; None        ; -0.217 ns ; reset ; Controle:controle|MemToReg[1]   ; clock    ;
; N/A           ; None        ; -0.217 ns ; reset ; Controle:controle|RegDst[1]     ; clock    ;
; N/A           ; None        ; -0.217 ns ; reset ; Controle:controle|RegDst[0]     ; clock    ;
; N/A           ; None        ; -0.281 ns ; reset ; Controle:controle|AluSrcB[2]    ; clock    ;
; N/A           ; None        ; -0.281 ns ; reset ; Controle:controle|IorD[1]       ; clock    ;
; N/A           ; None        ; -0.281 ns ; reset ; Controle:controle|IorD[0]       ; clock    ;
; N/A           ; None        ; -0.281 ns ; reset ; Controle:controle|IorD[2]       ; clock    ;
; N/A           ; None        ; -0.281 ns ; reset ; Controle:controle|AluSrcB[1]    ; clock    ;
; N/A           ; None        ; -0.281 ns ; reset ; Controle:controle|MemToReg[3]   ; clock    ;
; N/A           ; None        ; -0.304 ns ; reset ; Controle:controle|IRWrite       ; clock    ;
; N/A           ; None        ; -0.304 ns ; reset ; Controle:controle|AluSrcA[0]    ; clock    ;
; N/A           ; None        ; -0.304 ns ; reset ; Controle:controle|MDRCtrl       ; clock    ;
; N/A           ; None        ; -0.388 ns ; reset ; Controle:controle|estado[0]     ; clock    ;
; N/A           ; None        ; -0.392 ns ; reset ; Controle:controle|RegWrite      ; clock    ;
; N/A           ; None        ; -1.226 ns ; reset ; Controle:controle|PCSource[1]   ; clock    ;
; N/A           ; None        ; -1.226 ns ; reset ; Controle:controle|LSControl[0]  ; clock    ;
; N/A           ; None        ; -1.832 ns ; reset ; Controle:controle|estado[3]     ; clock    ;
; N/A           ; None        ; -1.880 ns ; reset ; Controle:controle|PCSource[2]   ; clock    ;
; N/A           ; None        ; -1.880 ns ; reset ; Controle:controle|MemToReg[2]   ; clock    ;
; N/A           ; None        ; -1.880 ns ; reset ; Controle:controle|MemToReg[0]   ; clock    ;
; N/A           ; None        ; -1.940 ns ; reset ; Controle:controle|AluOp[2]      ; clock    ;
; N/A           ; None        ; -1.940 ns ; reset ; Controle:controle|AluOp[1]      ; clock    ;
; N/A           ; None        ; -1.940 ns ; reset ; Controle:controle|AluSrcA[1]    ; clock    ;
; N/A           ; None        ; -1.940 ns ; reset ; Controle:controle|ShiftCtrl[0]  ; clock    ;
; N/A           ; None        ; -1.940 ns ; reset ; Controle:controle|ShiftAmt      ; clock    ;
; N/A           ; None        ; -1.940 ns ; reset ; Controle:controle|ShiftSrc      ; clock    ;
; N/A           ; None        ; -1.971 ns ; reset ; Controle:controle|AluSrcB[0]    ; clock    ;
; N/A           ; None        ; -2.149 ns ; reset ; Controle:controle|PCSource[0]   ; clock    ;
; N/A           ; None        ; -2.149 ns ; reset ; Controle:controle|ShiftCtrl[1]  ; clock    ;
; N/A           ; None        ; -2.149 ns ; reset ; Controle:controle|ShiftCtrl[2]  ; clock    ;
; N/A           ; None        ; -2.982 ns ; reset ; Controle:controle|estado[2]     ; clock    ;
; N/A           ; None        ; -2.982 ns ; reset ; Controle:controle|estado[6]     ; clock    ;
; N/A           ; None        ; -2.982 ns ; reset ; Controle:controle|PCWrite       ; clock    ;
+---------------+-------------+-----------+-------+---------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Oct 15 21:04:54 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[0]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[1]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[2]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[3]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[4]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[5]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[6]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[7]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[1]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[24]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[2]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[3]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[4]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[5]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[6]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[7]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[25]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[26]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[27]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[28]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[29]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[30]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[31]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[3]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[4]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[0]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[1]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[2]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[0]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[3]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[4]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[6]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[0]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[1]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[2]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[3]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[4]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[5]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[6]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[7]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[1]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[2]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[5]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[7]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[24]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[25]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[26]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[27]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[28]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[29]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[30]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[31]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[16]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[17]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[18]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[19]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[20]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[21]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[22]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[23]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[24]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[25]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[26]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[27]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[28]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[29]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[30]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[31]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[26]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[28]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[30]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[21]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[23]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[22]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[20]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[16]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[17]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[18]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[19]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[20]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[21]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[22]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[23]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[25]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[27]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[29]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[31]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[21]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[23]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[18]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[19]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[20]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[17]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[19]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[18]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[16]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[14]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[13]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[15]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[12]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[13]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[14]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[15]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[8]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[9]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[11]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[10]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[12]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[8]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[9]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[10]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[11]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[14]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[15]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[12]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[8]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[10]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Controle:controle|LSControl[1]" as buffer
    Info: Detected ripple clock "Controle:controle|LSControl[0]" as buffer
    Info: Detected gated clock "LoadSize:LS|Mux24~0" as buffer
    Info: Detected gated clock "MuxRegDst:MuxRegDst|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:controle|RegDst[0]" as buffer
    Info: Detected ripple clock "Controle:controle|RegDst[2]" as buffer
    Info: Detected ripple clock "Controle:controle|RegDst[1]" as buffer
    Info: Detected ripple clock "Controle:controle|MemToReg[0]" as buffer
    Info: Detected ripple clock "Controle:controle|MemToReg[2]" as buffer
    Info: Detected ripple clock "Controle:controle|MemToReg[3]" as buffer
    Info: Detected ripple clock "Controle:controle|MemToReg[1]" as buffer
    Info: Detected gated clock "MuxMemToReg:MuxMemToReg|Mux32~0" as buffer
    Info: Detected gated clock "MuxPCSource:MuxPCSource|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:controle|PCSource[2]" as buffer
    Info: Detected ripple clock "Controle:controle|PCSource[1]" as buffer
    Info: Detected gated clock "MuxAluSrcB:MuxAluSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:controle|AluSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:controle|AluSrcB[0]" as buffer
    Info: Detected gated clock "MuxIorD:MuxIorD|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:controle|IorD[2]" as buffer
    Info: Detected ripple clock "Controle:controle|IorD[0]" as buffer
    Info: Detected ripple clock "Controle:controle|IorD[1]" as buffer
    Info: Detected ripple clock "Controle:controle|AluSrcB[2]" as buffer
Info: Clock "clock" has Internal fmax of 49.73 MHz between source register "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]" and destination register "Registrador:AluOut|Saida[31]" (period= 20.11 ns)
    Info: + Longest register to register delay is 6.090 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y15_N16; Fanout = 3; REG Node = 'MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]'
        Info: 2: + IC(0.215 ns) + CELL(0.053 ns) = 0.268 ns; Loc. = LCCOMB_X27_Y15_N20; Fanout = 4; COMB Node = 'Ula32:Alu|Mux62~0'
        Info: 3: + IC(0.241 ns) + CELL(0.053 ns) = 0.562 ns; Loc. = LCCOMB_X27_Y15_N12; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[1]~36'
        Info: 4: + IC(0.248 ns) + CELL(0.272 ns) = 1.082 ns; Loc. = LCCOMB_X27_Y15_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[2]~65'
        Info: 5: + IC(0.265 ns) + CELL(0.228 ns) = 1.575 ns; Loc. = LCCOMB_X27_Y15_N18; Fanout = 8; COMB Node = 'Ula32:Alu|carry_temp[4]~5'
        Info: 6: + IC(0.235 ns) + CELL(0.225 ns) = 2.035 ns; Loc. = LCCOMB_X27_Y15_N8; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[8]~11'
        Info: 7: + IC(0.366 ns) + CELL(0.346 ns) = 2.747 ns; Loc. = LCCOMB_X26_Y15_N10; Fanout = 7; COMB Node = 'Ula32:Alu|carry_temp[12]~17'
        Info: 8: + IC(0.268 ns) + CELL(0.346 ns) = 3.361 ns; Loc. = LCCOMB_X26_Y15_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[16]~23'
        Info: 9: + IC(0.626 ns) + CELL(0.053 ns) = 4.040 ns; Loc. = LCCOMB_X26_Y17_N6; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[20]~29'
        Info: 10: + IC(0.213 ns) + CELL(0.154 ns) = 4.407 ns; Loc. = LCCOMB_X26_Y17_N30; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[23]~32DUPLICATE'
        Info: 11: + IC(0.217 ns) + CELL(0.053 ns) = 4.677 ns; Loc. = LCCOMB_X26_Y17_N18; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[25]~33'
        Info: 12: + IC(0.265 ns) + CELL(0.346 ns) = 5.288 ns; Loc. = LCCOMB_X26_Y17_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[27]~34'
        Info: 13: + IC(0.231 ns) + CELL(0.053 ns) = 5.572 ns; Loc. = LCCOMB_X26_Y17_N26; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[29]~35'
        Info: 14: + IC(0.310 ns) + CELL(0.053 ns) = 5.935 ns; Loc. = LCCOMB_X27_Y17_N16; Fanout = 3; COMB Node = 'Ula32:Alu|Mux0~1'
        Info: 15: + IC(0.000 ns) + CELL(0.155 ns) = 6.090 ns; Loc. = LCFF_X27_Y17_N17; Fanout = 2; REG Node = 'Registrador:AluOut|Saida[31]'
        Info: Total cell delay = 2.390 ns ( 39.24 % )
        Info: Total interconnect delay = 3.700 ns ( 60.76 % )
    Info: - Smallest clock skew is -3.875 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.478 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1398; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X27_Y17_N17; Fanout = 2; REG Node = 'Registrador:AluOut|Saida[31]'
            Info: Total cell delay = 1.472 ns ( 59.40 % )
            Info: Total interconnect delay = 1.006 ns ( 40.60 % )
        Info: - Longest clock path from clock "clock" to source register is 6.353 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
            Info: 2: + IC(1.053 ns) + CELL(0.712 ns) = 2.619 ns; Loc. = LCFF_X13_Y10_N27; Fanout = 34; REG Node = 'Controle:controle|AluSrcB[0]'
            Info: 3: + IC(0.956 ns) + CELL(0.225 ns) = 3.800 ns; Loc. = LCCOMB_X21_Y11_N24; Fanout = 1; COMB Node = 'MuxAluSrcB:MuxAluSrcB|Mux32~0'
            Info: 4: + IC(1.561 ns) + CELL(0.000 ns) = 5.361 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.939 ns) + CELL(0.053 ns) = 6.353 ns; Loc. = LCCOMB_X27_Y15_N16; Fanout = 3; REG Node = 'MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]'
            Info: Total cell delay = 1.844 ns ( 29.03 % )
            Info: Total interconnect delay = 4.509 ns ( 70.97 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:MDR|Saida[6]" and destination pin or register "LoadSize:LS|LSControlOut[6]" for clock "clock" (Hold time is 3.619 ns)
    Info: + Largest clock skew is 4.046 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.533 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
            Info: 2: + IC(1.302 ns) + CELL(0.712 ns) = 2.868 ns; Loc. = LCFF_X15_Y11_N27; Fanout = 25; REG Node = 'Controle:controle|LSControl[1]'
            Info: 3: + IC(1.050 ns) + CELL(0.053 ns) = 3.971 ns; Loc. = LCCOMB_X22_Y15_N6; Fanout = 1; COMB Node = 'LoadSize:LS|Mux24~0'
            Info: 4: + IC(1.563 ns) + CELL(0.000 ns) = 5.534 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'LoadSize:LS|Mux24~0clkctrl'
            Info: 5: + IC(0.946 ns) + CELL(0.053 ns) = 6.533 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 2; REG Node = 'LoadSize:LS|LSControlOut[6]'
            Info: Total cell delay = 1.672 ns ( 25.59 % )
            Info: Total interconnect delay = 4.861 ns ( 74.41 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.487 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1398; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X25_Y11_N15; Fanout = 1; REG Node = 'Registrador:MDR|Saida[6]'
            Info: Total cell delay = 1.472 ns ( 59.19 % )
            Info: Total interconnect delay = 1.015 ns ( 40.81 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y11_N15; Fanout = 1; REG Node = 'Registrador:MDR|Saida[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 2; REG Node = 'LoadSize:LS|LSControlOut[6]'
        Info: Total cell delay = 0.333 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Controle:controle|estado[3]" (data pin = "reset", clock pin = "clock") is 3.232 ns
    Info: + Longest pin to register delay is 5.603 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 45; PIN Node = 'reset'
        Info: 2: + IC(4.342 ns) + CELL(0.397 ns) = 5.603 ns; Loc. = LCFF_X13_Y10_N29; Fanout = 46; REG Node = 'Controle:controle|estado[3]'
        Info: Total cell delay = 1.261 ns ( 22.51 % )
        Info: Total interconnect delay = 4.342 ns ( 77.49 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.461 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1398; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X13_Y10_N29; Fanout = 46; REG Node = 'Controle:controle|estado[3]'
        Info: Total cell delay = 1.472 ns ( 59.81 % )
        Info: Total interconnect delay = 0.989 ns ( 40.19 % )
Info: tco from clock "clock" to destination pin "AluResult[31]" through register "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]" is 16.615 ns
    Info: + Longest clock path from clock "clock" to source register is 6.353 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
        Info: 2: + IC(1.053 ns) + CELL(0.712 ns) = 2.619 ns; Loc. = LCFF_X13_Y10_N27; Fanout = 34; REG Node = 'Controle:controle|AluSrcB[0]'
        Info: 3: + IC(0.956 ns) + CELL(0.225 ns) = 3.800 ns; Loc. = LCCOMB_X21_Y11_N24; Fanout = 1; COMB Node = 'MuxAluSrcB:MuxAluSrcB|Mux32~0'
        Info: 4: + IC(1.561 ns) + CELL(0.000 ns) = 5.361 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.939 ns) + CELL(0.053 ns) = 6.353 ns; Loc. = LCCOMB_X27_Y15_N16; Fanout = 3; REG Node = 'MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]'
        Info: Total cell delay = 1.844 ns ( 29.03 % )
        Info: Total interconnect delay = 4.509 ns ( 70.97 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 10.262 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y15_N16; Fanout = 3; REG Node = 'MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]'
        Info: 2: + IC(0.215 ns) + CELL(0.053 ns) = 0.268 ns; Loc. = LCCOMB_X27_Y15_N20; Fanout = 4; COMB Node = 'Ula32:Alu|Mux62~0'
        Info: 3: + IC(0.241 ns) + CELL(0.053 ns) = 0.562 ns; Loc. = LCCOMB_X27_Y15_N12; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[1]~36'
        Info: 4: + IC(0.248 ns) + CELL(0.272 ns) = 1.082 ns; Loc. = LCCOMB_X27_Y15_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[2]~65'
        Info: 5: + IC(0.265 ns) + CELL(0.228 ns) = 1.575 ns; Loc. = LCCOMB_X27_Y15_N18; Fanout = 8; COMB Node = 'Ula32:Alu|carry_temp[4]~5'
        Info: 6: + IC(0.235 ns) + CELL(0.225 ns) = 2.035 ns; Loc. = LCCOMB_X27_Y15_N8; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[8]~11'
        Info: 7: + IC(0.366 ns) + CELL(0.346 ns) = 2.747 ns; Loc. = LCCOMB_X26_Y15_N10; Fanout = 7; COMB Node = 'Ula32:Alu|carry_temp[12]~17'
        Info: 8: + IC(0.268 ns) + CELL(0.346 ns) = 3.361 ns; Loc. = LCCOMB_X26_Y15_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[16]~23'
        Info: 9: + IC(0.626 ns) + CELL(0.053 ns) = 4.040 ns; Loc. = LCCOMB_X26_Y17_N6; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[20]~29'
        Info: 10: + IC(0.213 ns) + CELL(0.154 ns) = 4.407 ns; Loc. = LCCOMB_X26_Y17_N30; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[23]~32DUPLICATE'
        Info: 11: + IC(0.217 ns) + CELL(0.053 ns) = 4.677 ns; Loc. = LCCOMB_X26_Y17_N18; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[25]~33'
        Info: 12: + IC(0.265 ns) + CELL(0.346 ns) = 5.288 ns; Loc. = LCCOMB_X26_Y17_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[27]~34'
        Info: 13: + IC(0.231 ns) + CELL(0.053 ns) = 5.572 ns; Loc. = LCCOMB_X26_Y17_N26; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[29]~35'
        Info: 14: + IC(0.310 ns) + CELL(0.053 ns) = 5.935 ns; Loc. = LCCOMB_X27_Y17_N16; Fanout = 3; COMB Node = 'Ula32:Alu|Mux0~1'
        Info: 15: + IC(2.183 ns) + CELL(2.144 ns) = 10.262 ns; Loc. = PIN_H21; Fanout = 0; PIN Node = 'AluResult[31]'
        Info: Total cell delay = 4.379 ns ( 42.67 % )
        Info: Total interconnect delay = 5.883 ns ( 57.33 % )
Info: th for register "Controle:controle|RegDst[2]" (data pin = "reset", clock pin = "clock") is 0.005 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.774 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
        Info: 2: + IC(1.302 ns) + CELL(0.618 ns) = 2.774 ns; Loc. = LCFF_X15_Y11_N17; Fanout = 6; REG Node = 'Controle:controle|RegDst[2]'
        Info: Total cell delay = 1.472 ns ( 53.06 % )
        Info: Total interconnect delay = 1.302 ns ( 46.94 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.918 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 45; PIN Node = 'reset'
        Info: 2: + IC(1.657 ns) + CELL(0.397 ns) = 2.918 ns; Loc. = LCFF_X15_Y11_N17; Fanout = 6; REG Node = 'Controle:controle|RegDst[2]'
        Info: Total cell delay = 1.261 ns ( 43.21 % )
        Info: Total interconnect delay = 1.657 ns ( 56.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 145 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Tue Oct 15 21:04:54 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


