
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002233                       # Number of seconds simulated (Second)
simTicks                                   2232739500                       # Number of ticks simulated (Tick)
finalTick                                  4228561500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      8.08                       # Real time elapsed on the host (Second)
hostTickRate                                276316402                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     675004                       # Number of bytes of host memory used (Byte)
simInsts                                      4131751                       # Number of instructions simulated (Count)
simOps                                        5183840                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   511324                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     641524                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          4465479                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                           2473511                       # Number of instructions committed (Count)
system.cpu.numOps                             3256501                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                       1764                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               1.805320                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.553918                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass       264448      8.12%      8.12% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu         684756     21.03%     29.15% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult            28      0.00%     29.15% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              9      0.00%     29.15% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     29.15% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     29.15% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     29.15% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     29.15% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     29.15% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     29.15% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     29.15% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     29.15% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd        544768     16.73%     45.88% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     45.88% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu         17027      0.52%     46.40% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     46.40% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     46.40% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc       408587     12.55%     58.95% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult       425600     13.07%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead        656090     20.15%     92.16% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite       255188      7.84%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total         3256501                       # Class of committed instruction (Count)
system.cpu.committedControl_0::IsControl         6361                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsDirectControl         6105                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsIndirectControl          256                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsCondControl         5884                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsUncondControl          477                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsCall             186                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsReturn           184                       # Class of control type instructions committed (Count)
system.cpu.branchPred.lookups                    7188                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              6320                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               375                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 5477                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  148                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    5149                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.940113                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     262                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             226                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  8                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              218                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           67                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data         896903                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            896903                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        896903                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           896903                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        14324                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           14324                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        14324                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          14324                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1108943000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1108943000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1108943000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1108943000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       911227                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        911227                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       911227                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       911227                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.015719                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.015719                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.015719                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.015719                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 77418.528344                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 77418.528344                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 77418.528344                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 77418.528344                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         1833                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              1833                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         4032                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          4032                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         4032                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         4032                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        10292                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        10292                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        10292                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        10292                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    809770500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    809770500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    809770500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    809770500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.011295                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.011295                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.011295                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.011295                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 78679.605519                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 78679.605519                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 78679.605519                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 78679.605519                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  10295                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       641793                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          641793                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        14318                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         14318                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1108402500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1108402500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       656111                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       656111                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.021823                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.021823                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 77413.221120                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 77413.221120                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         4032                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         4032                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        10286                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        10286                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    809237000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    809237000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.015677                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.015677                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 78673.634066                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 78673.634066                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       177500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       177500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        88750                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        88750                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       175500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       175500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        87750                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        87750                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       255110                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         255110                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data            6                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total            6                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data       540500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total       540500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       255116                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       255116                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000024                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000024                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 90083.333333                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 90083.333333                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data            6                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total            6                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       533500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       533500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000024                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000024                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 88916.666667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 88916.666667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4228561500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               959570                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              11319                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              84.775157                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           56                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          458                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          479                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            3655491                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           3655491                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4228561500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions              647591                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions             1397453                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions              37513                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions             13723                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                  75                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst         170755                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            170755                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        170755                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           170755                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          289                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             289                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          289                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            289                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     20405500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     20405500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     20405500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     20405500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       171044                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        171044                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       171044                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       171044                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001690                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001690                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001690                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001690                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 70607.266436                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 70607.266436                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 70607.266436                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 70607.266436                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          289                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               289                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          289                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          289                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          289                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          289                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     20116500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     20116500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     20116500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     20116500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001690                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001690                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001690                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001690                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 69607.266436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 69607.266436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 69607.266436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 69607.266436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    289                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       170755                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          170755                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          289                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           289                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     20405500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     20405500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       171044                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       171044                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001690                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001690                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 70607.266436                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 70607.266436                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          289                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          289                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     20116500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     20116500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001690                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001690                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 69607.266436                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 69607.266436                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4228561500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               360973                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                545                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             662.335780                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           59                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          125                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           72                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             684465                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            684465                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4228561500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4228561500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4228561500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4228561500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4228561500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4228561500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                  2473511                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3256501                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     43                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        44                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    43                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
system.l2.overallHits::total                       44                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  246                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                10293                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   10539                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 246                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               10293                       # number of overall misses (Count)
system.l2.overallMisses::total                  10539                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        19230500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       794491000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          813721500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       19230500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      794491000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         813721500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                289                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              10294                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 10583                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               289                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             10294                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                10583                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.851211                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999903                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.995842                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.851211                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999903                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.995842                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 78172.764228                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 77187.506072                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    77210.503843                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 78172.764228                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 77187.506072                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   77210.503843                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1422                       # number of writebacks (Count)
system.l2.writebacks::total                      1422                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              246                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            10293                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               10539                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             246                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           10293                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              10539                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     16770500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    691551000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      708321500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     16770500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    691551000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     708321500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.851211                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999903                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.995842                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.851211                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999903                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.995842                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 68172.764228                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 67186.534538                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 67209.554986                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 68172.764228                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 67186.534538                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 67209.554986                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          10959                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          340                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            340                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              43                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 43                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           246                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              246                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     19230500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     19230500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          289                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            289                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.851211                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.851211                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 78172.764228                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 78172.764228                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          246                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          246                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     16770500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     16770500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.851211                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.851211                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68172.764228                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68172.764228                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data                8                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   8                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       695500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         695500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data              8                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                 8                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 86937.500000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 86937.500000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            8                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               8                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       605500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       605500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 75687.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 75687.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        10285                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           10285                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    793795500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    793795500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        10286                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         10286                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.999903                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999903                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 77179.922217                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 77179.922217                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        10285                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        10285                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    690945500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    690945500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.999903                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999903                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 67179.922217                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 67179.922217                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          289                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              289                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          289                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          289                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         1833                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             1833                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         1833                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         1833                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4228561500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        31519                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      15055                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.093590                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      87.950248                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       304.968559                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3703.081193                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.021472                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.074455                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.904073                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  142                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  788                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2460                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  706                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     180287                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    180287                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4228561500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1421.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       246.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     10290.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000503044500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           84                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           84                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               23010                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1341                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       10539                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1421                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     10539                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1421                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 10539                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1421                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    9967                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     567                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           84                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     125.750000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     74.379091                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    119.226309                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31            28     33.33%     33.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47             8      9.52%     42.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63             3      3.57%     46.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             6      7.14%     53.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            3      3.57%     57.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            4      4.76%     61.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143            4      4.76%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            3      3.57%     70.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            2      2.38%     72.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            1      1.19%     73.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            1      1.19%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            2      2.38%     77.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            5      5.95%     83.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            1      1.19%     84.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            1      1.19%     85.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319            2      2.38%     88.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            1      1.19%     89.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::336-351            2      2.38%     91.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367            4      4.76%     96.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::368-383            2      2.38%     98.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::400-415            1      1.19%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            84                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           84                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.952381                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.923038                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.004865                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               44     52.38%     52.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               40     47.62%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            84                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  674496                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                90944                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              302093459.62661564                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              40732024.49278118                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2232701000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     186680.69                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        15744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       658560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        91136                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 7051427.181720035151                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 294956039.430484414101                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 40818017.507192403078                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          246                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        10293                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1421                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      6693000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    269759250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  53455934500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27207.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26208.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  37618532.37                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        15744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       658752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         674496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        15744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        15744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        90944                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        90944                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          246                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        10293                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           10539                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1421                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1421                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        7051427                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      295042032                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         302093460                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      7051427                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       7051427                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     40732024                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         40732024                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     40732024                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       7051427                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     295042032                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        342825484                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                10536                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1424                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          707                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          679                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          691                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          665                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          672                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          571                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          607                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          672                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          677                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          659                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          666                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          661                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          666                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          641                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           79                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           71                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           92                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           92                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          118                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           75                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           80                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                78902250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              52680000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          276452250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7488.82                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26238.82                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                9388                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1126                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.10                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           79.07                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1448                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   529.016575                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   362.994312                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   370.488424                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          227     15.68%     15.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          200     13.81%     29.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          157     10.84%     40.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          213     14.71%     55.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           56      3.87%     58.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           54      3.73%     62.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           68      4.70%     67.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          139      9.60%     76.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          334     23.07%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1448                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                674304                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              91136                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              302.007467                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               40.818018                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.68                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.36                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.32                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.91                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4228561500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         5105100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         2713425                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       37363620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       3158100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 176401680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    646950000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    313266720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1184958645                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   530.719614                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    808453250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     74620000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1351474750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         5262180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         2789325                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       37991940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       4275180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 176401680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    693200940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    274453440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1194374685                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   534.936872                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    707212500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     74620000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1453067000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4228561500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               10531                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1421                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              9072                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  8                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 9                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          10531                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        31572                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   31572                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       765504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   765504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              10539                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    10539    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                10539                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4228561500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            28466500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           55586500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          21032                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        10493                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              10575                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         3255                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          289                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            17999                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                 8                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp                9                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            289                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         10286                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          867                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        30884                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  31751                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        36992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       776192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  813184                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           10959                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     91008                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             21542                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.037415                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.189782                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   20736     96.26%     96.26% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     806      3.74%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               21542                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4228561500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           12705500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            433500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          15442500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         21167                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        10584                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             805                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          805                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         1589009                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                         2876470                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
