# do AES.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module main_AES
# 
# Top level modules:
# 	main_AES
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module main_AES_vlg_sample_tst
# -- Compiling module main_AES_vlg_check_tst
# -- Compiling module main_AES_vlg_vec_tst
# 
# Top level modules:
# 	main_AES_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.main_AES_vlg_vec_tst 
# Loading work.main_AES_vlg_vec_tst
# Loading work.main_AES
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_ram_block
# Loading cycloneii_ver.cycloneii_ram_register
# Loading cycloneii_ver.cycloneii_ram_pulse_generator
# Loading work.main_AES_vlg_sample_tst
# Loading work.main_AES_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port counter_out[0] :: @time = 1000000.000 ps
#      Expected value = 0000
#      Real value = 0001
# ERROR! Vector Mismatch for output port round_out[1] :: @time = 1000000.000 ps
#      Expected value = 0000
#      Real value = 0010
# ERROR! Vector Mismatch for output port state_out[1] :: @time = 1000000.000 ps
#      Expected value = x00
#      Real value = 010
# ERROR! Vector Mismatch for output port counter_out[1] :: @time = 1050000.000 ps
#      Expected value = 0000
#      Real value = 0010
# ERROR! Vector Mismatch for output port round_out[0] :: @time = 1125000.000 ps
#      Expected value = 0000
#      Real value = 0001
# ERROR! Vector Mismatch for output port state_out[0] :: @time = 1500000.000 ps
#      Expected value = x00
#      Real value = 001
# ERROR! Vector Mismatch for output port counter_out[2] :: @time = 1700000.000 ps
#      Expected value = 0000
#      Real value = 0100
# ERROR! Vector Mismatch for output port counter_out[3] :: @time = 1900000.000 ps
#      Expected value = 0000
#      Real value = 1000
# ERROR! Vector Mismatch for output port round_out[2] :: @time = 4200000.000 ps
#      Expected value = 0000
#      Real value = 0100
# ERROR! Vector Mismatch for output port round_out[3] :: @time = 7800000.000 ps
#      Expected value = 0000
#      Real value = 1000
#          10 mismatched vectors : Simulation failed !
# ** Note: $finish    : AES.vt(5131)
#    Time: 15 us  Iteration: 0  Instance: /main_AES_vlg_vec_tst/tb_out
