<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - conv_core_ip_src_conv_core.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../conv_core_ip_src_conv_core.vhd" target="rtwreport_document_frame" id="linkToText_plain">conv_core_ip_src_conv_core.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\sobelFilter\conv_core_ip_src_conv_core.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2024-04-16 16:13:01</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 2.77039e-06</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 2.77039e-06</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        2.77039e-06</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- Video_out                     ce_out        2.77039e-06</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- valid_out_hStart              ce_out        2.77039e-06</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- valid_out_hEnd                ce_out        2.77039e-06</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- valid_out_vStart              ce_out        2.77039e-06</span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- valid_out_vEnd                ce_out        2.77039e-06</span>
</span><span><a class="LN" id="29">   29   </a><span class="CT">-- valid_out_valid               ce_out        2.77039e-06</span>
</span><span><a class="LN" id="30">   30   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="31">   31   </a><span class="CT">-- </span>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="33">   33   </a>
</span><span><a class="LN" id="34">   34   </a>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- </span>
</span><span><a class="LN" id="37">   37   </a><span class="CT">-- Module: conv_core_ip_src_conv_core</span>
</span><span><a class="LN" id="38">   38   </a><span class="CT">-- Source Path: sobelFilter/conv_core</span>
</span><span><a class="LN" id="39">   39   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="40">   40   </a><span class="CT">-- Model version: 6.0</span>
</span><span><a class="LN" id="41">   41   </a><span class="CT">-- </span>
</span><span><a class="LN" id="42">   42   </a><span class="CT">-- Simulink model description for sobelFilter:</span>
</span><span><a class="LN" id="43">   43   </a><span class="CT">-- </span>
</span><span><a class="LN" id="44">   44   </a><span class="CT">-- Sobel Edge Detection Using the MATLAB(R) Function Block</span>
</span><span><a class="LN" id="45">   45   </a><span class="CT">-- This example shows how to use HDL Coder(TM) to check, </span>
</span><span><a class="LN" id="46">   46   </a><span class="CT">-- generate, and verify HDL code for a Sobel Edge Detection </span>
</span><span><a class="LN" id="47">   47   </a><span class="CT">-- block built using the MATLAB Function block.</span>
</span><span><a class="LN" id="48">   48   </a><span class="CT">-- </span>
</span><span><a class="LN" id="49">   49   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="50">   50   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="51">   51   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="52">   52   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="53">   53   </a><span class="KW">USE</span> work.conv_core_ip_src_conv_core_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="54">   54   </a>
</span><span><a class="LN" id="55">   55   </a><span class="KW">ENTITY</span> conv_core_ip_src_conv_core <span class="KW">IS</span>
</span><span><a class="LN" id="56">   56   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="57">   57   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="58">   58   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="59">   59   </a>        Video_in                          :   <span class="KW">IN</span>    std_logic_vector(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="60">   60   </a>        ctrl_hStart                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="61">   61   </a>        ctrl_hEnd                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="62">   62   </a>        ctrl_vStart                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="63">   63   </a>        ctrl_vEnd                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="64">   64   </a>        ctrl_valid                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="65">   65   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="66">   66   </a>        Video_out                         :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="67">   67   </a>        valid_out_hStart                  :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="68">   68   </a>        valid_out_hEnd                    :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="69">   69   </a>        valid_out_vStart                  :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="70">   70   </a>        valid_out_vEnd                    :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="71">   71   </a>        valid_out_valid                   :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="72">   72   </a>        );
</span><span><a class="LN" id="73">   73   </a><span class="KW">END</span> conv_core_ip_src_conv_core;
</span><span><a class="LN" id="74">   74   </a>
</span><span><a class="LN" id="75">   75   </a>
</span><span><a class="LN" id="76">   76   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> conv_core_ip_src_conv_core <span class="KW">IS</span>
</span><span><a class="LN" id="77">   77   </a>
</span><span><a class="LN" id="78">   78   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">COMPONENT</span> conv_core_ip_src_Subsystem1
</span><span><a class="LN" id="80">   80   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="81">   81   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="82">   82   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="83">   83   </a>          In2                             :   <span class="KW">IN</span>    std_logic_vector(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="84">   84   </a>          coeffs_0                        :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En12</span>
</span><span><a class="LN" id="85">   85   </a>          coeffs_1                        :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En12</span>
</span><span><a class="LN" id="86">   86   </a>          coeffs_2                        :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En12</span>
</span><span><a class="LN" id="87">   87   </a>          coeffs_3                        :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En12</span>
</span><span><a class="LN" id="88">   88   </a>          coeffs_4                        :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En12</span>
</span><span><a class="LN" id="89">   89   </a>          coeffs_5                        :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En12</span>
</span><span><a class="LN" id="90">   90   </a>          coeffs_6                        :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En12</span>
</span><span><a class="LN" id="91">   91   </a>          coeffs_7                        :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En12</span>
</span><span><a class="LN" id="92">   92   </a>          coeffs_8                        :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En12</span>
</span><span><a class="LN" id="93">   93   </a>          Enable                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="94">   94   </a>          Video_out                       :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="95">   95   </a>          );
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="97">   97   </a>
</span><span><a class="LN" id="98">   98   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : conv_core_ip_src_Subsystem1
</span><span><a class="LN" id="100">  100   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.conv_core_ip_src_Subsystem1(rtl);
</span><span><a class="LN" id="101">  101   </a>
</span><span><a class="LN" id="102">  102   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="103">  103   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" id="104">  104   </a>  <span class="KW">SIGNAL</span> c8_Constant_out1                 : vector_of_signed16(0 <span class="KW">TO</span> 8);  <span class="CT">-- sfix16_En12 [9]</span>
</span><span><a class="LN" id="105">  105   </a>  <span class="KW">SIGNAL</span> Constant_out1                    : matrix_of_signed16(0 <span class="KW">TO</span> 2, 0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix16_En12 [3x3]</span>
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">SIGNAL</span> Transpose_out1                   : matrix_of_signed16(0 <span class="KW">TO</span> 2, 0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix16_En12 [3x3]</span>
</span><span><a class="LN" id="107">  107   </a>  <span class="KW">SIGNAL</span> Reshape_out1                     : vector_of_signed16(0 <span class="KW">TO</span> 8);  <span class="CT">-- sfix16_En12 [9]</span>
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">SIGNAL</span> valid                            : std_logic;
</span><span><a class="LN" id="109">  109   </a>  <span class="KW">SIGNAL</span> Subsystem1_out1                  : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">SIGNAL</span> alpha_reg                        : std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">SIGNAL</span> Delay1_out1_hStart               : std_logic;
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">SIGNAL</span> alpha_reg_1                      : std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">SIGNAL</span> Delay1_out1_hEnd                 : std_logic;
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">SIGNAL</span> alpha_reg_2                      : std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">SIGNAL</span> Delay1_out1_vStart               : std_logic;
</span><span><a class="LN" id="116">  116   </a>  <span class="KW">SIGNAL</span> alpha_reg_3                      : std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">SIGNAL</span> Delay1_out1_vEnd                 : std_logic;
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">SIGNAL</span> alpha_reg_4                      : std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">SIGNAL</span> Delay1_out1_valid                : std_logic;
</span><span><a class="LN" id="120">  120   </a>
</span><span><a class="LN" id="121">  121   </a><span class="KW">BEGIN</span>
</span><span><a  class="LN" id="122" href="matlab:coder.internal.code2model('sobelFilter:11391')" name="code2model">  122   </a>  u_Subsystem1 : conv_core_ip_src_Subsystem1
</span><span><a  class="LN" id="123" href="matlab:coder.internal.code2model('sobelFilter:11391')" name="code2model">  123   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="124" href="matlab:coder.internal.code2model('sobelFilter:11391')" name="code2model">  124   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="125" href="matlab:coder.internal.code2model('sobelFilter:11391')" name="code2model">  125   </a>              enb =&gt; clk_enable,
</span><span><a  class="LN" id="126" href="matlab:coder.internal.code2model('sobelFilter:11391')" name="code2model">  126   </a>              In2 =&gt; Video_in,  <span class="CT">-- ufix64</span>
</span><span><a  class="LN" id="127" href="matlab:coder.internal.code2model('sobelFilter:11391')" name="code2model">  127   </a>              coeffs_0 =&gt; std_logic_vector(Reshape_out1(0)),  <span class="CT">-- sfix16_En12</span>
</span><span><a  class="LN" id="128" href="matlab:coder.internal.code2model('sobelFilter:11391')" name="code2model">  128   </a>              coeffs_1 =&gt; std_logic_vector(Reshape_out1(1)),  <span class="CT">-- sfix16_En12</span>
</span><span><a  class="LN" id="129" href="matlab:coder.internal.code2model('sobelFilter:11391')" name="code2model">  129   </a>              coeffs_2 =&gt; std_logic_vector(Reshape_out1(2)),  <span class="CT">-- sfix16_En12</span>
</span><span><a  class="LN" id="130" href="matlab:coder.internal.code2model('sobelFilter:11391')" name="code2model">  130   </a>              coeffs_3 =&gt; std_logic_vector(Reshape_out1(3)),  <span class="CT">-- sfix16_En12</span>
</span><span><a  class="LN" id="131" href="matlab:coder.internal.code2model('sobelFilter:11391')" name="code2model">  131   </a>              coeffs_4 =&gt; std_logic_vector(Reshape_out1(4)),  <span class="CT">-- sfix16_En12</span>
</span><span><a  class="LN" id="132" href="matlab:coder.internal.code2model('sobelFilter:11391')" name="code2model">  132   </a>              coeffs_5 =&gt; std_logic_vector(Reshape_out1(5)),  <span class="CT">-- sfix16_En12</span>
</span><span><a  class="LN" id="133" href="matlab:coder.internal.code2model('sobelFilter:11391')" name="code2model">  133   </a>              coeffs_6 =&gt; std_logic_vector(Reshape_out1(6)),  <span class="CT">-- sfix16_En12</span>
</span><span><a  class="LN" id="134" href="matlab:coder.internal.code2model('sobelFilter:11391')" name="code2model">  134   </a>              coeffs_7 =&gt; std_logic_vector(Reshape_out1(7)),  <span class="CT">-- sfix16_En12</span>
</span><span><a  class="LN" id="135" href="matlab:coder.internal.code2model('sobelFilter:11391')" name="code2model">  135   </a>              coeffs_8 =&gt; std_logic_vector(Reshape_out1(8)),  <span class="CT">-- sfix16_En12</span>
</span><span><a  class="LN" id="136" href="matlab:coder.internal.code2model('sobelFilter:11391')" name="code2model">  136   </a>              Enable =&gt; valid,
</span><span><a  class="LN" id="137" href="matlab:coder.internal.code2model('sobelFilter:11391')" name="code2model">  137   </a>              Video_out =&gt; Subsystem1_out1  <span class="CT">-- uint32</span>
</span><span><a  class="LN" id="138" href="matlab:coder.internal.code2model('sobelFilter:11391')" name="code2model">  138   </a>              );
</span><span><a class="LN" id="139">  139   </a>
</span><span><a  class="LN" id="140" href="matlab:coder.internal.code2model('sobelFilter:11741')" name="code2model">  140   </a>  c8_Constant_out1(0) &lt;= to_signed(16#1000#, 16);
</span><span><a  class="LN" id="141" href="matlab:coder.internal.code2model('sobelFilter:11741')" name="code2model">  141   </a>  c8_Constant_out1(1) &lt;= to_signed(16#2000#, 16);
</span><span><a  class="LN" id="142" href="matlab:coder.internal.code2model('sobelFilter:11741')" name="code2model">  142   </a>  c8_Constant_out1(2) &lt;= to_signed(16#1000#, 16);
</span><span><a  class="LN" id="143" href="matlab:coder.internal.code2model('sobelFilter:11741')" name="code2model">  143   </a>  c8_Constant_out1(3) &lt;= to_signed(16#0000#, 16);
</span><span><a  class="LN" id="144" href="matlab:coder.internal.code2model('sobelFilter:11741')" name="code2model">  144   </a>  c8_Constant_out1(4) &lt;= to_signed(16#0000#, 16);
</span><span><a  class="LN" id="145" href="matlab:coder.internal.code2model('sobelFilter:11741')" name="code2model">  145   </a>  c8_Constant_out1(5) &lt;= to_signed(16#0000#, 16);
</span><span><a  class="LN" id="146" href="matlab:coder.internal.code2model('sobelFilter:11741')" name="code2model">  146   </a>  c8_Constant_out1(6) &lt;= to_signed(-16#1000#, 16);
</span><span><a  class="LN" id="147" href="matlab:coder.internal.code2model('sobelFilter:11741')" name="code2model">  147   </a>  c8_Constant_out1(7) &lt;= to_signed(-16#2000#, 16);
</span><span><a  class="LN" id="148" href="matlab:coder.internal.code2model('sobelFilter:11741')" name="code2model">  148   </a>  c8_Constant_out1(8) &lt;= to_signed(-16#1000#, 16);
</span><span><a class="LN" id="149">  149   </a>
</span><span><a class="LN" id="150">  150   </a>  Constant_out1_gen1: <span class="KW">FOR</span> d1 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="151">  151   </a>    Constant_out1_gen: <span class="KW">FOR</span> d0 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="152">  152   </a>      Constant_out1(d0, d1) &lt;= c8_Constant_out1(d0 + (d1 * 3));
</span><span><a class="LN" id="153">  153   </a>    <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="155">  155   </a>
</span><span><a class="LN" id="156">  156   </a>
</span><span><a  class="LN" id="157" href="matlab:coder.internal.code2model('sobelFilter:11744')" name="code2model">  157   </a>  Transpose_out1_gen: <span class="KW">FOR</span> t_1 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a  class="LN" id="158" href="matlab:coder.internal.code2model('sobelFilter:11744')" name="code2model">  158   </a>    Transpose_out1_gen_1: <span class="KW">FOR</span> t_0 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a  class="LN" id="159" href="matlab:coder.internal.code2model('sobelFilter:11744')" name="code2model">  159   </a>      Transpose_out1(t_0, t_1) &lt;= Constant_out1(t_1, t_0);
</span><span><a  class="LN" id="160" href="matlab:coder.internal.code2model('sobelFilter:11744')" name="code2model">  160   </a>    <span class="KW">END</span> <span class="KW">GENERATE</span> Transpose_out1_gen_1;
</span><span><a  class="LN" id="161" href="matlab:coder.internal.code2model('sobelFilter:11744')" name="code2model">  161   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span> Transpose_out1_gen;
</span><span><a class="LN" id="162">  162   </a>
</span><span><a class="LN" id="163">  163   </a>
</span><span><a  class="LN" id="164" href="matlab:coder.internal.code2model('sobelFilter:11742')" name="code2model">  164   </a>  Reshape_out1_gen1: <span class="KW">FOR</span> d1 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a  class="LN" id="165" href="matlab:coder.internal.code2model('sobelFilter:11742')" name="code2model">  165   </a>    Reshape_out1_gen: <span class="KW">FOR</span> d0 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a  class="LN" id="166" href="matlab:coder.internal.code2model('sobelFilter:11742')" name="code2model">  166   </a>      Reshape_out1(d0 + (d1 * 3)) &lt;= Transpose_out1(d0, d1);
</span><span><a  class="LN" id="167" href="matlab:coder.internal.code2model('sobelFilter:11742')" name="code2model">  167   </a>    <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a  class="LN" id="168" href="matlab:coder.internal.code2model('sobelFilter:11742')" name="code2model">  168   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="169">  169   </a>
</span><span><a  class="LN" id="170" href="matlab:coder.internal.code2model('sobelFilter:11731')" name="code2model">  170   </a>  valid &lt;= ctrl_valid;
</span><span><a class="LN" id="171">  171   </a>
</span><span><a class="LN" id="172">  172   </a>  enb &lt;= clk_enable;
</span><span><a class="LN" id="173">  173   </a>
</span><span><a  class="LN" id="174" href="matlab:coder.internal.code2model('sobelFilter:11763')" name="code2model">  174   </a>  c_process : <span class="KW">PROCESS</span> (clk)
</span><span><a  class="LN" id="175" href="matlab:coder.internal.code2model('sobelFilter:11763')" name="code2model">  175   </a>  <span class="KW">BEGIN</span>
</span><span><a  class="LN" id="176" href="matlab:coder.internal.code2model('sobelFilter:11763')" name="code2model">  176   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="177" href="matlab:coder.internal.code2model('sobelFilter:11763')" name="code2model">  177   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="178" href="matlab:coder.internal.code2model('sobelFilter:11763')" name="code2model">  178   </a>        alpha_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a  class="LN" id="179" href="matlab:coder.internal.code2model('sobelFilter:11763')" name="code2model">  179   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="180" href="matlab:coder.internal.code2model('sobelFilter:11763')" name="code2model">  180   </a>        alpha_reg(0) &lt;= ctrl_hStart;
</span><span><a  class="LN" id="181" href="matlab:coder.internal.code2model('sobelFilter:11763')" name="code2model">  181   </a>        alpha_reg(1) &lt;= alpha_reg(0);
</span><span><a  class="LN" id="182" href="matlab:coder.internal.code2model('sobelFilter:11763')" name="code2model">  182   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="183" href="matlab:coder.internal.code2model('sobelFilter:11763')" name="code2model">  183   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="184" href="matlab:coder.internal.code2model('sobelFilter:11763')" name="code2model">  184   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> c_process;
</span><span><a class="LN" id="185">  185   </a>
</span><span><a  class="LN" id="186" href="matlab:coder.internal.code2model('sobelFilter:11763')" name="code2model">  186   </a>  Delay1_out1_hStart &lt;= alpha_reg(1);
</span><span><a class="LN" id="187">  187   </a>
</span><span><a class="LN" id="188">  188   </a>  c_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="189">  189   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="190">  190   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="191">  191   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="192">  192   </a>        alpha_reg_1 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="193">  193   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="194">  194   </a>        alpha_reg_1(0) &lt;= ctrl_hEnd;
</span><span><a class="LN" id="195">  195   </a>        alpha_reg_1(1) &lt;= alpha_reg_1(0);
</span><span><a class="LN" id="196">  196   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="197">  197   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="198">  198   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> c_1_process;
</span><span><a class="LN" id="199">  199   </a>
</span><span><a class="LN" id="200">  200   </a>  Delay1_out1_hEnd &lt;= alpha_reg_1(1);
</span><span><a class="LN" id="201">  201   </a>
</span><span><a class="LN" id="202">  202   </a>  c_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="203">  203   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="204">  204   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="205">  205   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="206">  206   </a>        alpha_reg_2 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="207">  207   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="208">  208   </a>        alpha_reg_2(0) &lt;= ctrl_vStart;
</span><span><a class="LN" id="209">  209   </a>        alpha_reg_2(1) &lt;= alpha_reg_2(0);
</span><span><a class="LN" id="210">  210   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="211">  211   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="212">  212   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> c_2_process;
</span><span><a class="LN" id="213">  213   </a>
</span><span><a class="LN" id="214">  214   </a>  Delay1_out1_vStart &lt;= alpha_reg_2(1);
</span><span><a class="LN" id="215">  215   </a>
</span><span><a class="LN" id="216">  216   </a>  c_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="217">  217   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="218">  218   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="219">  219   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="220">  220   </a>        alpha_reg_3 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="221">  221   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="222">  222   </a>        alpha_reg_3(0) &lt;= ctrl_vEnd;
</span><span><a class="LN" id="223">  223   </a>        alpha_reg_3(1) &lt;= alpha_reg_3(0);
</span><span><a class="LN" id="224">  224   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="225">  225   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="226">  226   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> c_3_process;
</span><span><a class="LN" id="227">  227   </a>
</span><span><a class="LN" id="228">  228   </a>  Delay1_out1_vEnd &lt;= alpha_reg_3(1);
</span><span><a class="LN" id="229">  229   </a>
</span><span><a class="LN" id="230">  230   </a>  c_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="231">  231   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="232">  232   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="233">  233   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="234">  234   </a>        alpha_reg_4 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="235">  235   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="236">  236   </a>        alpha_reg_4(0) &lt;= ctrl_valid;
</span><span><a class="LN" id="237">  237   </a>        alpha_reg_4(1) &lt;= alpha_reg_4(0);
</span><span><a class="LN" id="238">  238   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="239">  239   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="240">  240   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> c_4_process;
</span><span><a class="LN" id="241">  241   </a>
</span><span><a class="LN" id="242">  242   </a>  Delay1_out1_valid &lt;= alpha_reg_4(1);
</span><span><a class="LN" id="243">  243   </a>
</span><span><a class="LN" id="244">  244   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" id="245">  245   </a>
</span><span><a class="LN" id="246">  246   </a>  Video_out &lt;= Subsystem1_out1;
</span><span><a class="LN" id="247">  247   </a>
</span><span><a class="LN" id="248">  248   </a>  valid_out_hStart &lt;= Delay1_out1_hStart;
</span><span><a class="LN" id="249">  249   </a>
</span><span><a class="LN" id="250">  250   </a>  valid_out_hEnd &lt;= Delay1_out1_hEnd;
</span><span><a class="LN" id="251">  251   </a>
</span><span><a class="LN" id="252">  252   </a>  valid_out_vStart &lt;= Delay1_out1_vStart;
</span><span><a class="LN" id="253">  253   </a>
</span><span><a class="LN" id="254">  254   </a>  valid_out_vEnd &lt;= Delay1_out1_vEnd;
</span><span><a class="LN" id="255">  255   </a>
</span><span><a class="LN" id="256">  256   </a>  valid_out_valid &lt;= Delay1_out1_valid;
</span><span><a class="LN" id="257">  257   </a>
</span><span><a class="LN" id="258">  258   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="259">  259   </a>
</span><span><a class="LN" id="260">  260   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
