
*** Running vivado
    with args -log Hybrid2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Hybrid2.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Hybrid2.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 381.141 ; gain = 45.375
Command: read_checkpoint -auto_incremental -incremental C:/Users/admin/Downloads/TTCS2_1.srcs/utils_1/imports/synth_1/Hybrid2.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/admin/Downloads/TTCS2_1.srcs/utils_1/imports/synth_1/Hybrid2.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Hybrid2 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19084
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1193.293 ; gain = 409.555
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Hybrid2' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:11]
	Parameter INIT bound to: 4'b0111 
INFO: [Synth 8-113] binding component instance 'inst_nand' to cell 'LUT2' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:48]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-113] binding component instance 'inst_Inv' to cell 'LUT1' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:56]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-113] binding component instance 'inst_Inv2' to cell 'LUT1' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:63]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-113] binding component instance 'inst_Inv3' to cell 'LUT1' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:70]
INFO: [Synth 8-113] binding component instance 'Multiplexer0' to cell 'MUXCY' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:77]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-113] binding component instance 'inst_Inv4' to cell 'LUT1' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:84]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-113] binding component instance 'inst_Inv5' to cell 'LUT1' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:91]
	Parameter INIT bound to: 16'b0101010101010101 
INFO: [Synth 8-113] binding component instance 'SRL16E_inst' to cell 'SRL16E' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:98]
	Parameter INIT bound to: 16'b1111111111111111 
INFO: [Synth 8-113] binding component instance 'Int_SRL16E_inst' to cell 'SRL16E' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:111]
	Parameter INIT bound to: 16'b1111111111111111 
INFO: [Synth 8-113] binding component instance 'Int_SRL16E_inst2' to cell 'SRL16E' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:124]
	Parameter INIT bound to: 16'b1111111111111111 
INFO: [Synth 8-113] binding component instance 'Int_SRL16E_inst3' to cell 'SRL16E' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:137]
	Parameter INIT bound to: 16'b1010101010101010 
INFO: [Synth 8-113] binding component instance 'SRL16E_inst2' to cell 'SRL16E' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:150]
INFO: [Synth 8-113] binding component instance 'MUXCY_inst' to cell 'MUXCY' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:163]
INFO: [Synth 8-113] binding component instance 'Int_MUXCY_inst' to cell 'MUXCY' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:170]
INFO: [Synth 8-113] binding component instance 'Int_MUXCY_inst2' to cell 'MUXCY' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:177]
INFO: [Synth 8-113] binding component instance 'Int_MUXCY_inst3' to cell 'MUXCY' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:184]
INFO: [Synth 8-113] binding component instance 'MUXCY_inst2' to cell 'MUXCY' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:191]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDCPE_inst' to cell 'FDCPE' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:199]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDCPE_inst2' to cell 'FDCPE' [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'Hybrid2' (0#1) [C:/Users/admin/Downloads/TTCS2_1.srcs/sources_1/new/ttcs2_1.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.883 ; gain = 499.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.883 ; gain = 499.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.883 ; gain = 499.145
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1282.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/admin/Downloads/TTCS2_1.srcs/constrs_1/new/ttcs2_1.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/admin/Downloads/TTCS2_1.srcs/constrs_1/new/ttcs2_1.xdc:2]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/admin/Downloads/TTCS2_1.srcs/constrs_1/new/ttcs2_1.xdc:3]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'MHz)', please type 'create_clock -help' for usage info. [C:/Users/admin/Downloads/TTCS2_1.srcs/constrs_1/new/ttcs2_1.xdc:4]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/admin/Downloads/TTCS2_1.srcs/constrs_1/new/ttcs2_1.xdc:7]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/admin/Downloads/TTCS2_1.srcs/constrs_1/new/ttcs2_1.xdc:11]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/admin/Downloads/TTCS2_1.srcs/constrs_1/new/ttcs2_1.xdc:15]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/admin/Downloads/TTCS2_1.srcs/constrs_1/new/ttcs2_1.xdc:16]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/admin/Downloads/TTCS2_1.srcs/constrs_1/new/ttcs2_1.xdc:19]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/admin/Downloads/TTCS2_1.srcs/constrs_1/new/ttcs2_1.xdc:23]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/admin/Downloads/TTCS2_1.srcs/constrs_1/new/ttcs2_1.xdc:27]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/admin/Downloads/TTCS2_1.srcs/constrs_1/new/ttcs2_1.xdc:30]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/admin/Downloads/TTCS2_1.srcs/constrs_1/new/ttcs2_1.xdc:33]
Finished Parsing XDC File [C:/Users/admin/Downloads/TTCS2_1.srcs/constrs_1/new/ttcs2_1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  FDCPE => FDCPE (FDCE, FDPE, LDCE, LUT3, VCC): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1330.648 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.648 ; gain = 546.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.648 ; gain = 546.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.648 ; gain = 546.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.648 ; gain = 546.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.648 ; gain = 546.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1330.648 ; gain = 546.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1330.648 ; gain = 546.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1330.648 ; gain = 546.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1330.648 ; gain = 546.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1330.648 ; gain = 546.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1330.648 ; gain = 546.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1330.648 ; gain = 546.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1330.648 ; gain = 546.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1330.648 ; gain = 546.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |     5|
|3     |LUT2   |     1|
|4     |MUXCY  |     6|
|5     |SRL16E |     5|
|6     |FDCE   |     1|
|7     |FDPE   |     1|
|8     |IBUF   |     2|
|9     |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1330.648 ; gain = 546.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1330.648 ; gain = 499.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1330.648 ; gain = 546.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance Multiplexer0_CARRY4. Failed to add instance inst_Inv3 to a new Carry-chain shape. The instance already belongs to a shape and its new location conflicts with the one in the existing shape.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance MUXCY_inst2_CARRY4. Failed to add instance Int_SRL16E_inst3 to a new Carry-chain shape. The instance already belongs to a shape and its new location conflicts with the one in the existing shape.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance MUXCY_inst_CARRY4. Could not legally place instance inst_nand at SLICE_X64Y0 since it belongs to a shape containing instance MUXCY_inst2_CARRY4. The shape requires relative placement between inst_nand and MUXCY_inst2_CARRY4 that can not be honoured because it would result in an invalid location for MUXCY_inst2_CARRY4..
CRITICAL WARNING: [Shape Builder 18-146] Failed to build an RLOC shape for set Hybrid2. No placement was found that satisfies the grid spacing requirements for all instances in the set. This may be due to an invalid RLOC constraint causing incorrect column spacing. The macro reference instance is inst_nand and the macro is 3 columns by 6 rows.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 3 instances

Synth Design complete, checksum: e907d14f
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 1 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1330.648 ; gain = 925.668
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Downloads/TTCS2_1.runs/synth_1/Hybrid2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Hybrid2_utilization_synth.rpt -pb Hybrid2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 11:42:07 2025...
