# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Encoder.vhd" \
"../../../../PID.vhd" \
"../../../../PWM.vhd" \
"../../../../TopLevel.vhd" \
"../../../../FullController2.srcs/sim_1/new/TotalSystem_TB.vhd" \

# Do not sort compile order
nosort
