{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 14:28:27 2019 " "Info: Processing started: Mon Sep 09 14:28:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga -c vga " "Info: Command: quartus_sta vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga " "Warning: Ignored assignments for entity \"vga\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity vga -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity vga -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "hs1\$latch\|combout " "Warning: Node \"hs1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "vs1\$latch\|combout " "Warning: Node \"vs1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[1\]\|combout " "Warning: Node \"i_receiver\|key_code\[1\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[3\]\|combout " "Warning: Node \"i_receiver\|key_code\[3\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[0\]\|combout " "Warning: Node \"i_receiver\|key_code\[0\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[5\]\|combout " "Warning: Node \"i_receiver\|key_code\[5\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[4\]\|combout " "Warning: Node \"i_receiver\|key_code\[4\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[6\]\|combout " "Warning: Node \"i_receiver\|key_code\[6\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[2\]\|combout " "Warning: Node \"i_receiver\|key_code\[2\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "r1\$latch\|combout " "Warning: Node \"r1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[2\]\|combout " "Warning: Node \"i_mid\|count_tempv\[2\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[2\]\|combout " "Warning: Node \"i_mid\|count_temph\[2\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[3\]\|combout " "Warning: Node \"i_mid\|count_tempv\[3\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[4\]\|combout " "Warning: Node \"i_mid\|count_temph\[4\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[4\]\|combout " "Warning: Node \"i_mid\|count_tempv\[4\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[5\]\|combout " "Warning: Node \"i_mid\|count_tempv\[5\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[6\]\|combout " "Warning: Node \"i_mid\|count_temph\[6\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[6\]\|combout " "Warning: Node \"i_mid\|count_tempv\[6\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[7\]\|combout " "Warning: Node \"i_mid\|count_tempv\[7\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[8\]\|combout " "Warning: Node \"i_mid\|count_tempv\[8\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[8\]\|combout " "Warning: Node \"i_mid\|count_temph\[8\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[1\]\|combout " "Warning: Node \"i_mid\|count_temph\[1\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[3\]\|combout " "Warning: Node \"i_mid\|count_temph\[3\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[5\]\|combout " "Warning: Node \"i_mid\|count_temph\[5\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[0\]\|combout " "Warning: Node \"i_mid\|count_temph\[0\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[1\]\|combout " "Warning: Node \"i_mid\|count_tempv\[1\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[7\]\|combout " "Warning: Node \"i_mid\|count_temph\[7\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "g1\$latch\|combout " "Warning: Node \"g1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "b1\$latch\|combout " "Warning: Node \"b1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name COLOR:UU\|FS\[3\] COLOR:UU\|FS\[3\] " "Info: create_clock -period 1.000 -name COLOR:UU\|FS\[3\] COLOR:UU\|FS\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MS MS " "Info: create_clock -period 1.000 -name MS MS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main_entity:i_main_entity\|clk25MHz main_entity:i_main_entity\|clk25MHz " "Info: create_clock -period 1.000 -name main_entity:i_main_entity\|clk25MHz main_entity:i_main_entity\|clk25MHz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk25MHz clk25MHz " "Info: create_clock -period 1.000 -name clk25MHz clk25MHz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk12MHz clk12MHz " "Info: create_clock -period 1.000 -name clk12MHz clk12MHz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50MHz clk50MHz " "Info: create_clock -period 1.000 -name clk50MHz clk50MHz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name COLOR:UU\|CC\[4\] COLOR:UU\|CC\[4\] " "Info: create_clock -period 1.000 -name COLOR:UU\|CC\[4\] COLOR:UU\|CC\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name changesignal\[0\] changesignal\[0\] " "Info: create_clock -period 1.000 -name changesignal\[0\] changesignal\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MD1 MD1 " "Info: create_clock -period 1.000 -name MD1 MD1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MODE MODE " "Info: create_clock -period 1.000 -name MODE MODE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga640480:i_vga640480\|vcnt\[0\] vga640480:i_vga640480\|vcnt\[0\] " "Info: create_clock -period 1.000 -name vga640480:i_vga640480\|vcnt\[0\] vga640480:i_vga640480\|vcnt\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ms1\[0\] ms1\[0\] " "Info: create_clock -period 1.000 -name ms1\[0\] ms1\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name receiver:i_receiver\|receive_flag receiver:i_receiver\|receive_flag " "Info: create_clock -period 1.000 -name receiver:i_receiver\|receive_flag receiver:i_receiver\|receive_flag" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_main_entity\|Mux1~23  from: datac  to: combout " "Info: Cell: i_main_entity\|Mux1~23  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_main_entity\|Mux1~24  from: datac  to: combout " "Info: Cell: i_main_entity\|Mux1~24  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_mid\|process_2~190  from: datad  to: combout " "Info: Cell: i_mid\|process_2~190  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Fall) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Fall) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk12MHz (Rise) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From clk12MHz (Rise) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Rise) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Rise) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Fall) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Fall) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) COLOR:UU\|FS\[3\] (Fall) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to COLOR:UU\|FS\[3\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Fall) COLOR:UU\|FS\[3\] (Fall) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Fall) to COLOR:UU\|FS\[3\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk12MHz (Rise) COLOR:UU\|FS\[3\] (Fall) setup and hold " "Warning: From clk12MHz (Rise) to COLOR:UU\|FS\[3\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MS (Rise) MS (Rise) setup and hold " "Warning: From MS (Rise) to MS (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Rise) MS (Rise) setup and hold " "Warning: From ms1\[0\] (Rise) to MS (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Fall) MS (Rise) setup and hold " "Warning: From ms1\[0\] (Fall) to MS (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Rise) main_entity:i_main_entity\|clk25MHz (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Rise) to main_entity:i_main_entity\|clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Fall) main_entity:i_main_entity\|clk25MHz (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Fall) to main_entity:i_main_entity\|clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "changesignal\[0\] (Rise) main_entity:i_main_entity\|clk25MHz (Rise) setup and hold " "Warning: From changesignal\[0\] (Rise) to main_entity:i_main_entity\|clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Rise) main_entity:i_main_entity\|clk25MHz (Fall) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Rise) to main_entity:i_main_entity\|clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Fall) main_entity:i_main_entity\|clk25MHz (Fall) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Fall) to main_entity:i_main_entity\|clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk25MHz (Rise) setup and hold " "Warning: From clk25MHz (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk25MHz (Rise) setup and hold " "Warning: From clk25MHz (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MODE (Fall) clk25MHz (Rise) setup and hold " "Warning: From MODE (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Rise) clk25MHz (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Fall) clk25MHz (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk25MHz (Fall) setup and hold " "Warning: From clk25MHz (Rise) to clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk25MHz (Fall) setup and hold " "Warning: From clk25MHz (Fall) to clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) clk12MHz (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to clk12MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Fall) clk12MHz (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Fall) to clk12MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk12MHz (Rise) clk12MHz (Rise) setup and hold " "Warning: From clk12MHz (Rise) to clk12MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Fall) clk50MHz (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From clk25MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk50MHz (Rise) setup and hold " "Warning: From clk25MHz (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From clk50MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) clk50MHz (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) clk50MHz (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) COLOR:UU\|CC\[4\] (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to COLOR:UU\|CC\[4\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Rise) COLOR:UU\|CC\[4\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Rise) to COLOR:UU\|CC\[4\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Fall) COLOR:UU\|CC\[4\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Fall) to COLOR:UU\|CC\[4\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) COLOR:UU\|CC\[4\] (Fall) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to COLOR:UU\|CC\[4\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Rise) COLOR:UU\|CC\[4\] (Fall) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Rise) to COLOR:UU\|CC\[4\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Fall) COLOR:UU\|CC\[4\] (Fall) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Fall) to COLOR:UU\|CC\[4\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "changesignal\[0\] (Rise) changesignal\[0\] (Rise) setup and hold " "Warning: From changesignal\[0\] (Rise) to changesignal\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) changesignal\[0\] (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to changesignal\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) changesignal\[0\] (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to changesignal\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MD1 (Fall) MD1 (Fall) setup and hold " "Warning: From MD1 (Fall) to MD1 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MODE (Fall) MODE (Fall) setup and hold " "Warning: From MODE (Fall) to MODE (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) vga640480:i_vga640480\|vcnt\[0\] (Rise) setup and hold " "Warning: From clk25MHz (Rise) to vga640480:i_vga640480\|vcnt\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Rise) vga640480:i_vga640480\|vcnt\[0\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Rise) to vga640480:i_vga640480\|vcnt\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Fall) vga640480:i_vga640480\|vcnt\[0\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Fall) to vga640480:i_vga640480\|vcnt\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) vga640480:i_vga640480\|vcnt\[0\] (Fall) setup and hold " "Warning: From clk25MHz (Rise) to vga640480:i_vga640480\|vcnt\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Rise) vga640480:i_vga640480\|vcnt\[0\] (Fall) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Rise) to vga640480:i_vga640480\|vcnt\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Fall) vga640480:i_vga640480\|vcnt\[0\] (Fall) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Fall) to vga640480:i_vga640480\|vcnt\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MS (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From MS (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From clk25MHz (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "changesignal\[0\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From changesignal\[0\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "changesignal\[0\] (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From changesignal\[0\] (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MD1 (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From MD1 (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MD1 (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From MD1 (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From ms1\[0\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From ms1\[0\] (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MS (Rise) ms1\[0\] (Fall) setup and hold " "Warning: From MS (Rise) to ms1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Rise) ms1\[0\] (Fall) setup and hold " "Warning: From ms1\[0\] (Rise) to ms1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Fall) ms1\[0\] (Fall) setup and hold " "Warning: From ms1\[0\] (Fall) to ms1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From clk50MHz (Rise) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From clk50MHz (Rise) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.053 " "Info: Worst-case setup slack is -10.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.053      -152.900 clk25MHz  " "Info:   -10.053      -152.900 clk25MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.368       -31.547 ms1\[0\]  " "Info:    -8.368       -31.547 ms1\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.518      -547.934 main_entity:i_main_entity\|clk25MHz  " "Info:    -6.518      -547.934 main_entity:i_main_entity\|clk25MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.253       -94.036 vga640480:i_vga640480\|vcnt\[0\]  " "Info:    -4.253       -94.036 vga640480:i_vga640480\|vcnt\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.881       -22.361 receiver:i_receiver\|receive_flag  " "Info:    -3.881       -22.361 receiver:i_receiver\|receive_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.030       -36.685 clk50MHz  " "Info:    -3.030       -36.685 clk50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.775        -9.513 COLOR:UU\|FS\[3\]  " "Info:    -2.775        -9.513 COLOR:UU\|FS\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.324        -5.484 changesignal\[0\]  " "Info:    -2.324        -5.484 changesignal\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.990       -13.164 COLOR:UU\|CC\[4\]  " "Info:    -1.990       -13.164 COLOR:UU\|CC\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.999        -0.999 MODE  " "Info:    -0.999        -0.999 MODE " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.727        -1.948 clk12MHz  " "Info:    -0.727        -1.948 clk12MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.609        -1.029 MS  " "Info:    -0.609        -1.029 MS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019        -0.019 MD1  " "Info:    -0.019        -0.019 MD1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.705 " "Info: Worst-case hold slack is -1.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.705        -5.923 ms1\[0\]  " "Info:    -1.705        -5.923 ms1\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409        -1.186 clk50MHz  " "Info:    -0.409        -1.186 clk50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096        -0.261 clk25MHz  " "Info:    -0.096        -0.261 clk25MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065        -0.256 COLOR:UU\|FS\[3\]  " "Info:    -0.065        -0.256 COLOR:UU\|FS\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.048        -0.048 receiver:i_receiver\|receive_flag  " "Info:    -0.048        -0.048 receiver:i_receiver\|receive_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052         0.000 MS  " "Info:     0.052         0.000 MS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054         0.000 clk12MHz  " "Info:     0.054         0.000 clk12MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154         0.000 changesignal\[0\]  " "Info:     0.154         0.000 changesignal\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 vga640480:i_vga640480\|vcnt\[0\]  " "Info:     0.234         0.000 vga640480:i_vga640480\|vcnt\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 main_entity:i_main_entity\|clk25MHz  " "Info:     0.392         0.000 main_entity:i_main_entity\|clk25MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 MD1  " "Info:     0.453         0.000 MD1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465         0.000 MODE  " "Info:     0.465         0.000 MODE " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790         0.000 COLOR:UU\|CC\[4\]  " "Info:     0.790         0.000 COLOR:UU\|CC\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 4 4 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 4 processors out of 4 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 110 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 14:28:28 2019 " "Info: Processing ended: Mon Sep 09 14:28:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
