library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity data_path is port(
	from_memory		:	in std_logic_vector(7 downto 0);
	clock, reset	:	in std_logic;
	to_memory		:	out std_logic_vector(7 downto 0));
end entity;
architecture DPath of data_path is
	
begin
	MUX_BUS1 : process (Bus1_Sel, PC, A, B)
	begin
		case (Bus1_Sel) is
			when "00" => Bus1 <= PC;
			when "01" => Bus1 <= A;
			when "10" => Bus1 <= B;
			when others => Bus1 <= x"00";
		end case;
	end process;
	
	MUX_BUS2 : process (Bus2_Sel, ALU_Result, Bus1, from_memory)
	begin
		case (Bus2_Sel) is
			when "00" => Bus2 <= ALU_Result;
			when "01" => Bus2 <= Bus1;
			when "10" => Bus2 <= from_memory;
			when others => Bus2 <= x"00";
		end case;
	end process;
	
	address <= MAR;
	to_memory <= Bus1;
end architecture;