set a(0-210) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-208 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-15 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-209 {}}} CYCLES {}}
set a(0-211) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(1) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-208 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-16 LOC {0 1.0 0 1.0 0 1.0 1 0.0 1 0.9999} PREDS {} SUCCS {{66 0 0 0-235 {}} {66 0 0 0-238 {}}} CYCLES {}}
set a(0-212) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-208 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-17 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-213 {}} {130 0 0 0-209 {}}} CYCLES {}}
set a(0-213) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-208 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-18 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-212 {}}} SUCCS {{131 0 0 0-214 {}} {130 0 0 0-209 {}} {130 0 0 0-231 {}} {130 0 0 0-232 {}} {146 0 0 0-233 {}}} CYCLES {}}
set a(0-214) {AREA_SCORE {} NAME ADD_LOOP:i:asn(ADD_LOOP:i(4:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-208 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-19 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-213 {}} {772 0 0 0-209 {}}} SUCCS {{259 0 0 0-209 {}}} CYCLES {}}
set a(0-215) {AREA_SCORE {} NAME ADD_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-209 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-20 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.84562505} PREDS {{774 0 0 0-230 {}}} SUCCS {{259 0 0 0-216 {}} {130 0 0 0-229 {}} {256 0 0 0-230 {}}} CYCLES {}}
set a(0-216) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(3-0)#1 TYPE READSLICE PAR 0-209 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-21 LOC {0 1.0 1 0.0 1 0.0 1 0.84562505} PREDS {{259 0 0 0-215 {}}} SUCCS {{259 0 0 0-217 {}} {130 0 0 0-229 {}}} CYCLES {}}
set a(0-217) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_SPRAM_RBW_rwport(2,4,32,16,16,32,1) QUANTITY 1 NAME operator+<32,false>:read_mem(a:rsc.@) TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-209 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-22 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 0 0-216 {}}} SUCCS {{259 0 0 0-218 {}} {258 0 0 0-220 {}} {130 0 0 0-229 {}}} CYCLES {}}
set a(0-218) {AREA_SCORE {} NAME operator+<32,false>:slc(drf(a.ptr).smx)(31-2) TYPE READSLICE PAR 0-209 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-23 LOC {2 0.255 2 0.255 2 0.255 2 0.7381972} PREDS {{259 0 0 0-217 {}}} SUCCS {{259 0 0 0-219 {}} {130 0 0 0-229 {}}} CYCLES {}}
set a(0-219) {AREA_SCORE 30.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(30,0,6,1,30) QUANTITY 1 NAME operator+<32,false>:acc TYPE ACCU DELAY {0.86 ns} PAR 0-209 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-24 LOC {2 0.255 2 0.7381972 2 0.7381972 2 0.8456249596153846 2 0.8456249596153846} PREDS {{259 0 0 0-218 {}}} SUCCS {{258 0 0 0-221 {}} {130 0 0 0-229 {}}} CYCLES {}}
set a(0-220) {AREA_SCORE {} NAME operator+<32,false>:slc(drf(a.ptr).smx)(1-0) TYPE READSLICE PAR 0-209 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-25 LOC {2 0.255 2 0.255 2 0.255 2 0.84562505} PREDS {{258 0 0 0-217 {}}} SUCCS {{259 0 0 0-221 {}} {130 0 0 0-229 {}}} CYCLES {}}
set a(0-221) {AREA_SCORE {} NAME operator+<32,false>:operator+<32,false>:conc TYPE CONCATENATE PAR 0-209 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-26 LOC {2 0.36242785 2 0.84562505 2 0.84562505 2 0.84562505} PREDS {{259 0 0 0-220 {}} {258 0 0 0-219 {}}} SUCCS {{258 0 0 0-224 {}} {130 0 0 0-229 {}}} CYCLES {}}
set a(0-222) {AREA_SCORE {} NAME ADD_LOOP:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-209 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-27 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.84562505} PREDS {{774 0 0 0-230 {}}} SUCCS {{259 0 0 0-223 {}} {130 0 0 0-229 {}} {256 0 0 0-230 {}}} CYCLES {}}
set a(0-223) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(3-0) TYPE READSLICE PAR 0-209 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-28 LOC {0 1.0 1 0.0 1 0.0 2 0.84562505} PREDS {{259 0 0 0-222 {}}} SUCCS {{259 0 0 0-224 {}} {130 0 0 0-229 {}}} CYCLES {}}
set a(0-224) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_SPRAM_WBR_rwport(3,4,32,16,16,32,1) QUANTITY 1 NAME ADD_LOOP:write_mem(b:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-209 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-29 LOC {2 1.0 2 0.877 2 1.0 3 0.01249987500000005 3 0.01249987500000005} PREDS {{774 0 0 0-224 {}} {259 0 0 0-223 {}} {258 0 0 0-221 {}}} SUCCS {{774 0 0 0-224 {}} {130 0 0 0-229 {}}} CYCLES {}}
set a(0-225) {AREA_SCORE {} NAME ADD_LOOP:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-209 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-30 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.96875} PREDS {{774 0 0 0-230 {}}} SUCCS {{259 0 0 0-226 {}} {130 0 0 0-229 {}} {256 0 0 0-230 {}}} CYCLES {}}
set a(0-226) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(3-0)#2 TYPE READSLICE PAR 0-209 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-31 LOC {0 1.0 1 0.0 1 0.0 3 0.96875} PREDS {{259 0 0 0-225 {}}} SUCCS {{259 0 0 0-227 {}} {130 0 0 0-229 {}}} CYCLES {}}
set a(0-227) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(4,0,2,1,5) QUANTITY 1 NAME ADD_LOOP:acc#1 TYPE ACCU DELAY {0.25 ns} PAR 0-209 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-32 LOC {1 0.0 1 0.96875 1 0.96875 1 0.999999875 3 0.999999875} PREDS {{259 0 0 0-226 {}}} SUCCS {{259 0 0 0-228 {}} {130 0 0 0-229 {}} {258 0 0 0-230 {}}} CYCLES {}}
set a(0-228) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(4) TYPE READSLICE PAR 0-209 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-33 LOC {1 0.03125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-227 {}}} SUCCS {{259 0 0 0-229 {}}} CYCLES {}}
set a(0-229) {AREA_SCORE {} NAME ADD_LOOP:break(ADD_LOOP) TYPE TERMINATE PAR 0-209 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-34 LOC {3 0.012499999999999999 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-228 {}} {130 0 0 0-227 {}} {130 0 0 0-226 {}} {130 0 0 0-225 {}} {130 0 0 0-224 {}} {130 0 0 0-223 {}} {130 0 0 0-222 {}} {130 0 0 0-221 {}} {130 0 0 0-220 {}} {130 0 0 0-219 {}} {130 0 0 0-218 {}} {130 0 0 0-217 {}} {130 0 0 0-216 {}} {130 0 0 0-215 {}}} SUCCS {{129 0 0 0-230 {}}} CYCLES {}}
set a(0-230) {AREA_SCORE {} NAME asn(ADD_LOOP:i(4:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-209 LOC {3 0.0 3 0.0 3 0.0 3 0.0 3 1.0} PREDS {{772 0 0 0-230 {}} {129 0 0 0-229 {}} {258 0 0 0-227 {}} {256 0 0 0-225 {}} {256 0 0 0-222 {}} {256 0 0 0-215 {}}} SUCCS {{774 0 0 0-215 {}} {774 0 0 0-222 {}} {774 0 0 0-225 {}} {772 0 0 0-230 {}}} CYCLES {}}
set a(0-209) {CHI {0-215 0-216 0-217 0-218 0-219 0-220 0-221 0-222 0-223 0-224 0-225 0-226 0-227 0-228 0-229 0-230} ITERATIONS 16 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 48 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 48 TOTAL_CYCLES_IN 48 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 48 NAME ADD_LOOP TYPE LOOP DELAY {490.00 ns} PAR 0-208 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-35 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-214 {}} {130 0 0 0-213 {}} {130 0 0 0-212 {}} {130 0 0 0-210 {}}} SUCCS {{772 0 0 0-214 {}} {131 0 0 0-231 {}} {130 0 0 0-232 {}} {130 0 0 0-233 {}} {130 0 0 0-234 {}} {130 0 0 0-235 {}} {130 0 0 0-236 {}} {130 0 0 0-237 {}} {130 0 0 0-238 {}} {130 0 0 0-239 {}}} CYCLES {}}
set a(0-231) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-208 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-36 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-209 {}} {130 0 0 0-213 {}}} SUCCS {} CYCLES {}}
set a(0-232) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(4) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-208 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-37 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-209 {}} {130 0 0 0-213 {}}} SUCCS {{66 0 0 0-235 {}} {66 0 0 0-238 {}}} CYCLES {}}
set a(0-233) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-208 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-38 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-209 {}} {146 0 0 0-213 {}}} SUCCS {} CYCLES {}}
set a(0-234) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-208 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-39 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-209 {}} {128 0 0 0-235 {}}} SUCCS {{259 0 0 0-235 {}}} CYCLES {}}
set a(0-235) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 2 NAME b:io_sync(b:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-208 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-40 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-235 {}} {259 0 0 0-234 {}} {66 0 0 0-232 {}} {130 0 0 0-209 {}} {66 0 0 0-211 {}}} SUCCS {{128 0 0 0-234 {}} {772 0 0 0-235 {}} {259 0 0 0-236 {}}} CYCLES {}}
set a(0-236) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-208 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-41 LOC {3 0.0488782 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-235 {}} {130 0 0 0-209 {}}} SUCCS {} CYCLES {}}
set a(0-237) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-208 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-42 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-209 {}} {128 0 0 0-238 {}}} SUCCS {{259 0 0 0-238 {}}} CYCLES {}}
set a(0-238) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 2 NAME a:io_sync(a:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-208 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-43 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-238 {}} {259 0 0 0-237 {}} {66 0 0 0-232 {}} {130 0 0 0-209 {}} {66 0 0 0-211 {}}} SUCCS {{128 0 0 0-237 {}} {772 0 0 0-238 {}} {259 0 0 0-239 {}}} CYCLES {}}
set a(0-239) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-208 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-44 LOC {3 0.0488782 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-238 {}} {130 0 0 0-209 {}}} SUCCS {} CYCLES {}}
set a(0-208) {CHI {0-210 0-211 0-212 0-213 0-214 0-209 0-231 0-232 0-233 0-234 0-235 0-236 0-237 0-238 0-239} ITERATIONS Infinite LATENCY 46 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 51 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 48 TOTAL_CYCLES 51 NAME main TYPE LOOP DELAY {520.00 ns} PAR 0-207 XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-45 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-207) {CHI 0-208 ITERATIONS Infinite LATENCY 46 RESET_LATENCY 1 CSTEPS 1 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 51 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1 TOTAL_CYCLES_IN 1 TOTAL_CYCLES_UNDER 51 TOTAL_CYCLES 52 NAME core:rlp TYPE LOOP DELAY {520.00 ns} PAR {} XREFS 79bb3656-7726-42d3-aa94-18e8fca90647-46 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-207-TOTALCYCLES) {52}
set a(0-207-QMOD) {ccs_sync_in_wait(1) 0-211 BLOCK_SPRAM_RBW_rwport(2,4,32,16,16,32,1) 0-217 mgc_add(30,0,6,1,30) 0-219 BLOCK_SPRAM_WBR_rwport(3,4,32,16,16,32,1) 0-224 mgc_add(4,0,2,1,5) 0-227 ccs_sync_out_wait(4) 0-232 mgc_io_sync(0) {0-235 0-238}}
set a(0-207-PROC_NAME) {core}
set a(0-207-HIER_NAME) {/axi_test/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-207}

