00:50:08 INFO  : Registering command handlers for SDK TCF services
00:50:13 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
00:50:15 INFO  : XSCT server has started successfully.
00:50:15 INFO  : Successfully done setting XSCT server connection channel  
00:50:15 INFO  : Successfully done setting SDK workspace  
00:50:15 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
00:52:18 ERROR : (XSDB Server)Terminato

19:54:21 INFO  : Registering command handlers for SDK TCF services
19:54:23 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
19:54:25 INFO  : XSCT server has started successfully.
19:54:25 INFO  : Successfully done setting XSCT server connection channel  
19:54:25 INFO  : Successfully done setting SDK workspace  
19:54:25 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
19:54:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:54:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1594031275000,  Project:1593989374000
19:54:32 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
19:54:34 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:54:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:54:46 INFO  : 
19:54:46 INFO  : Clearing existing target manager status.
19:54:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:54:46 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:21:21 INFO  : Registering command handlers for SDK TCF services
20:21:21 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
20:21:23 INFO  : XSCT server has started successfully.
20:21:23 INFO  : Successfully done setting XSCT server connection channel  
20:21:23 INFO  : Successfully done setting SDK workspace  
20:21:23 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
20:21:23 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:45:04 INFO  : No changes in MSS file content so not generating sources.
13:00:28 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
13:00:30 INFO  : XSCT server has started successfully.
13:00:30 INFO  : Successfully done setting XSCT server connection channel  
13:00:40 INFO  : Successfully done setting SDK workspace  
13:00:43 INFO  : Registering command handlers for SDK TCF services
13:00:44 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
13:00:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:03:35 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
13:03:36 INFO  : XSCT server has started successfully.
13:03:43 INFO  : Successfully done setting XSCT server connection channel  
13:03:43 INFO  : Successfully done setting SDK workspace  
13:03:46 INFO  : Registering command handlers for SDK TCF services
13:03:47 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
13:03:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:06:10 INFO  : Attempting to launch Hardware server...
13:06:11 INFO  : Hardware server is launched successfully.
13:07:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:41 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:07:41 INFO  : 'jtag frequency' command is executed.
13:07:41 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:07:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:07:45 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:07:45 INFO  : Context for 'APU' is selected.
13:07:45 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:07:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:45 INFO  : Context for 'APU' is selected.
13:07:45 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:07:46 INFO  : 'psu_init' command is executed.
13:07:46 INFO  : 'catch {psu_protection}' command is executed.
13:07:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
catch {psu_protection}
configparams force-mem-access 0
----------------End of Script----------------

13:07:46 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:11:58 INFO  : Disconnected from the channel tcfchan#1.
13:11:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:13:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:09 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:13:09 INFO  : 'jtag frequency' command is executed.
13:13:09 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:13:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:13:14 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:13:14 INFO  : Context for 'APU' is selected.
13:13:20 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:13:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:20 INFO  : Context for 'APU' is selected.
13:13:20 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:13:21 INFO  : 'psu_init' command is executed.
13:13:21 INFO  : 'catch {psu_protection}' command is executed.
13:13:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
catch {psu_protection}
configparams force-mem-access 0
----------------End of Script----------------

13:13:21 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:19:04 INFO  : Disconnected from the channel tcfchan#2.
13:19:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:19:05 INFO  : 'jtag frequency' command is executed.
13:19:05 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:19:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:19:10 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:19:10 INFO  : Context for 'APU' is selected.
13:19:16 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:19:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:16 INFO  : Context for 'APU' is selected.
13:19:16 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
13:19:17 INFO  : 'psu_init' command is executed.
13:19:17 INFO  : 'catch {psu_protection}' command is executed.
13:19:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
catch {psu_protection}
configparams force-mem-access 0
----------------End of Script----------------

13:19:17 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:19:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:19:12 INFO  : 'jtag frequency' command is executed.
14:19:12 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:19:12 INFO  : Context for 'APU' is selected.
14:19:12 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:19:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

14:19:12 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:19:54 INFO  : Disconnected from the channel tcfchan#3.
14:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:19:56 INFO  : 'jtag frequency' command is executed.
14:19:56 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:19:56 INFO  : Context for 'APU' is selected.
14:20:01 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:20:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

14:20:01 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:41:41 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:41:43 INFO  : XSCT server has started successfully.
15:41:50 INFO  : Successfully done setting XSCT server connection channel  
15:41:50 INFO  : Successfully done setting SDK workspace  
15:41:53 INFO  : Registering command handlers for SDK TCF services
15:41:54 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
15:41:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:23:25 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:23:27 INFO  : XSCT server has started successfully.
17:23:27 INFO  : Successfully done setting XSCT server connection channel  
17:23:35 INFO  : Successfully done setting SDK workspace  
17:23:39 INFO  : Registering command handlers for SDK TCF services
17:23:40 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
17:23:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:26:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:26:40 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:27:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:27:22 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:29:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:29:31 INFO  : 'jtag frequency' command is executed.
17:29:31 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:29:31 INFO  : Context for 'APU' is selected.
17:29:32 INFO  : System reset is completed.
17:29:35 INFO  : 'after 3000' command is executed.
17:29:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:29:42 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:29:42 INFO  : Context for 'APU' is selected.
17:29:43 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:29:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:43 INFO  : Context for 'APU' is selected.
17:29:43 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:29:44 INFO  : 'psu_init' command is executed.
17:29:45 INFO  : 'after 1000' command is executed.
17:29:45 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:29:46 INFO  : 'after 1000' command is executed.
17:29:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:29:46 INFO  : 'catch {psu_protection}' command is executed.
17:29:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:29:46 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:29:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:46 INFO  : 'con' command is executed.
17:29:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:29:46 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello.elf_on_linux_agent.tcl'
17:31:35 INFO  : Refreshed build settings on project prova1
17:32:01 INFO  : Disconnected from the channel tcfchan#1.
17:32:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:33:55 INFO  : 'jtag frequency' command is executed.
17:33:55 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:33:55 INFO  : Context for 'APU' is selected.
17:33:56 INFO  : System reset is completed.
17:33:59 INFO  : 'after 3000' command is executed.
17:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:34:04 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:34:04 INFO  : Context for 'APU' is selected.
17:34:05 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:34:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:05 INFO  : Context for 'APU' is selected.
17:34:05 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:34:06 INFO  : 'psu_init' command is executed.
17:34:07 INFO  : 'after 1000' command is executed.
17:34:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:34:08 INFO  : 'after 1000' command is executed.
17:34:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:34:08 INFO  : 'catch {psu_protection}' command is executed.
17:34:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:34:08 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:34:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:08 INFO  : 'con' command is executed.
17:34:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:34:08 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello.elf_on_linux_agent.tcl'
17:34:42 INFO  : Disconnected from the channel tcfchan#2.
17:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:50 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:34:50 INFO  : 'jtag frequency' command is executed.
17:34:50 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:34:50 INFO  : Context for 'APU' is selected.
17:34:50 INFO  : System reset is completed.
17:34:53 INFO  : 'after 3000' command is executed.
17:34:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:34:59 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:34:59 INFO  : Context for 'APU' is selected.
17:34:59 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:34:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:59 INFO  : Context for 'APU' is selected.
17:34:59 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:35:00 INFO  : 'psu_init' command is executed.
17:35:01 INFO  : 'after 1000' command is executed.
17:35:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:35:02 INFO  : 'after 1000' command is executed.
17:35:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:35:02 INFO  : 'catch {psu_protection}' command is executed.
17:35:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:35:02 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:35:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:02 INFO  : 'con' command is executed.
17:35:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:35:02 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello.elf_on_linux_agent.tcl'
17:42:57 INFO  : Disconnected from the channel tcfchan#3.
17:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:43 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  8020 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

17:44:43 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:44:44 INFO  : XSCT server has started successfully.
17:44:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:45:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:14 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:45:14 INFO  : 'jtag frequency' command is executed.
17:45:14 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:45:14 INFO  : Context for 'APU' is selected.
17:45:14 INFO  : System reset is completed.
17:45:17 INFO  : 'after 3000' command is executed.
17:45:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:45:21 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:45:21 INFO  : Context for 'APU' is selected.
17:45:21 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:45:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:21 INFO  : Context for 'APU' is selected.
17:45:21 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:45:22 INFO  : 'psu_init' command is executed.
17:45:23 INFO  : 'after 1000' command is executed.
17:45:23 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:45:24 INFO  : 'after 1000' command is executed.
17:45:24 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:45:24 INFO  : 'catch {psu_protection}' command is executed.
17:45:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:45:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:45:24 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:45:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:45:24 INFO  : 'con' command is executed.
17:45:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:45:24 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello.elf_on_linux_agent.tcl'
17:56:22 INFO  : Disconnected from the channel tcfchan#1.
17:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:56:31 INFO  : 'jtag frequency' command is executed.
17:56:31 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:56:31 INFO  : Context for 'APU' is selected.
17:56:31 INFO  : System reset is completed.
17:56:34 INFO  : 'after 3000' command is executed.
17:56:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:56:40 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:56:40 INFO  : Context for 'APU' is selected.
17:56:40 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:56:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:40 INFO  : Context for 'APU' is selected.
17:56:40 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:56:41 INFO  : 'psu_init' command is executed.
17:56:42 INFO  : 'after 1000' command is executed.
17:56:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:56:43 INFO  : 'after 1000' command is executed.
17:56:43 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:56:43 INFO  : 'catch {psu_protection}' command is executed.
17:56:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:56:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:56:44 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:56:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:56:44 INFO  : 'con' command is executed.
17:56:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:56:44 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello.elf_on_linux_agent.tcl'
18:09:08 INFO  : Disconnected from the channel tcfchan#2.
18:09:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:09:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:09:49 INFO  : 'jtag frequency' command is executed.
18:09:49 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:09:49 INFO  : Context for 'APU' is selected.
18:09:50 INFO  : System reset is completed.
18:09:53 INFO  : 'after 3000' command is executed.
18:09:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:09:57 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:09:57 INFO  : Context for 'APU' is selected.
18:09:57 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:09:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:57 INFO  : Context for 'APU' is selected.
18:09:57 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
18:09:58 INFO  : 'psu_init' command is executed.
18:09:59 INFO  : 'after 1000' command is executed.
18:09:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:10:00 INFO  : 'after 1000' command is executed.
18:10:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:10:00 INFO  : 'catch {psu_protection}' command is executed.
18:10:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:10:01 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf' is downloaded to processor 'psu_cortexa53_0'.
18:10:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova1/Debug/prova1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:01 INFO  : 'con' command is executed.
18:10:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:10:01 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_prova1.elf_on_local.tcl'
18:48:01 INFO  : Disconnected from the channel tcfchan#3.
17:45:08 INFO  : Registering command handlers for SDK TCF services
17:45:09 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:45:11 INFO  : XSCT server has started successfully.
17:45:11 INFO  : Successfully done setting XSCT server connection channel  
17:45:12 INFO  : Successfully done setting SDK workspace  
17:45:12 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
17:45:12 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:21:42 INFO  : Registering command handlers for SDK TCF services
11:21:43 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
11:21:45 INFO  : XSCT server has started successfully.
11:21:46 INFO  : Successfully done setting XSCT server connection channel  
11:21:46 INFO  : Successfully done setting SDK workspace  
11:21:46 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
11:21:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:21:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1594977463000,  Project:1594031275000
11:21:53 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
11:21:54 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
11:22:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:22:17 INFO  : 
11:22:18 INFO  : Updating hardware inferred compiler options for prova1.
11:22:18 INFO  : Clearing existing target manager status.
11:24:29 INFO  : Project 'test_sw_reset' created. You can now create BSPs and application projects targeting this hardware platform.
11:28:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:28:19 INFO  : 'jtag frequency' command is executed.
11:28:19 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:28:19 INFO  : Context for 'APU' is selected.
11:28:20 INFO  : System reset is completed.
11:28:23 INFO  : 'after 3000' command is executed.
11:28:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:28:28 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
11:28:28 INFO  : Context for 'APU' is selected.
11:28:28 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
11:28:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:28 INFO  : Context for 'APU' is selected.
11:28:28 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
11:28:29 INFO  : 'psu_init' command is executed.
11:28:30 INFO  : 'after 1000' command is executed.
11:28:30 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:28:31 INFO  : 'after 1000' command is executed.
11:28:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:28:31 INFO  : 'catch {psu_protection}' command is executed.
11:28:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:28:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:28:32 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
11:28:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:28:32 INFO  : 'con' command is executed.
11:28:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:28:32 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:36:02 INFO  : Disconnected from the channel tcfchan#1.
11:36:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:36:03 INFO  : 'jtag frequency' command is executed.
11:36:03 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:36:03 INFO  : Context for 'APU' is selected.
11:36:04 INFO  : System reset is completed.
11:36:07 INFO  : 'after 3000' command is executed.
11:36:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:36:12 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
11:36:12 INFO  : Context for 'APU' is selected.
11:36:12 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
11:36:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:12 INFO  : Context for 'APU' is selected.
11:36:12 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
11:36:13 INFO  : 'psu_init' command is executed.
11:36:14 INFO  : 'after 1000' command is executed.
11:36:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:36:15 INFO  : 'after 1000' command is executed.
11:36:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:36:15 INFO  : 'catch {psu_protection}' command is executed.
11:36:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:36:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:36:16 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
11:36:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:36:16 INFO  : 'con' command is executed.
11:36:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:36:16 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:46:29 INFO  : Disconnected from the channel tcfchan#2.
11:46:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:46:30 INFO  : 'jtag frequency' command is executed.
11:46:30 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:46:30 INFO  : Context for 'APU' is selected.
11:46:31 INFO  : System reset is completed.
11:46:34 INFO  : 'after 3000' command is executed.
11:46:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:46:38 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
11:46:38 INFO  : Context for 'APU' is selected.
11:46:38 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
11:46:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:38 INFO  : Context for 'APU' is selected.
11:46:38 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
11:46:39 INFO  : 'psu_init' command is executed.
11:46:40 INFO  : 'after 1000' command is executed.
11:46:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:46:41 INFO  : 'after 1000' command is executed.
11:46:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:46:41 INFO  : 'catch {psu_protection}' command is executed.
11:46:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:46:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:46:42 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
11:46:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:46:42 INFO  : 'con' command is executed.
11:46:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:46:42 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:29:09 INFO  : Disconnected from the channel tcfchan#3.
12:29:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:29:10 INFO  : 'jtag frequency' command is executed.
12:29:10 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:29:10 INFO  : Context for 'APU' is selected.
12:29:11 INFO  : System reset is completed.
12:29:14 INFO  : 'after 3000' command is executed.
12:29:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:29:19 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
12:29:19 INFO  : Context for 'APU' is selected.
12:29:19 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
12:29:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:19 INFO  : Context for 'APU' is selected.
12:29:19 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
12:29:20 INFO  : 'psu_init' command is executed.
12:29:21 INFO  : 'after 1000' command is executed.
12:29:21 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:29:22 INFO  : 'after 1000' command is executed.
12:29:22 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:29:22 INFO  : 'catch {psu_protection}' command is executed.
12:29:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:29:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:29:23 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
12:29:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:29:23 INFO  : 'con' command is executed.
12:29:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:29:23 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:34:27 INFO  : Disconnected from the channel tcfchan#4.
12:34:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:34:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:45 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:34:45 INFO  : 'jtag frequency' command is executed.
12:34:45 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:34:45 INFO  : Context for 'APU' is selected.
12:34:45 INFO  : System reset is completed.
12:34:48 INFO  : 'after 3000' command is executed.
12:34:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:34:54 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
12:34:54 INFO  : Context for 'APU' is selected.
12:34:54 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
12:34:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:54 INFO  : Context for 'APU' is selected.
12:34:54 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
12:34:55 INFO  : 'psu_init' command is executed.
12:34:56 INFO  : 'after 1000' command is executed.
12:34:56 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:34:57 INFO  : 'after 1000' command is executed.
12:34:57 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:34:57 INFO  : 'catch {psu_protection}' command is executed.
12:34:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:34:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:34:58 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
12:34:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:34:58 INFO  : 'con' command is executed.
12:34:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:34:58 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:38:23 INFO  : Disconnected from the channel tcfchan#5.
12:38:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:38:24 INFO  : 'jtag frequency' command is executed.
12:38:24 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:38:24 INFO  : Context for 'APU' is selected.
12:38:25 INFO  : System reset is completed.
12:38:28 INFO  : 'after 3000' command is executed.
12:38:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:38:34 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
12:38:34 INFO  : Context for 'APU' is selected.
12:38:34 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
12:38:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:34 INFO  : Context for 'APU' is selected.
12:38:34 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
12:38:35 INFO  : 'psu_init' command is executed.
12:38:36 INFO  : 'after 1000' command is executed.
12:38:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:38:37 INFO  : 'after 1000' command is executed.
12:38:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:38:37 INFO  : 'catch {psu_protection}' command is executed.
12:38:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:38:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:38:38 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
12:38:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:38:38 INFO  : 'con' command is executed.
12:38:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:38:38 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:40:55 INFO  : Disconnected from the channel tcfchan#6.
12:40:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:40:56 INFO  : 'jtag frequency' command is executed.
12:40:56 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:40:56 INFO  : Context for 'APU' is selected.
12:40:57 INFO  : System reset is completed.
12:41:00 INFO  : 'after 3000' command is executed.
12:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:41:05 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
12:41:05 INFO  : Context for 'APU' is selected.
12:41:05 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
12:41:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:05 INFO  : Context for 'APU' is selected.
12:41:05 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
12:41:06 INFO  : 'psu_init' command is executed.
12:41:07 INFO  : 'after 1000' command is executed.
12:41:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:41:08 INFO  : 'after 1000' command is executed.
12:41:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:41:08 INFO  : 'catch {psu_protection}' command is executed.
12:41:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:41:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:41:09 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
12:41:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:41:09 INFO  : 'con' command is executed.
12:41:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:41:09 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:42:10 INFO  : Disconnected from the channel tcfchan#7.
12:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:11 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:42:11 INFO  : 'jtag frequency' command is executed.
12:42:11 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:42:11 INFO  : Context for 'APU' is selected.
12:42:12 INFO  : System reset is completed.
12:42:15 INFO  : 'after 3000' command is executed.
12:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:42:21 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
12:42:21 INFO  : Context for 'APU' is selected.
12:42:21 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
12:42:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:21 INFO  : Context for 'APU' is selected.
12:42:21 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
12:42:22 INFO  : 'psu_init' command is executed.
12:42:23 INFO  : 'after 1000' command is executed.
12:42:23 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:42:24 INFO  : 'after 1000' command is executed.
12:42:24 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:42:24 INFO  : 'catch {psu_protection}' command is executed.
12:42:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:42:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:42:25 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
12:42:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:42:25 INFO  : 'con' command is executed.
12:42:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:42:25 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:43:53 INFO  : Disconnected from the channel tcfchan#8.
12:43:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:43:55 INFO  : 'jtag frequency' command is executed.
12:43:55 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:43:55 INFO  : Context for 'APU' is selected.
12:43:55 INFO  : System reset is completed.
12:43:58 INFO  : 'after 3000' command is executed.
12:43:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:44:03 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
12:44:03 INFO  : Context for 'APU' is selected.
12:44:03 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
12:44:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:03 INFO  : Context for 'APU' is selected.
12:44:03 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
12:44:04 INFO  : 'psu_init' command is executed.
12:44:05 INFO  : 'after 1000' command is executed.
12:44:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:44:06 INFO  : 'after 1000' command is executed.
12:44:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:44:06 INFO  : 'catch {psu_protection}' command is executed.
12:44:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:44:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:44:07 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
12:44:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:44:07 INFO  : 'con' command is executed.
12:44:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:44:07 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:44:59 INFO  : Disconnected from the channel tcfchan#9.
12:45:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:00 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:45:00 INFO  : 'jtag frequency' command is executed.
12:45:00 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:45:00 INFO  : Context for 'APU' is selected.
12:45:01 INFO  : System reset is completed.
12:45:04 INFO  : 'after 3000' command is executed.
12:45:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:45:09 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
12:45:09 INFO  : Context for 'APU' is selected.
12:45:09 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
12:45:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:09 INFO  : Context for 'APU' is selected.
12:45:09 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
12:45:10 INFO  : 'psu_init' command is executed.
12:45:11 INFO  : 'after 1000' command is executed.
12:45:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:45:12 INFO  : 'after 1000' command is executed.
12:45:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:45:12 INFO  : 'catch {psu_protection}' command is executed.
12:45:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:45:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:45:13 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
12:45:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:45:13 INFO  : 'con' command is executed.
12:45:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:45:13 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:46:30 INFO  : Disconnected from the channel tcfchan#10.
12:46:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:32 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:46:32 INFO  : 'jtag frequency' command is executed.
12:46:32 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:46:32 INFO  : Context for 'APU' is selected.
12:46:32 INFO  : System reset is completed.
12:46:35 INFO  : 'after 3000' command is executed.
12:46:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:46:41 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
12:46:41 INFO  : Context for 'APU' is selected.
12:46:41 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
12:46:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:41 INFO  : Context for 'APU' is selected.
12:46:41 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
12:46:42 INFO  : 'psu_init' command is executed.
12:46:43 INFO  : 'after 1000' command is executed.
12:46:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:46:44 INFO  : 'after 1000' command is executed.
12:46:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:46:44 INFO  : 'catch {psu_protection}' command is executed.
12:46:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:46:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:46:44 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
12:46:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:46:44 INFO  : 'con' command is executed.
12:46:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:46:44 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:01:59 INFO  : Disconnected from the channel tcfchan#11.
13:02:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:02:01 INFO  : 'jtag frequency' command is executed.
13:02:01 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:02:01 INFO  : Context for 'APU' is selected.
13:02:02 INFO  : System reset is completed.
13:02:05 INFO  : 'after 3000' command is executed.
13:02:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:02:10 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
13:02:10 INFO  : Context for 'APU' is selected.
13:02:10 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
13:02:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:10 INFO  : Context for 'APU' is selected.
13:02:10 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
13:02:11 INFO  : 'psu_init' command is executed.
13:02:12 INFO  : 'after 1000' command is executed.
13:02:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:02:13 INFO  : 'after 1000' command is executed.
13:02:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:02:13 INFO  : 'catch {psu_protection}' command is executed.
13:02:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:02:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:02:14 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
13:02:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:02:14 INFO  : 'con' command is executed.
13:02:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:02:14 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
13:09:20 INFO  : Disconnected from the channel tcfchan#12.
13:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:09:21 INFO  : 'jtag frequency' command is executed.
13:09:21 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:09:21 INFO  : Context for 'APU' is selected.
13:09:22 INFO  : System reset is completed.
13:09:25 INFO  : 'after 3000' command is executed.
13:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:09:29 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
13:09:29 INFO  : Context for 'APU' is selected.
13:09:29 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
13:09:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:29 INFO  : Context for 'APU' is selected.
13:09:29 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
13:09:30 INFO  : 'psu_init' command is executed.
13:09:31 INFO  : 'after 1000' command is executed.
13:09:31 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:09:32 INFO  : 'after 1000' command is executed.
13:09:32 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:09:32 INFO  : 'catch {psu_protection}' command is executed.
13:09:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:09:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:09:33 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
13:09:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:09:33 INFO  : 'con' command is executed.
13:09:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:09:33 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:28:30 INFO  : Disconnected from the channel tcfchan#13.
16:28:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:28:31 INFO  : 'jtag frequency' command is executed.
16:28:31 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:28:31 INFO  : Context for 'APU' is selected.
16:28:32 INFO  : System reset is completed.
16:28:35 INFO  : 'after 3000' command is executed.
16:28:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:28:41 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
16:28:41 INFO  : Context for 'APU' is selected.
16:28:41 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
16:28:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:41 INFO  : Context for 'APU' is selected.
16:28:41 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
16:28:42 INFO  : 'psu_init' command is executed.
16:28:43 INFO  : 'after 1000' command is executed.
16:28:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:28:44 INFO  : 'after 1000' command is executed.
16:28:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:28:44 INFO  : 'catch {psu_protection}' command is executed.
16:28:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:28:45 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
16:28:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:45 INFO  : 'con' command is executed.
16:28:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:28:45 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:30:15 INFO  : Disconnected from the channel tcfchan#14.
16:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:30:16 INFO  : 'jtag frequency' command is executed.
16:30:16 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:30:16 INFO  : Context for 'APU' is selected.
16:30:17 INFO  : System reset is completed.
16:30:20 INFO  : 'after 3000' command is executed.
16:30:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:30:25 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
16:30:25 INFO  : Context for 'APU' is selected.
16:30:25 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
16:30:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:25 INFO  : Context for 'APU' is selected.
16:30:25 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
16:30:26 INFO  : 'psu_init' command is executed.
16:30:27 INFO  : 'after 1000' command is executed.
16:30:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:30:28 INFO  : 'after 1000' command is executed.
16:30:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:30:28 INFO  : 'catch {psu_protection}' command is executed.
16:30:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:29 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:29 INFO  : 'con' command is executed.
16:30:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:30:29 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:31:02 INFO  : Disconnected from the channel tcfchan#15.
16:31:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:31:03 INFO  : 'jtag frequency' command is executed.
16:31:03 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:31:03 INFO  : Context for 'APU' is selected.
16:31:04 INFO  : System reset is completed.
16:31:07 INFO  : 'after 3000' command is executed.
16:31:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:31:12 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
16:31:12 INFO  : Context for 'APU' is selected.
16:31:12 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
16:31:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:12 INFO  : Context for 'APU' is selected.
16:31:12 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
16:31:13 INFO  : 'psu_init' command is executed.
16:31:14 INFO  : 'after 1000' command is executed.
16:31:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:31:15 INFO  : 'after 1000' command is executed.
16:31:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:31:15 INFO  : 'catch {psu_protection}' command is executed.
16:31:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:31:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:31:16 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
16:31:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:31:16 INFO  : 'con' command is executed.
16:31:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:31:16 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:48:04 INFO  : Disconnected from the channel tcfchan#16.
16:48:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:48:05 INFO  : 'jtag frequency' command is executed.
16:48:05 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:48:05 INFO  : Context for 'APU' is selected.
16:48:06 INFO  : System reset is completed.
16:48:09 INFO  : 'after 3000' command is executed.
16:48:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:48:14 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
16:48:14 INFO  : Context for 'APU' is selected.
16:48:14 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
16:48:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:14 INFO  : Context for 'APU' is selected.
16:48:14 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
16:48:15 INFO  : 'psu_init' command is executed.
16:48:16 INFO  : 'after 1000' command is executed.
16:48:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:48:17 INFO  : 'after 1000' command is executed.
16:48:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:48:17 INFO  : 'catch {psu_protection}' command is executed.
16:48:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:48:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:48:18 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
16:48:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:48:18 INFO  : 'con' command is executed.
16:48:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:48:18 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:56:51 INFO  : Disconnected from the channel tcfchan#17.
16:56:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:52 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:56:52 INFO  : 'jtag frequency' command is executed.
16:56:52 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:56:52 INFO  : Context for 'APU' is selected.
16:56:53 INFO  : System reset is completed.
16:56:56 INFO  : 'after 3000' command is executed.
16:56:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:57:00 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
16:57:00 INFO  : Context for 'APU' is selected.
16:57:00 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
16:57:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:00 INFO  : Context for 'APU' is selected.
16:57:00 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
16:57:01 INFO  : 'psu_init' command is executed.
16:57:02 INFO  : 'after 1000' command is executed.
16:57:02 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:57:03 INFO  : 'after 1000' command is executed.
16:57:03 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:57:03 INFO  : 'catch {psu_protection}' command is executed.
16:57:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:57:04 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
16:57:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:04 INFO  : 'con' command is executed.
16:57:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:57:04 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:46:40 INFO  : Disconnected from the channel tcfchan#18.
17:46:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:41 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:46:41 INFO  : 'jtag frequency' command is executed.
17:46:41 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:46:41 INFO  : Context for 'APU' is selected.
17:46:42 INFO  : System reset is completed.
17:46:45 INFO  : 'after 3000' command is executed.
17:46:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:46:49 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
17:46:49 INFO  : Context for 'APU' is selected.
17:46:49 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
17:46:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:49 INFO  : Context for 'APU' is selected.
17:46:49 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
17:46:50 INFO  : 'psu_init' command is executed.
17:46:51 INFO  : 'after 1000' command is executed.
17:46:51 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:46:52 INFO  : 'after 1000' command is executed.
17:46:52 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:46:52 INFO  : 'catch {psu_protection}' command is executed.
17:46:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:46:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:46:53 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
17:46:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:46:53 INFO  : 'con' command is executed.
17:46:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:46:53 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:08:39 INFO  : Disconnected from the channel tcfchan#19.
18:31:21 INFO  : Registering command handlers for SDK TCF services
18:31:23 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
18:31:25 INFO  : XSCT server has started successfully.
18:31:25 INFO  : Successfully done setting XSCT server connection channel  
18:31:25 INFO  : Successfully done setting SDK workspace  
18:31:25 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
18:31:25 INFO  : Checking for hwspec changes in the project test_sw_reset.
12:08:53 INFO  : Registering command handlers for SDK TCF services
12:08:54 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
12:08:56 INFO  : XSCT server has started successfully.
12:08:56 INFO  : Successfully done setting XSCT server connection channel  
12:08:56 INFO  : Successfully done setting SDK workspace  
12:08:56 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
12:08:56 INFO  : Checking for hwspec changes in the project test_sw_reset.
12:09:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:09:30 INFO  : 'jtag frequency' command is executed.
12:09:30 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:09:30 INFO  : Context for 'APU' is selected.
12:09:31 INFO  : System reset is completed.
12:09:34 INFO  : 'after 3000' command is executed.
12:09:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:09:37 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
12:09:37 INFO  : Context for 'APU' is selected.
12:09:37 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
12:09:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:37 INFO  : Context for 'APU' is selected.
12:09:37 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
12:09:38 INFO  : 'psu_init' command is executed.
12:09:39 INFO  : 'after 1000' command is executed.
12:09:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:09:40 INFO  : 'after 1000' command is executed.
12:09:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:09:40 INFO  : 'catch {psu_protection}' command is executed.
12:09:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:09:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:09:41 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
12:09:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:09:41 INFO  : 'con' command is executed.
12:09:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:09:41 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:38:45 ERROR : (XSDB Server)Chiusura

17:48:07 INFO  : Registering command handlers for SDK TCF services
17:48:08 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:48:10 INFO  : XSCT server has started successfully.
17:48:11 INFO  : Successfully done setting XSCT server connection channel  
17:48:11 INFO  : Successfully done setting SDK workspace  
17:48:11 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
17:48:11 INFO  : Checking for hwspec changes in the project test_sw_reset.
17:48:36 INFO  : Registering command handlers for SDK TCF services
17:48:37 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:48:39 INFO  : XSCT server has started successfully.
17:48:39 INFO  : Successfully done setting XSCT server connection channel  
17:48:40 INFO  : Successfully done setting SDK workspace  
17:48:40 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
17:48:40 INFO  : Checking for hwspec changes in the project test_sw_reset.
18:13:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:27 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:13:27 INFO  : 'jtag frequency' command is executed.
18:13:27 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:13:27 INFO  : Context for 'APU' is selected.
18:13:28 INFO  : System reset is completed.
18:13:31 INFO  : 'after 3000' command is executed.
18:13:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:13:34 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
18:13:34 INFO  : Context for 'APU' is selected.
18:13:35 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
18:13:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:35 INFO  : Context for 'APU' is selected.
18:13:35 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
18:13:36 INFO  : 'psu_init' command is executed.
18:13:37 INFO  : 'after 1000' command is executed.
18:13:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:13:38 INFO  : 'after 1000' command is executed.
18:13:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:13:38 INFO  : 'catch {psu_protection}' command is executed.
18:13:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:13:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:13:39 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
18:13:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:13:39 INFO  : 'con' command is executed.
18:13:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:13:39 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:14:56 INFO  : Disconnected from the channel tcfchan#1.
18:14:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:05 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  4892 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

18:15:05 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
18:15:06 INFO  : XSCT server has started successfully.
18:15:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:15:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:22 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:15:22 INFO  : 'jtag frequency' command is executed.
18:15:22 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:15:22 INFO  : Context for 'APU' is selected.
18:15:22 INFO  : System reset is completed.
18:15:25 INFO  : 'after 3000' command is executed.
18:15:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:15:31 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
18:15:31 INFO  : Context for 'APU' is selected.
18:15:31 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
18:15:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:31 INFO  : Context for 'APU' is selected.
18:15:31 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
18:15:32 INFO  : 'psu_init' command is executed.
18:15:33 INFO  : 'after 1000' command is executed.
18:15:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:15:34 INFO  : 'after 1000' command is executed.
18:15:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:15:34 INFO  : 'catch {psu_protection}' command is executed.
18:15:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:15:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:15:35 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
18:15:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:15:35 INFO  : 'con' command is executed.
18:15:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:15:35 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:48:20 INFO  : Disconnected from the channel tcfchan#1.
09:58:03 INFO  : Registering command handlers for SDK TCF services
09:58:04 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
09:58:06 INFO  : XSCT server has started successfully.
09:58:07 INFO  : Successfully done setting XSCT server connection channel  
09:58:07 INFO  : Successfully done setting SDK workspace  
09:58:07 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
09:58:07 INFO  : Checking for hwspec changes in the project test_sw_reset.
09:58:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595145365000,  Project:1594977463000
09:58:15 INFO  : The hardware specification for project 'test_sw_reset' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
09:58:15 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf into /test_sw_reset/system.hdf.
09:58:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:58:28 INFO  : 
09:58:30 INFO  : Updating hardware inferred compiler options for sw_reset_prova.
10:02:14 INFO  : Clearing existing target manager status.
10:02:14 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
10:02:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:44 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:02:44 INFO  : 'jtag frequency' command is executed.
10:02:44 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:02:44 INFO  : Context for 'APU' is selected.
10:02:45 INFO  : System reset is completed.
10:02:48 INFO  : 'after 3000' command is executed.
10:02:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:02:52 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
10:02:52 INFO  : Context for 'APU' is selected.
10:02:52 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
10:02:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:02:52 INFO  : Context for 'APU' is selected.
10:02:52 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
10:02:53 INFO  : 'psu_init' command is executed.
10:02:54 INFO  : 'after 1000' command is executed.
10:02:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:02:55 INFO  : 'after 1000' command is executed.
10:02:55 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:02:55 INFO  : 'catch {psu_protection}' command is executed.
10:02:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:02:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:02:56 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
10:02:56 INFO  : 'configparams force-mem-access 0' command is executed.
10:02:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

10:02:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:02:56 INFO  : 'con' command is executed.
10:02:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:02:56 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:07:12 INFO  : Disconnected from the channel tcfchan#1.
10:07:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:07:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:34 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  3425 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

10:07:34 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
10:07:35 INFO  : XSCT server has started successfully.
10:07:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:07:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:07:49 INFO  : 'jtag frequency' command is executed.
10:07:49 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:07:49 INFO  : Context for 'APU' is selected.
10:07:49 INFO  : System reset is completed.
10:07:52 INFO  : 'after 3000' command is executed.
10:07:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:07:56 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
10:07:56 INFO  : Context for 'APU' is selected.
10:07:56 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
10:07:56 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:56 INFO  : Context for 'APU' is selected.
10:07:56 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
10:07:57 INFO  : 'psu_init' command is executed.
10:07:58 INFO  : 'after 1000' command is executed.
10:07:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:07:59 INFO  : 'after 1000' command is executed.
10:07:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:07:59 INFO  : 'catch {psu_protection}' command is executed.
10:07:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:07:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:08:00 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
10:08:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:08:00 INFO  : 'con' command is executed.
10:08:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:08:00 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:17:56 INFO  : Disconnected from the channel tcfchan#1.
10:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:04 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  7197 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

10:18:04 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
10:18:05 INFO  : XSCT server has started successfully.
10:18:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:18:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:18:19 INFO  : 'jtag frequency' command is executed.
10:18:19 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:18:19 INFO  : Context for 'APU' is selected.
10:18:20 INFO  : System reset is completed.
10:18:23 INFO  : 'after 3000' command is executed.
10:18:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:18:28 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
10:18:28 INFO  : Context for 'APU' is selected.
10:18:28 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
10:18:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:28 INFO  : Context for 'APU' is selected.
10:18:28 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
10:18:29 INFO  : 'psu_init' command is executed.
10:18:30 INFO  : 'after 1000' command is executed.
10:18:30 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:18:31 INFO  : 'after 1000' command is executed.
10:18:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:18:31 INFO  : 'catch {psu_protection}' command is executed.
10:18:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:18:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:18:32 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
10:18:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:18:32 INFO  : 'con' command is executed.
10:18:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:18:32 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:20:18 INFO  : Disconnected from the channel tcfchan#1.
10:20:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:20:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:45 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  7806 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

10:20:45 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
10:20:46 INFO  : XSCT server has started successfully.
10:20:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:20:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:00 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:21:00 INFO  : 'jtag frequency' command is executed.
10:21:00 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:21:00 INFO  : Context for 'APU' is selected.
10:21:00 INFO  : System reset is completed.
10:21:03 INFO  : 'after 3000' command is executed.
10:21:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:21:06 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
10:21:07 INFO  : Context for 'APU' is selected.
10:21:07 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
10:21:07 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:07 INFO  : Context for 'APU' is selected.
10:21:07 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
10:21:08 INFO  : 'psu_init' command is executed.
10:21:09 INFO  : 'after 1000' command is executed.
10:21:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:21:10 INFO  : 'after 1000' command is executed.
10:21:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:21:10 INFO  : 'catch {psu_protection}' command is executed.
10:21:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:21:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:21:11 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
10:21:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:21:11 INFO  : 'con' command is executed.
10:21:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:21:11 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:22:34 ERROR : (XSDB Server)Terminato

14:22:34 WARN  : xsct server communication channel is not established.
09:55:41 INFO  : Registering command handlers for SDK TCF services
09:55:42 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
09:55:44 INFO  : XSCT server has started successfully.
09:55:44 INFO  : Successfully done setting XSCT server connection channel  
09:55:45 INFO  : Successfully done setting SDK workspace  
09:55:45 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
09:55:45 INFO  : Checking for hwspec changes in the project test_sw_reset.
09:56:33 INFO  : Registering command handlers for SDK TCF services
09:56:34 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
09:56:36 INFO  : XSCT server has started successfully.
09:56:36 INFO  : Successfully done setting XSCT server connection channel  
09:56:36 INFO  : Successfully done setting SDK workspace  
09:56:36 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
09:56:36 INFO  : Checking for hwspec changes in the project test_sw_reset.
10:09:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:40 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:09:40 INFO  : 'jtag frequency' command is executed.
10:09:40 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:09:40 INFO  : Context for 'APU' is selected.
10:09:41 INFO  : System reset is completed.
10:09:44 INFO  : 'after 3000' command is executed.
10:09:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:09:48 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
10:09:48 INFO  : Context for 'APU' is selected.
10:09:48 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
10:09:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:48 INFO  : Context for 'APU' is selected.
10:09:48 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
10:09:49 INFO  : 'psu_init' command is executed.
10:09:50 INFO  : 'after 1000' command is executed.
10:09:50 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:09:51 INFO  : 'after 1000' command is executed.
10:09:51 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:09:51 INFO  : 'catch {psu_protection}' command is executed.
10:09:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:09:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:09:52 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
10:09:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:09:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

10:09:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:09:52 INFO  : 'con' command is executed.
10:09:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:09:52 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:10:28 INFO  : Disconnected from the channel tcfchan#1.
10:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:11:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:42 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  5822 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

10:11:42 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
10:11:43 INFO  : XSCT server has started successfully.
10:11:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:58 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:11:58 INFO  : 'jtag frequency' command is executed.
10:11:58 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:11:58 INFO  : Context for 'APU' is selected.
10:11:59 INFO  : System reset is completed.
10:12:02 INFO  : 'after 3000' command is executed.
10:12:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:12:05 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
10:12:05 INFO  : Context for 'APU' is selected.
10:12:06 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
10:12:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:12:06 INFO  : Context for 'APU' is selected.
10:12:06 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
10:12:07 INFO  : 'psu_init' command is executed.
10:12:08 INFO  : 'after 1000' command is executed.
10:12:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:12:09 INFO  : 'after 1000' command is executed.
10:12:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:12:09 INFO  : 'catch {psu_protection}' command is executed.
10:12:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:12:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:12:09 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
10:12:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:12:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

10:12:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:12:10 INFO  : 'con' command is executed.
10:12:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:12:10 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:12:38 INFO  : Disconnected from the channel tcfchan#1.
10:12:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:44 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  6595 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

10:12:44 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
10:12:45 INFO  : XSCT server has started successfully.
10:12:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:12:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:12:59 INFO  : 'jtag frequency' command is executed.
10:12:59 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:12:59 INFO  : Context for 'APU' is selected.
10:12:59 INFO  : System reset is completed.
10:13:02 INFO  : 'after 3000' command is executed.
10:13:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:13:06 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
10:13:06 INFO  : Context for 'APU' is selected.
10:13:06 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
10:13:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:13:06 INFO  : Context for 'APU' is selected.
10:13:06 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
10:13:07 INFO  : 'psu_init' command is executed.
10:13:08 INFO  : 'after 1000' command is executed.
10:13:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:13:09 INFO  : 'after 1000' command is executed.
10:13:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:13:09 INFO  : 'catch {psu_protection}' command is executed.
10:13:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:13:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:13:10 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
10:13:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:13:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

10:13:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:13:10 INFO  : 'con' command is executed.
10:13:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:13:10 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:13:28 INFO  : Disconnected from the channel tcfchan#1.
10:13:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:35 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  6776 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

10:13:35 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
10:13:36 INFO  : XSCT server has started successfully.
10:13:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:13:49 INFO  : 'jtag frequency' command is executed.
10:13:49 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:13:49 INFO  : Context for 'APU' is selected.
10:13:50 INFO  : System reset is completed.
10:13:53 INFO  : 'after 3000' command is executed.
10:13:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:13:57 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
10:13:57 INFO  : Context for 'APU' is selected.
10:13:57 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
10:13:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:13:57 INFO  : Context for 'APU' is selected.
10:13:57 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
10:13:58 INFO  : 'psu_init' command is executed.
10:13:59 INFO  : 'after 1000' command is executed.
10:13:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:14:00 INFO  : 'after 1000' command is executed.
10:14:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:14:00 INFO  : 'catch {psu_protection}' command is executed.
10:14:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:14:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:14:01 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
10:14:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:14:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

10:14:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:14:01 INFO  : 'con' command is executed.
10:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:14:01 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:23:36 INFO  : Disconnected from the channel tcfchan#1.
10:23:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:43 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  6951 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

10:23:43 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
10:23:44 INFO  : XSCT server has started successfully.
10:23:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:23:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:57 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:23:57 INFO  : 'jtag frequency' command is executed.
10:23:57 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:23:57 INFO  : Context for 'APU' is selected.
10:23:58 INFO  : System reset is completed.
10:24:01 INFO  : 'after 3000' command is executed.
10:24:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:24:04 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
10:24:04 INFO  : Context for 'APU' is selected.
10:24:05 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
10:24:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:24:05 INFO  : Context for 'APU' is selected.
10:24:05 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
10:24:06 INFO  : 'psu_init' command is executed.
10:24:07 INFO  : 'after 1000' command is executed.
10:24:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:24:08 INFO  : 'after 1000' command is executed.
10:24:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:24:08 INFO  : 'catch {psu_protection}' command is executed.
10:24:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:24:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:24:08 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
10:24:08 INFO  : 'configparams force-mem-access 0' command is executed.
10:24:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

10:24:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:24:09 INFO  : 'con' command is executed.
10:24:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:24:09 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:24:29 INFO  : Disconnected from the channel tcfchan#1.
10:24:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:36 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 11036 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

10:24:36 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
10:24:37 INFO  : XSCT server has started successfully.
10:24:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:25:54 INFO  : 'jtag frequency' command is executed.
10:25:54 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:25:55 INFO  : Context for 'APU' is selected.
10:25:55 INFO  : System reset is completed.
10:25:58 INFO  : 'after 3000' command is executed.
10:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:26:02 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
10:26:02 INFO  : Context for 'APU' is selected.
10:26:02 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
10:26:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:02 INFO  : Context for 'APU' is selected.
10:26:02 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
10:26:03 INFO  : 'psu_init' command is executed.
10:26:04 INFO  : 'after 1000' command is executed.
10:26:04 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:26:05 INFO  : 'after 1000' command is executed.
10:26:05 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:26:05 INFO  : 'catch {psu_protection}' command is executed.
10:26:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:26:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:26:06 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
10:26:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:26:06 INFO  : 'con' command is executed.
10:26:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:26:06 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:50:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595234945000,  Project:1595145365000
10:50:31 INFO  : Project test_sw_reset's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:50:33 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf into /test_sw_reset/system.hdf.
10:50:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:50:49 INFO  : 
10:50:50 INFO  : Updating hardware inferred compiler options for sw_reset_prova.
10:50:52 INFO  : Clearing existing target manager status.
10:50:52 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
10:50:53 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
10:50:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:51:10 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:51:42 INFO  : Disconnected from the channel tcfchan#1.
10:51:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:45 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:51:45 INFO  : 'jtag frequency' command is executed.
10:51:45 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:51:45 INFO  : Context for 'APU' is selected.
10:51:45 INFO  : System reset is completed.
10:51:48 INFO  : 'after 3000' command is executed.
10:51:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:51:52 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
10:51:52 INFO  : Context for 'APU' is selected.
10:51:52 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
10:51:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:52 INFO  : Context for 'APU' is selected.
10:51:52 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
10:51:53 INFO  : 'psu_init' command is executed.
10:51:54 INFO  : 'after 1000' command is executed.
10:51:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:51:55 INFO  : 'after 1000' command is executed.
10:51:55 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:51:55 INFO  : 'catch {psu_protection}' command is executed.
10:51:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:51:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:51:56 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
10:51:56 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:51:56 INFO  : 'con' command is executed.
10:51:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:51:56 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:52:42 INFO  : Disconnected from the channel tcfchan#2.
10:52:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:48 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 11223 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

10:52:48 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
10:52:50 INFO  : XSCT server has started successfully.
10:52:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:52:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:53:03 INFO  : 'jtag frequency' command is executed.
10:53:03 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:53:04 INFO  : Context for 'APU' is selected.
10:53:04 INFO  : System reset is completed.
10:53:07 INFO  : 'after 3000' command is executed.
10:53:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:53:10 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
10:53:11 INFO  : Context for 'APU' is selected.
10:53:11 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
10:53:11 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:11 INFO  : Context for 'APU' is selected.
10:53:11 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
10:53:12 INFO  : 'psu_init' command is executed.
10:53:13 INFO  : 'after 1000' command is executed.
10:53:13 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:53:14 INFO  : 'after 1000' command is executed.
10:53:14 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:53:14 INFO  : 'catch {psu_protection}' command is executed.
10:53:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:53:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:53:15 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
10:53:15 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:53:15 INFO  : 'con' command is executed.
10:53:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:53:15 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:12:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595236172000,  Project:1595234945000
11:12:07 INFO  : Project test_sw_reset's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:12:09 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf into /test_sw_reset/system.hdf.
11:12:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:12:26 INFO  : 
11:12:26 INFO  : Updating hardware inferred compiler options for sw_reset_prova.
11:12:39 INFO  : Clearing existing target manager status.
11:12:39 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
11:12:39 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
11:12:39 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:12:56 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:13:27 INFO  : Disconnected from the channel tcfchan#1.
11:13:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:29 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:13:29 INFO  : 'jtag frequency' command is executed.
11:13:29 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:13:29 INFO  : Context for 'APU' is selected.
11:13:30 INFO  : System reset is completed.
11:13:33 INFO  : 'after 3000' command is executed.
11:13:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:13:38 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
11:13:38 INFO  : Context for 'APU' is selected.
11:13:39 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
11:13:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:39 INFO  : Context for 'APU' is selected.
11:13:39 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
11:13:40 INFO  : 'psu_init' command is executed.
11:13:41 INFO  : 'after 1000' command is executed.
11:13:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:13:42 INFO  : 'after 1000' command is executed.
11:13:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:13:42 INFO  : 'catch {psu_protection}' command is executed.
11:13:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:13:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:13:43 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
11:13:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:13:43 INFO  : 'con' command is executed.
11:13:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:13:43 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:14:07 INFO  : Disconnected from the channel tcfchan#2.
11:14:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:16 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 13662 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

11:14:16 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
11:14:18 INFO  : XSCT server has started successfully.
11:14:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:14:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:34 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:14:34 INFO  : 'jtag frequency' command is executed.
11:14:34 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:14:34 INFO  : Context for 'APU' is selected.
11:14:35 INFO  : System reset is completed.
11:14:38 INFO  : 'after 3000' command is executed.
11:14:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:14:41 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
11:14:41 INFO  : Context for 'APU' is selected.
11:14:41 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
11:14:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:41 INFO  : Context for 'APU' is selected.
11:14:41 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
11:14:42 INFO  : 'psu_init' command is executed.
11:14:43 INFO  : 'after 1000' command is executed.
11:14:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:14:44 INFO  : 'after 1000' command is executed.
11:14:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:14:44 INFO  : 'catch {psu_protection}' command is executed.
11:14:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:14:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:14:45 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
11:14:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:14:45 INFO  : 'con' command is executed.
11:14:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:14:45 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:24:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595240658000,  Project:1595236172000
12:24:53 INFO  : Project test_sw_reset's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:24:55 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf into /test_sw_reset/system.hdf.
12:25:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:25:15 INFO  : 
12:25:39 INFO  : Updating hardware inferred compiler options for sw_reset_prova.
12:25:39 INFO  : Clearing existing target manager status.
12:25:39 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
12:25:40 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
12:25:40 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
12:25:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:25:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:27:33 INFO  : Disconnected from the channel tcfchan#1.
12:27:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:27:35 INFO  : 'jtag frequency' command is executed.
12:27:35 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:27:35 INFO  : Context for 'APU' is selected.
12:27:36 INFO  : System reset is completed.
12:27:39 INFO  : 'after 3000' command is executed.
12:27:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:27:42 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
12:27:42 INFO  : Context for 'APU' is selected.
12:27:43 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
12:27:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:43 INFO  : Context for 'APU' is selected.
12:27:43 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
12:27:44 INFO  : 'psu_init' command is executed.
12:27:45 INFO  : 'after 1000' command is executed.
12:27:45 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:27:46 INFO  : 'after 1000' command is executed.
12:27:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:27:46 INFO  : 'catch {psu_protection}' command is executed.
12:27:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:27:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:27:47 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
12:27:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:27:47 INFO  : 'con' command is executed.
12:27:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:27:47 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:28:50 INFO  : Disconnected from the channel tcfchan#2.
12:28:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:29:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:14 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
12:29:16 INFO  : XSCT server has started successfully.
12:29:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:29:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:29:35 INFO  : 'jtag frequency' command is executed.
12:29:35 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:29:35 INFO  : Context for 'APU' is selected.
12:29:35 INFO  : System reset is completed.
12:29:38 INFO  : 'after 3000' command is executed.
12:29:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:29:42 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
12:29:42 INFO  : Context for 'APU' is selected.
12:29:42 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
12:29:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:42 INFO  : Context for 'APU' is selected.
12:29:42 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
12:29:43 INFO  : 'psu_init' command is executed.
12:29:44 INFO  : 'after 1000' command is executed.
12:29:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:29:45 INFO  : 'after 1000' command is executed.
12:29:45 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:29:45 INFO  : 'catch {psu_protection}' command is executed.
12:29:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:29:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:29:46 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
12:29:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:29:46 INFO  : 'con' command is executed.
12:29:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:29:46 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:30:31 INFO  : Disconnected from the channel tcfchan#1.
12:30:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:54 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 26659 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

12:30:54 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
12:30:55 INFO  : XSCT server has started successfully.
12:30:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:31:16 INFO  : 'jtag frequency' command is executed.
12:31:16 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:31:16 INFO  : Context for 'APU' is selected.
12:31:17 INFO  : System reset is completed.
12:31:20 INFO  : 'after 3000' command is executed.
12:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:31:23 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
12:31:23 INFO  : Context for 'APU' is selected.
12:31:23 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
12:31:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:23 INFO  : Context for 'APU' is selected.
12:31:23 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
12:31:24 INFO  : 'psu_init' command is executed.
12:31:25 INFO  : 'after 1000' command is executed.
12:31:25 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:31:26 INFO  : 'after 1000' command is executed.
12:31:26 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:31:26 INFO  : 'catch {psu_protection}' command is executed.
12:31:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:31:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:31:27 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
12:31:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:31:27 INFO  : 'con' command is executed.
12:31:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:31:27 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:32:59 INFO  : Refreshed build settings on project sw_reset_prova
12:33:38 INFO  : Inferring section assignments and sizes from elf file: /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
12:33:58 INFO  : Successfully generated /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/src/lscript.ld.
12:33:58 INFO  : Applying linker script to all configurations of project sw_reset_prova.
12:33:58 INFO  : Setting rebuild state to true for all configurations of project sw_reset_prova.
12:34:13 INFO  : Disconnected from the channel tcfchan#1.
12:34:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:38 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 26992 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

12:34:38 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
12:34:39 INFO  : XSCT server has started successfully.
12:34:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:34:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:34:54 INFO  : 'jtag frequency' command is executed.
12:34:54 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:34:54 INFO  : Context for 'APU' is selected.
12:34:54 INFO  : System reset is completed.
12:34:57 INFO  : 'after 3000' command is executed.
12:34:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:35:01 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit"
12:35:01 INFO  : Context for 'APU' is selected.
12:35:01 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf'.
12:35:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:01 INFO  : Context for 'APU' is selected.
12:35:01 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl' is done.
12:35:02 INFO  : 'psu_init' command is executed.
12:35:03 INFO  : 'after 1000' command is executed.
12:35:03 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:35:04 INFO  : 'after 1000' command is executed.
12:35:04 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:35:04 INFO  : 'catch {psu_protection}' command is executed.
12:35:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:35:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:35:05 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
12:35:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/test_sw_reset/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:35:05 INFO  : 'con' command is executed.
12:35:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:35:05 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:58:19 ERROR : (XSDB Server)Terminato

12:58:19 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 3555 xsdb eval "disconnect tcfchan#1"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:838)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:185)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:327)
16:25:06 INFO  : Registering command handlers for SDK TCF services
16:25:08 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:25:10 INFO  : XSCT server has started successfully.
16:25:10 INFO  : Successfully done setting XSCT server connection channel  
16:25:10 INFO  : Successfully done setting SDK workspace  
16:25:10 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
16:25:10 INFO  : Checking for hwspec changes in the project test_sw_reset.
16:25:47 INFO  : Registering command handlers for SDK TCF services
16:25:48 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:25:50 INFO  : XSCT server has started successfully.
16:25:50 INFO  : Successfully done setting XSCT server connection channel  
16:25:50 INFO  : Successfully done setting SDK workspace  
16:25:50 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
16:25:50 INFO  : Checking for hwspec changes in the project test_sw_reset.
16:28:13 INFO  : Project 'Test_led2' created. You can now create BSPs and application projects targeting this hardware platform.
16:29:15 INFO  : Refreshed build settings on project sw_reset_prova
16:30:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:30:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:20 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:30:20 INFO  : 'jtag frequency' command is executed.
16:30:20 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:30:20 INFO  : Context for 'APU' is selected.
16:30:21 INFO  : System reset is completed.
16:30:24 INFO  : 'after 3000' command is executed.
16:30:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:30:27 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
16:30:27 INFO  : Context for 'APU' is selected.
16:30:28 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
16:30:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:28 INFO  : Context for 'APU' is selected.
16:30:28 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
16:30:29 INFO  : 'psu_init' command is executed.
16:30:30 INFO  : 'after 1000' command is executed.
16:30:30 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:30:31 INFO  : 'after 1000' command is executed.
16:30:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:30:31 INFO  : 'catch {psu_protection}' command is executed.
16:30:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:32 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:32 INFO  : 'con' command is executed.
16:30:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:30:32 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:52:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595256705000,  Project:1595240658000
16:52:13 INFO  : Project Test_led2's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:52:15 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf into /Test_led2/system.hdf.
16:52:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:52:30 INFO  : 
16:52:31 INFO  : Updating hardware inferred compiler options for sw_reset_prova.
16:52:31 INFO  : Clearing existing target manager status.
16:52:31 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
16:52:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:52:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:53:04 INFO  : Disconnected from the channel tcfchan#1.
16:53:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:06 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:53:06 INFO  : 'jtag frequency' command is executed.
16:53:06 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:53:06 INFO  : Context for 'APU' is selected.
16:53:07 INFO  : System reset is completed.
16:53:10 INFO  : 'after 3000' command is executed.
16:53:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:53:13 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
16:53:13 INFO  : Context for 'APU' is selected.
16:53:13 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
16:53:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:13 INFO  : Context for 'APU' is selected.
16:53:13 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
16:53:14 INFO  : 'psu_init' command is executed.
16:53:15 INFO  : 'after 1000' command is executed.
16:53:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:53:16 INFO  : 'after 1000' command is executed.
16:53:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:53:16 INFO  : 'catch {psu_protection}' command is executed.
16:53:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:53:17 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
16:53:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:17 INFO  : 'con' command is executed.
16:53:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:53:17 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:03:01 INFO  : Disconnected from the channel tcfchan#2.
17:03:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:03:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:03:18 INFO  : 'jtag frequency' command is executed.
17:03:18 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:03:18 INFO  : Context for 'APU' is selected.
17:03:18 INFO  : System reset is completed.
17:03:21 INFO  : 'after 3000' command is executed.
17:03:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:03:25 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
17:03:25 INFO  : Context for 'APU' is selected.
17:03:25 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
17:03:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:25 INFO  : Context for 'APU' is selected.
17:03:25 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
17:03:26 INFO  : 'psu_init' command is executed.
17:03:27 INFO  : 'after 1000' command is executed.
17:03:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:03:28 INFO  : 'after 1000' command is executed.
17:03:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:03:28 INFO  : 'catch {psu_protection}' command is executed.
17:03:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:03:28 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
17:03:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:28 INFO  : 'con' command is executed.
17:03:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:03:28 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:06:41 INFO  : Disconnected from the channel tcfchan#3.
17:06:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:06:42 INFO  : 'jtag frequency' command is executed.
17:06:42 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:06:42 INFO  : Context for 'APU' is selected.
17:06:43 INFO  : System reset is completed.
17:06:46 INFO  : 'after 3000' command is executed.
17:06:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:06:49 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
17:06:50 INFO  : Context for 'APU' is selected.
17:06:50 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
17:06:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:50 INFO  : Context for 'APU' is selected.
17:06:50 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
17:06:50 INFO  : 'psu_init' command is executed.
17:06:51 INFO  : 'after 1000' command is executed.
17:06:51 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:06:52 INFO  : 'after 1000' command is executed.
17:06:52 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:06:53 INFO  : 'catch {psu_protection}' command is executed.
17:06:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:06:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:06:53 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
17:06:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:06:53 INFO  : 'con' command is executed.
17:06:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:06:53 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:08:15 INFO  : Disconnected from the channel tcfchan#4.
17:08:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:08:16 INFO  : 'jtag frequency' command is executed.
17:08:16 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:08:17 INFO  : Context for 'APU' is selected.
17:08:17 INFO  : System reset is completed.
17:08:20 INFO  : 'after 3000' command is executed.
17:08:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:08:23 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
17:08:24 INFO  : Context for 'APU' is selected.
17:08:24 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
17:08:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:24 INFO  : Context for 'APU' is selected.
17:08:24 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
17:08:25 INFO  : 'psu_init' command is executed.
17:08:26 INFO  : 'after 1000' command is executed.
17:08:26 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:08:27 INFO  : 'after 1000' command is executed.
17:08:27 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:08:27 INFO  : 'catch {psu_protection}' command is executed.
17:08:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:08:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:08:27 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
17:08:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:08:28 INFO  : 'con' command is executed.
17:08:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:08:28 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:08:47 INFO  : Disconnected from the channel tcfchan#5.
17:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:09:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:09:07 INFO  : 'jtag frequency' command is executed.
17:09:07 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:09:07 INFO  : Context for 'APU' is selected.
17:09:07 INFO  : System reset is completed.
17:09:10 INFO  : 'after 3000' command is executed.
17:09:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:09:14 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
17:09:14 INFO  : Context for 'APU' is selected.
17:09:14 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
17:09:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:14 INFO  : Context for 'APU' is selected.
17:09:14 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
17:09:15 INFO  : 'psu_init' command is executed.
17:09:16 INFO  : 'after 1000' command is executed.
17:09:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:09:17 INFO  : 'after 1000' command is executed.
17:09:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:09:17 INFO  : 'catch {psu_protection}' command is executed.
17:09:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:09:17 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
17:09:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:18 INFO  : 'con' command is executed.
17:09:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:09:18 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:10:53 INFO  : Disconnected from the channel tcfchan#6.
17:10:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:10:55 INFO  : 'jtag frequency' command is executed.
17:10:55 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:10:55 INFO  : Context for 'APU' is selected.
17:10:55 INFO  : System reset is completed.
17:10:58 INFO  : 'after 3000' command is executed.
17:10:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:11:03 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
17:11:03 INFO  : Context for 'APU' is selected.
17:11:03 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
17:11:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:03 INFO  : Context for 'APU' is selected.
17:11:03 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
17:11:04 INFO  : 'psu_init' command is executed.
17:11:05 INFO  : 'after 1000' command is executed.
17:11:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:11:06 INFO  : 'after 1000' command is executed.
17:11:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:11:06 INFO  : 'catch {psu_protection}' command is executed.
17:11:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:11:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:11:07 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
17:11:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:11:07 INFO  : 'con' command is executed.
17:11:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:11:07 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:11:36 INFO  : Disconnected from the channel tcfchan#7.
17:11:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:11:37 INFO  : 'jtag frequency' command is executed.
17:11:37 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:11:37 INFO  : Context for 'APU' is selected.
17:11:38 INFO  : System reset is completed.
17:11:41 INFO  : 'after 3000' command is executed.
17:11:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:11:46 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
17:11:46 INFO  : Context for 'APU' is selected.
17:11:46 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
17:11:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:46 INFO  : Context for 'APU' is selected.
17:11:46 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
17:11:47 INFO  : 'psu_init' command is executed.
17:11:48 INFO  : 'after 1000' command is executed.
17:11:48 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:11:49 INFO  : 'after 1000' command is executed.
17:11:49 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:11:49 INFO  : 'catch {psu_protection}' command is executed.
17:11:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:11:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:11:50 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
17:11:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:11:50 INFO  : 'con' command is executed.
17:11:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:11:50 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:12:47 INFO  : Disconnected from the channel tcfchan#8.
17:12:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:12:49 INFO  : 'jtag frequency' command is executed.
17:12:49 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:12:49 INFO  : Context for 'APU' is selected.
17:12:50 INFO  : System reset is completed.
17:12:53 INFO  : 'after 3000' command is executed.
17:12:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:12:58 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
17:12:58 INFO  : Context for 'APU' is selected.
17:12:58 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
17:12:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:58 INFO  : Context for 'APU' is selected.
17:12:58 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
17:12:59 INFO  : 'psu_init' command is executed.
17:13:00 INFO  : 'after 1000' command is executed.
17:13:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:13:01 INFO  : 'after 1000' command is executed.
17:13:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:13:01 INFO  : 'catch {psu_protection}' command is executed.
17:13:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:13:02 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
17:13:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:02 INFO  : 'con' command is executed.
17:13:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:13:02 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:22:03 INFO  : Disconnected from the channel tcfchan#9.
17:22:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:04 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:22:04 INFO  : 'jtag frequency' command is executed.
17:22:04 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:22:04 INFO  : Context for 'APU' is selected.
17:22:05 INFO  : System reset is completed.
17:22:08 INFO  : 'after 3000' command is executed.
17:22:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:22:13 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
17:22:13 INFO  : Context for 'APU' is selected.
17:22:13 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
17:22:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:13 INFO  : Context for 'APU' is selected.
17:22:13 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
17:22:14 INFO  : 'psu_init' command is executed.
17:22:15 INFO  : 'after 1000' command is executed.
17:22:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:22:16 INFO  : 'after 1000' command is executed.
17:22:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:22:16 INFO  : 'catch {psu_protection}' command is executed.
17:22:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:22:17 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
17:22:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:17 INFO  : 'con' command is executed.
17:22:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:22:17 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:26:50 INFO  : Disconnected from the channel tcfchan#10.
17:26:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:27:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:27:05 INFO  : 'jtag frequency' command is executed.
17:27:05 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:27:05 INFO  : Context for 'APU' is selected.
17:27:06 INFO  : System reset is completed.
17:27:09 INFO  : 'after 3000' command is executed.
17:27:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:27:14 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
17:27:14 INFO  : Context for 'APU' is selected.
17:27:14 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
17:27:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:14 INFO  : Context for 'APU' is selected.
17:27:14 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
17:27:15 INFO  : 'psu_init' command is executed.
17:27:16 INFO  : 'after 1000' command is executed.
17:27:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:27:17 INFO  : 'after 1000' command is executed.
17:27:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:27:17 INFO  : 'catch {psu_protection}' command is executed.
17:27:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:27:18 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
17:27:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:18 INFO  : 'con' command is executed.
17:27:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:27:18 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:34:02 INFO  : Disconnected from the channel tcfchan#11.
17:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:34:03 INFO  : 'jtag frequency' command is executed.
17:34:03 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:34:03 INFO  : Context for 'APU' is selected.
17:34:04 INFO  : System reset is completed.
17:34:07 INFO  : 'after 3000' command is executed.
17:34:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:34:13 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
17:34:13 INFO  : Context for 'APU' is selected.
17:34:13 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
17:34:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:13 INFO  : Context for 'APU' is selected.
17:34:13 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
17:34:14 INFO  : 'psu_init' command is executed.
17:34:15 INFO  : 'after 1000' command is executed.
17:34:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:34:16 INFO  : 'after 1000' command is executed.
17:34:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:34:16 INFO  : 'catch {psu_protection}' command is executed.
17:34:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:34:17 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
17:34:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:17 INFO  : 'con' command is executed.
17:34:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:34:17 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:40:22 INFO  : Disconnected from the channel tcfchan#12.
17:40:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:40:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:38 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:40:38 INFO  : 'jtag frequency' command is executed.
17:40:38 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:40:38 INFO  : Context for 'APU' is selected.
17:40:39 INFO  : System reset is completed.
17:40:42 INFO  : 'after 3000' command is executed.
17:40:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:40:47 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
17:40:47 INFO  : Context for 'APU' is selected.
17:40:47 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
17:40:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:47 INFO  : Context for 'APU' is selected.
17:40:47 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
17:40:48 INFO  : 'psu_init' command is executed.
17:40:49 INFO  : 'after 1000' command is executed.
17:40:49 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:40:50 INFO  : 'after 1000' command is executed.
17:40:50 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:40:50 INFO  : 'catch {psu_protection}' command is executed.
17:40:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:40:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:40:51 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
17:40:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:40:51 INFO  : 'con' command is executed.
17:40:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:40:51 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:46:22 INFO  : Disconnected from the channel tcfchan#13.
17:46:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:46:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:46:37 INFO  : 'jtag frequency' command is executed.
17:46:37 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:46:37 INFO  : Context for 'APU' is selected.
17:46:38 INFO  : System reset is completed.
17:46:41 INFO  : 'after 3000' command is executed.
17:46:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:46:47 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
17:46:47 INFO  : Context for 'APU' is selected.
17:46:47 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
17:46:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:47 INFO  : Context for 'APU' is selected.
17:46:47 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
17:46:48 INFO  : 'psu_init' command is executed.
17:46:49 INFO  : 'after 1000' command is executed.
17:46:49 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:46:50 INFO  : 'after 1000' command is executed.
17:46:50 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:46:50 INFO  : 'catch {psu_protection}' command is executed.
17:46:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:46:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:46:51 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
17:46:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:46:51 INFO  : 'con' command is executed.
17:46:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:46:51 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:47:57 INFO  : Disconnected from the channel tcfchan#14.
17:47:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:47:59 INFO  : 'jtag frequency' command is executed.
17:47:59 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:47:59 INFO  : Context for 'APU' is selected.
17:48:00 INFO  : System reset is completed.
17:48:03 INFO  : 'after 3000' command is executed.
17:48:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:48:08 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
17:48:08 INFO  : Context for 'APU' is selected.
17:48:08 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
17:48:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:08 INFO  : Context for 'APU' is selected.
17:48:08 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
17:48:09 INFO  : 'psu_init' command is executed.
17:48:10 INFO  : 'after 1000' command is executed.
17:48:10 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:48:11 INFO  : 'after 1000' command is executed.
17:48:11 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:48:11 INFO  : 'catch {psu_protection}' command is executed.
17:48:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:48:12 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
17:48:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:12 INFO  : 'con' command is executed.
17:48:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:48:12 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:57:43 INFO  : Disconnected from the channel tcfchan#15.
17:57:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:44 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:57:44 INFO  : 'jtag frequency' command is executed.
17:57:44 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:57:44 INFO  : Context for 'APU' is selected.
17:57:45 INFO  : System reset is completed.
17:57:48 INFO  : 'after 3000' command is executed.
17:57:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:57:53 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
17:57:53 INFO  : Context for 'APU' is selected.
17:57:53 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
17:57:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:53 INFO  : Context for 'APU' is selected.
17:57:53 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
17:57:54 INFO  : 'psu_init' command is executed.
17:57:55 INFO  : 'after 1000' command is executed.
17:57:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:57:56 INFO  : 'after 1000' command is executed.
17:57:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:57:56 INFO  : 'catch {psu_protection}' command is executed.
17:57:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:57:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:57:57 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
17:57:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:57:57 INFO  : 'con' command is executed.
17:57:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:57:57 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:00:56 INFO  : Disconnected from the channel tcfchan#16.
18:00:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:01:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:01:12 INFO  : 'jtag frequency' command is executed.
18:01:12 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:01:12 INFO  : Context for 'APU' is selected.
18:01:13 INFO  : System reset is completed.
18:01:16 INFO  : 'after 3000' command is executed.
18:01:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:01:20 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
18:01:21 INFO  : Context for 'APU' is selected.
18:01:21 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
18:01:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:21 INFO  : Context for 'APU' is selected.
18:01:21 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
18:01:21 INFO  : 'psu_init' command is executed.
18:01:22 INFO  : 'after 1000' command is executed.
18:01:22 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:01:23 INFO  : 'after 1000' command is executed.
18:01:24 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:01:24 INFO  : 'catch {psu_protection}' command is executed.
18:01:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:01:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:01:24 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
18:01:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:01:24 INFO  : 'con' command is executed.
18:01:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:01:24 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:03:43 INFO  : Disconnected from the channel tcfchan#17.
18:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:44 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:03:44 INFO  : 'jtag frequency' command is executed.
18:03:44 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:03:44 INFO  : Context for 'APU' is selected.
18:03:45 INFO  : System reset is completed.
18:03:48 INFO  : 'after 3000' command is executed.
18:03:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:03:54 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
18:03:54 INFO  : Context for 'APU' is selected.
18:03:54 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
18:03:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:54 INFO  : Context for 'APU' is selected.
18:03:54 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
18:03:55 INFO  : 'psu_init' command is executed.
18:03:56 INFO  : 'after 1000' command is executed.
18:03:56 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:03:57 INFO  : 'after 1000' command is executed.
18:03:57 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:03:57 INFO  : 'catch {psu_protection}' command is executed.
18:03:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:03:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:03:58 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
18:03:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:03:58 INFO  : 'con' command is executed.
18:03:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:03:58 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:06:52 INFO  : Disconnected from the channel tcfchan#18.
18:06:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:06:53 INFO  : 'jtag frequency' command is executed.
18:06:53 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:06:53 INFO  : Context for 'APU' is selected.
18:06:54 INFO  : System reset is completed.
18:06:57 INFO  : 'after 3000' command is executed.
18:06:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:07:03 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
18:07:03 INFO  : Context for 'APU' is selected.
18:07:03 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
18:07:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:03 INFO  : Context for 'APU' is selected.
18:07:03 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
18:07:04 INFO  : 'psu_init' command is executed.
18:07:05 INFO  : 'after 1000' command is executed.
18:07:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:07:06 INFO  : 'after 1000' command is executed.
18:07:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:07:06 INFO  : 'catch {psu_protection}' command is executed.
18:07:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:07:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:07:06 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
18:07:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:07:07 INFO  : 'con' command is executed.
18:07:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:07:07 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:07:51 INFO  : Disconnected from the channel tcfchan#19.
18:07:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:52 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:07:52 INFO  : 'jtag frequency' command is executed.
18:07:52 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:07:52 INFO  : Context for 'APU' is selected.
18:07:53 INFO  : System reset is completed.
18:07:56 INFO  : 'after 3000' command is executed.
18:07:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:08:02 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
18:08:02 INFO  : Context for 'APU' is selected.
18:08:02 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
18:08:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:02 INFO  : Context for 'APU' is selected.
18:08:02 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
18:08:03 INFO  : 'psu_init' command is executed.
18:08:04 INFO  : 'after 1000' command is executed.
18:08:04 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:08:05 INFO  : 'after 1000' command is executed.
18:08:05 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:08:05 INFO  : 'catch {psu_protection}' command is executed.
18:08:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:08:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:08:06 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
18:08:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:08:06 INFO  : 'con' command is executed.
18:08:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:08:06 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:09:19 INFO  : Disconnected from the channel tcfchan#20.
18:13:03 INFO  : Registering command handlers for SDK TCF services
18:13:04 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
18:13:06 INFO  : XSCT server has started successfully.
18:13:06 INFO  : Successfully done setting XSCT server connection channel  
18:13:07 INFO  : Successfully done setting SDK workspace  
18:13:07 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
18:13:07 INFO  : Checking for hwspec changes in the project Test_led2.
18:13:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:13:31 INFO  : 'jtag frequency' command is executed.
18:13:31 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:13:31 INFO  : Context for 'APU' is selected.
18:13:32 INFO  : System reset is completed.
18:13:35 INFO  : 'after 3000' command is executed.
18:13:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:13:39 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
18:13:39 INFO  : Context for 'APU' is selected.
18:13:39 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
18:13:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:39 INFO  : Context for 'APU' is selected.
18:13:39 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
18:13:40 INFO  : 'psu_init' command is executed.
18:13:41 INFO  : 'after 1000' command is executed.
18:13:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:13:42 INFO  : 'after 1000' command is executed.
18:13:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:13:42 INFO  : 'catch {psu_protection}' command is executed.
18:13:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:13:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:13:43 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
18:13:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:13:43 INFO  : 'con' command is executed.
18:13:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:13:43 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:18:30 INFO  : Disconnected from the channel tcfchan#1.
18:18:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:18:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:53 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  3396 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

18:18:53 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
18:18:54 INFO  : XSCT server has started successfully.
18:18:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:19:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:20 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:19:20 INFO  : 'jtag frequency' command is executed.
18:19:20 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:19:20 INFO  : Context for 'APU' is selected.
18:19:21 INFO  : System reset is completed.
18:19:24 INFO  : 'after 3000' command is executed.
18:19:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:19:27 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
18:19:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:27 INFO  : Context for 'APU' is selected.
18:19:27 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
18:19:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:28 INFO  : Context for 'APU' is selected.
18:19:28 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
18:19:28 INFO  : 'psu_init' command is executed.
18:19:29 INFO  : 'after 1000' command is executed.
18:19:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:19:30 INFO  : 'after 1000' command is executed.
18:19:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:19:31 INFO  : 'catch {psu_protection}' command is executed.
18:19:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:19:31 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
18:19:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:32 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:19:32 INFO  : 'con' command is executed.
18:19:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:19:32 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:19:32 INFO  : 'jtag frequency' command is executed.
18:19:32 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:19:32 INFO  : Context for 'APU' is selected.
18:19:33 INFO  : System reset is completed.
18:19:36 INFO  : 'after 3000' command is executed.
18:19:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:19:43 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
18:19:43 INFO  : Context for 'APU' is selected.
18:19:43 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
18:19:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:43 INFO  : Context for 'APU' is selected.
18:19:43 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
18:19:44 INFO  : 'psu_init' command is executed.
18:19:45 INFO  : 'after 1000' command is executed.
18:19:45 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:19:46 INFO  : 'after 1000' command is executed.
18:19:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:19:46 INFO  : 'catch {psu_protection}' command is executed.
18:19:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:19:47 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
18:19:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:47 INFO  : 'con' command is executed.
18:19:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:19:47 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:23:48 INFO  : Disconnected from the channel tcfchan#1.
18:23:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:55 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  4841 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

18:23:55 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
18:23:56 INFO  : XSCT server has started successfully.
18:23:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:24:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:24:16 INFO  : 'jtag frequency' command is executed.
18:24:16 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:24:16 INFO  : Context for 'APU' is selected.
18:24:17 INFO  : System reset is completed.
18:24:20 INFO  : 'after 3000' command is executed.
18:24:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:24:23 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
18:24:23 INFO  : Context for 'APU' is selected.
18:24:24 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
18:24:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:24 INFO  : Context for 'APU' is selected.
18:24:24 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
18:24:25 INFO  : 'psu_init' command is executed.
18:24:26 INFO  : 'after 1000' command is executed.
18:24:26 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:24:27 INFO  : 'after 1000' command is executed.
18:24:27 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:24:27 INFO  : 'catch {psu_protection}' command is executed.
18:24:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:24:27 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
18:24:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:28 INFO  : 'con' command is executed.
18:24:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:24:28 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:26:29 INFO  : Disconnected from the channel tcfchan#1.
18:26:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:37 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  9770 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

18:26:37 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
18:26:38 INFO  : XSCT server has started successfully.
18:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:52 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:26:52 INFO  : 'jtag frequency' command is executed.
18:26:52 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:26:52 INFO  : Context for 'APU' is selected.
18:26:53 INFO  : System reset is completed.
18:26:56 INFO  : 'after 3000' command is executed.
18:26:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:27:01 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
18:27:01 INFO  : Context for 'APU' is selected.
18:27:02 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
18:27:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:02 INFO  : Context for 'APU' is selected.
18:27:02 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
18:27:03 INFO  : 'psu_init' command is executed.
18:27:04 INFO  : 'after 1000' command is executed.
18:27:04 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:27:05 INFO  : 'after 1000' command is executed.
18:27:05 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:27:05 INFO  : 'catch {psu_protection}' command is executed.
18:27:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:27:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:27:05 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
18:27:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:27:05 INFO  : 'con' command is executed.
18:27:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:27:05 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:27:57 INFO  : Disconnected from the channel tcfchan#1.
18:27:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:05 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 10944 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

18:28:05 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
18:28:06 INFO  : XSCT server has started successfully.
18:28:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:28:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:28:21 INFO  : 'jtag frequency' command is executed.
18:28:21 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:28:21 INFO  : Context for 'APU' is selected.
18:28:22 INFO  : System reset is completed.
18:28:25 INFO  : 'after 3000' command is executed.
18:28:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:28:29 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
18:28:29 INFO  : Context for 'APU' is selected.
18:28:29 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
18:28:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:29 INFO  : Context for 'APU' is selected.
18:28:29 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
18:28:30 INFO  : 'psu_init' command is executed.
18:28:31 INFO  : 'after 1000' command is executed.
18:28:31 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:28:32 INFO  : 'after 1000' command is executed.
18:28:32 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:28:32 INFO  : 'catch {psu_protection}' command is executed.
18:28:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:28:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:28:33 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
18:28:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:28:33 INFO  : 'con' command is executed.
18:28:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:28:33 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:31:31 INFO  : Disconnected from the channel tcfchan#1.
20:36:05 INFO  : Registering command handlers for SDK TCF services
20:36:06 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
20:36:08 INFO  : XSCT server has started successfully.
20:36:08 INFO  : Successfully done setting XSCT server connection channel  
20:36:08 INFO  : Successfully done setting SDK workspace  
20:36:08 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
20:36:08 INFO  : Checking for hwspec changes in the project Test_led2.
20:37:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:37:01 INFO  : 'jtag frequency' command is executed.
20:37:01 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:37:01 INFO  : Context for 'APU' is selected.
20:37:02 INFO  : System reset is completed.
20:37:05 INFO  : 'after 3000' command is executed.
20:37:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:37:10 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
20:37:10 INFO  : Context for 'APU' is selected.
20:37:10 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
20:37:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:10 INFO  : Context for 'APU' is selected.
20:37:10 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
20:37:11 INFO  : 'psu_init' command is executed.
20:37:12 INFO  : 'after 1000' command is executed.
20:37:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:37:13 INFO  : 'after 1000' command is executed.
20:37:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:37:13 INFO  : 'catch {psu_protection}' command is executed.
20:37:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:37:14 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
20:37:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:14 INFO  : 'con' command is executed.
20:37:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

20:37:14 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:12:03 INFO  : Registering command handlers for SDK TCF services
12:12:04 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
12:12:06 INFO  : XSCT server has started successfully.
12:12:07 INFO  : Successfully done setting XSCT server connection channel  
12:12:07 INFO  : Successfully done setting SDK workspace  
12:12:07 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
12:12:07 INFO  : Checking for hwspec changes in the project Test_led2.
13:57:57 ERROR : (XSDB Server)Terminato

09:45:06 INFO  : Registering command handlers for SDK TCF services
09:45:07 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
09:45:09 INFO  : XSCT server has started successfully.
09:45:10 INFO  : Successfully done setting XSCT server connection channel  
09:45:10 INFO  : Successfully done setting SDK workspace  
09:45:10 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
09:45:10 INFO  : Checking for hwspec changes in the project Test_led2.
09:45:33 INFO  : Registering command handlers for SDK TCF services
09:45:34 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
09:45:36 INFO  : XSCT server has started successfully.
09:45:36 INFO  : Successfully done setting XSCT server connection channel  
09:45:36 INFO  : Successfully done setting SDK workspace  
09:45:36 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
09:45:36 INFO  : Checking for hwspec changes in the project Test_led2.
09:47:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:47:59 INFO  : 'jtag frequency' command is executed.
09:47:59 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:47:59 INFO  : Context for 'APU' is selected.
09:48:00 INFO  : System reset is completed.
09:48:03 INFO  : 'after 3000' command is executed.
09:48:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
09:48:06 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
09:48:06 INFO  : Context for 'APU' is selected.
09:48:07 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
09:48:07 INFO  : 'configparams force-mem-access 1' command is executed.
09:48:07 INFO  : Context for 'APU' is selected.
09:48:07 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
09:48:07 INFO  : 'psu_init' command is executed.
09:48:08 INFO  : 'after 1000' command is executed.
09:48:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:48:09 INFO  : 'after 1000' command is executed.
09:48:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:48:09 INFO  : 'catch {psu_protection}' command is executed.
09:48:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:48:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:48:10 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
09:48:10 INFO  : 'configparams force-mem-access 0' command is executed.
09:48:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

09:48:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:48:10 INFO  : 'con' command is executed.
09:48:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

09:48:10 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
09:52:10 INFO  : Disconnected from the channel tcfchan#1.
09:52:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:52:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:32 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  7015 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

09:52:32 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
09:52:33 INFO  : XSCT server has started successfully.
09:52:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:52:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:45 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:52:45 INFO  : 'jtag frequency' command is executed.
09:52:45 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:52:45 INFO  : Context for 'APU' is selected.
09:52:46 INFO  : System reset is completed.
09:52:49 INFO  : 'after 3000' command is executed.
09:52:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
09:52:52 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
09:52:52 INFO  : Context for 'APU' is selected.
09:52:53 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
09:52:53 INFO  : 'configparams force-mem-access 1' command is executed.
09:52:53 INFO  : Context for 'APU' is selected.
09:52:53 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
09:52:53 INFO  : 'psu_init' command is executed.
09:52:54 INFO  : 'after 1000' command is executed.
09:52:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:52:55 INFO  : 'after 1000' command is executed.
09:52:55 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:52:56 INFO  : 'catch {psu_protection}' command is executed.
09:52:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:52:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:52:56 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
09:52:56 INFO  : 'configparams force-mem-access 0' command is executed.
09:52:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

09:52:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:52:56 INFO  : 'con' command is executed.
09:52:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

09:52:56 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
09:53:58 INFO  : Disconnected from the channel tcfchan#1.
09:53:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:54:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:17 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  7884 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

09:54:17 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
09:54:18 INFO  : XSCT server has started successfully.
09:54:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:54:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:54:31 INFO  : 'jtag frequency' command is executed.
09:54:31 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:54:31 INFO  : Context for 'APU' is selected.
09:54:32 INFO  : System reset is completed.
09:54:35 INFO  : 'after 3000' command is executed.
09:54:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
09:54:38 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
09:54:38 INFO  : Context for 'APU' is selected.
09:54:39 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
09:54:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:54:39 INFO  : Context for 'APU' is selected.
09:54:39 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
09:54:39 INFO  : 'psu_init' command is executed.
09:54:40 INFO  : 'after 1000' command is executed.
09:54:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:54:41 INFO  : 'after 1000' command is executed.
09:54:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:54:41 INFO  : 'catch {psu_protection}' command is executed.
09:54:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:54:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:54:42 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
09:54:42 INFO  : 'configparams force-mem-access 0' command is executed.
09:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

09:54:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:54:42 INFO  : 'con' command is executed.
09:54:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

09:54:42 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
09:58:12 INFO  : Disconnected from the channel tcfchan#1.
09:58:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:58:19 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  8094 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

09:58:19 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
09:58:20 INFO  : XSCT server has started successfully.
09:58:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:58:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:58:32 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:58:32 INFO  : 'jtag frequency' command is executed.
09:58:32 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:58:32 INFO  : Context for 'APU' is selected.
09:58:33 INFO  : System reset is completed.
09:58:36 INFO  : 'after 3000' command is executed.
09:58:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
09:58:39 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
09:58:39 INFO  : Context for 'APU' is selected.
09:58:39 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
09:58:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:58:39 INFO  : Context for 'APU' is selected.
09:58:39 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
09:58:40 INFO  : 'psu_init' command is executed.
09:58:41 INFO  : 'after 1000' command is executed.
09:58:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:58:42 INFO  : 'after 1000' command is executed.
09:58:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:58:42 INFO  : 'catch {psu_protection}' command is executed.
09:58:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:58:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:58:43 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
09:58:43 INFO  : 'configparams force-mem-access 0' command is executed.
09:58:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

09:58:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:58:43 INFO  : 'con' command is executed.
09:58:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

09:58:43 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:07:14 INFO  : Disconnected from the channel tcfchan#1.
10:07:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:21 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  8697 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

10:07:21 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
10:07:22 INFO  : XSCT server has started successfully.
10:07:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:07:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:39 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:07:39 INFO  : 'jtag frequency' command is executed.
10:07:39 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:07:39 INFO  : Context for 'APU' is selected.
10:07:40 INFO  : System reset is completed.
10:07:43 INFO  : 'after 3000' command is executed.
10:07:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:07:49 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
10:07:49 INFO  : Context for 'APU' is selected.
10:07:49 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
10:07:49 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:49 INFO  : Context for 'APU' is selected.
10:07:49 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
10:07:50 INFO  : 'psu_init' command is executed.
10:07:51 INFO  : 'after 1000' command is executed.
10:07:51 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:07:52 INFO  : 'after 1000' command is executed.
10:07:52 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:07:52 INFO  : 'catch {psu_protection}' command is executed.
10:07:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:07:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:07:53 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
10:07:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:07:53 INFO  : 'con' command is executed.
10:07:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:07:53 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:09:22 INFO  : Disconnected from the channel tcfchan#1.
10:09:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:30 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  9344 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

10:09:30 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
10:09:31 INFO  : XSCT server has started successfully.
10:09:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:09:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:50 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:09:50 INFO  : 'jtag frequency' command is executed.
10:09:50 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:09:50 INFO  : Context for 'APU' is selected.
10:09:51 INFO  : System reset is completed.
10:09:54 INFO  : 'after 3000' command is executed.
10:09:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:09:57 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
10:09:57 INFO  : Context for 'APU' is selected.
10:09:57 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
10:09:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:57 INFO  : Context for 'APU' is selected.
10:09:57 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
10:09:58 INFO  : 'psu_init' command is executed.
10:09:59 INFO  : 'after 1000' command is executed.
10:09:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:10:00 INFO  : 'after 1000' command is executed.
10:10:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:10:00 INFO  : 'catch {psu_protection}' command is executed.
10:10:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:10:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:10:01 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
10:10:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:10:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

10:10:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:10:01 INFO  : 'con' command is executed.
10:10:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:10:01 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:11:34 INFO  : Disconnected from the channel tcfchan#1.
10:11:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:42 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  9588 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

10:11:42 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
10:11:43 INFO  : XSCT server has started successfully.
10:11:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:11:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:11:56 INFO  : 'jtag frequency' command is executed.
10:11:56 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:11:56 INFO  : Context for 'APU' is selected.
10:11:57 INFO  : System reset is completed.
10:12:00 INFO  : 'after 3000' command is executed.
10:12:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:12:03 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
10:12:03 INFO  : Context for 'APU' is selected.
10:12:04 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
10:12:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:12:04 INFO  : Context for 'APU' is selected.
10:12:04 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
10:12:04 INFO  : 'psu_init' command is executed.
10:12:05 INFO  : 'after 1000' command is executed.
10:12:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:12:06 INFO  : 'after 1000' command is executed.
10:12:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:12:06 INFO  : 'catch {psu_protection}' command is executed.
10:12:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:12:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:12:07 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
10:12:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:12:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

10:12:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:12:07 INFO  : 'con' command is executed.
10:12:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:12:07 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:11:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595409057000,  Project:1595256705000
11:11:14 INFO  : Project Test_led2's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:11:16 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf into /Test_led2/system.hdf.
11:11:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:11:34 INFO  : 
11:11:35 INFO  : Updating hardware inferred compiler options for sw_reset_prova.
11:11:35 INFO  : Clearing existing target manager status.
11:11:35 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
11:11:36 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
11:11:36 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
11:11:36 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:11:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:12:28 INFO  : Disconnected from the channel tcfchan#1.
11:12:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:12:30 INFO  : 'jtag frequency' command is executed.
11:12:30 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:12:30 INFO  : Context for 'APU' is selected.
11:12:31 INFO  : System reset is completed.
11:12:34 INFO  : 'after 3000' command is executed.
11:12:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:12:39 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
11:12:39 INFO  : Context for 'APU' is selected.
11:12:40 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
11:12:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:40 INFO  : Context for 'APU' is selected.
11:12:40 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
11:12:41 INFO  : 'psu_init' command is executed.
11:12:42 INFO  : 'after 1000' command is executed.
11:12:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:12:43 INFO  : 'after 1000' command is executed.
11:12:43 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:12:43 INFO  : 'catch {psu_protection}' command is executed.
11:12:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:12:44 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
11:12:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:44 INFO  : 'con' command is executed.
11:12:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:12:44 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:13:11 INFO  : Disconnected from the channel tcfchan#2.
11:13:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:19 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
11:13:21 INFO  : XSCT server has started successfully.
11:13:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:13:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:13:35 INFO  : 'jtag frequency' command is executed.
11:13:35 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:13:35 INFO  : Context for 'APU' is selected.
11:13:36 INFO  : System reset is completed.
11:13:39 INFO  : 'after 3000' command is executed.
11:13:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:13:42 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
11:13:42 INFO  : Context for 'APU' is selected.
11:13:43 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
11:13:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:43 INFO  : Context for 'APU' is selected.
11:13:43 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
11:13:43 INFO  : 'psu_init' command is executed.
11:13:44 INFO  : 'after 1000' command is executed.
11:13:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:13:45 INFO  : 'after 1000' command is executed.
11:13:45 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:13:46 INFO  : 'catch {psu_protection}' command is executed.
11:13:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:13:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:13:46 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
11:13:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:13:46 INFO  : 'con' command is executed.
11:13:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:13:46 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:07:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595412426000,  Project:1595409057000
12:07:21 INFO  : Project Test_led2's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:07:23 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf into /Test_led2/system.hdf.
12:07:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:07:53 INFO  : 
12:07:53 INFO  : Updating hardware inferred compiler options for sw_reset_prova.
12:07:53 INFO  : Clearing existing target manager status.
12:07:53 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
12:07:54 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
12:07:54 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
12:07:54 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
12:07:54 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:07:56 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:08:32 INFO  : Disconnected from the channel tcfchan#1.
12:08:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:34 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:08:34 INFO  : 'jtag frequency' command is executed.
12:08:34 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:08:34 INFO  : Context for 'APU' is selected.
12:08:35 INFO  : System reset is completed.
12:08:38 INFO  : 'after 3000' command is executed.
12:08:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:08:41 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
12:08:41 INFO  : Context for 'APU' is selected.
12:08:42 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
12:08:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:42 INFO  : Context for 'APU' is selected.
12:08:42 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
12:08:43 INFO  : 'psu_init' command is executed.
12:08:44 INFO  : 'after 1000' command is executed.
12:08:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:08:45 INFO  : 'after 1000' command is executed.
12:08:45 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:08:45 INFO  : 'catch {psu_protection}' command is executed.
12:08:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:08:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:08:45 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
12:08:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:08:46 INFO  : 'con' command is executed.
12:08:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:08:46 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:10:01 INFO  : Disconnected from the channel tcfchan#2.
17:15:29 INFO  : Registering command handlers for SDK TCF services
17:15:30 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:15:33 INFO  : XSCT server has started successfully.
17:15:33 INFO  : Successfully done setting XSCT server connection channel  
17:15:33 INFO  : Successfully done setting SDK workspace  
17:15:33 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
17:15:33 INFO  : Checking for hwspec changes in the project Test_led2.
17:15:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595430168000,  Project:1595412426000
17:15:41 INFO  : The hardware specification for project 'Test_led2' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
17:15:41 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf into /Test_led2/system.hdf.
17:15:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:15:54 INFO  : 
17:15:55 INFO  : Updating hardware inferred compiler options for sw_reset_prova.
17:15:56 INFO  : Clearing existing target manager status.
17:16:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:40 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:16:40 INFO  : 'jtag frequency' command is executed.
17:16:40 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:16:40 INFO  : Context for 'APU' is selected.
17:16:41 INFO  : System reset is completed.
17:16:44 INFO  : 'after 3000' command is executed.
17:16:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:16:47 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit"
17:16:47 INFO  : Context for 'APU' is selected.
17:16:47 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf'.
17:16:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:47 INFO  : Context for 'APU' is selected.
17:16:47 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl' is done.
17:16:48 INFO  : 'psu_init' command is executed.
17:16:49 INFO  : 'after 1000' command is executed.
17:16:49 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:16:50 INFO  : 'after 1000' command is executed.
17:16:50 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:16:50 INFO  : 'catch {psu_protection}' command is executed.
17:16:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:16:51 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
17:16:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/Test_led2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:51 INFO  : 'con' command is executed.
17:16:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:16:51 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:19:02 INFO  : Project 'dioP' created. You can now create BSPs and application projects targeting this hardware platform.
17:20:13 INFO  : Refreshed build settings on project sw_reset_prova
17:25:28 INFO  : Disconnected from the channel tcfchan#1.
17:25:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:25:30 INFO  : 'jtag frequency' command is executed.
17:25:30 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:25:30 INFO  : Context for 'APU' is selected.
17:25:31 INFO  : System reset is completed.
17:25:34 INFO  : 'after 3000' command is executed.
17:25:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:25:37 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
17:25:37 INFO  : Context for 'APU' is selected.
17:25:37 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
17:25:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:37 INFO  : Context for 'APU' is selected.
17:25:37 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
17:25:38 INFO  : 'psu_init' command is executed.
17:25:39 INFO  : 'after 1000' command is executed.
17:25:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:25:40 INFO  : 'after 1000' command is executed.
17:25:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:25:40 INFO  : 'catch {psu_protection}' command is executed.
17:25:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:25:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:25:41 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
17:25:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:25:41 INFO  : 'con' command is executed.
17:25:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:25:41 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:30:40 INFO  : Project 'prova_MICH' created. You can now create BSPs and application projects targeting this hardware platform.
17:33:50 INFO  : Disconnected from the channel tcfchan#2.
17:33:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:51 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:33:51 INFO  : 'jtag frequency' command is executed.
17:33:51 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:33:51 INFO  : Context for 'APU' is selected.
17:33:52 INFO  : System reset is completed.
17:33:55 INFO  : 'after 3000' command is executed.
17:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:33:58 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/design_1_wrapper.bit"
17:33:58 INFO  : Context for 'APU' is selected.
17:33:59 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/system.hdf'.
17:33:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:59 INFO  : Context for 'APU' is selected.
17:33:59 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/psu_init.tcl' is done.
17:34:00 INFO  : 'psu_init' command is executed.
17:34:01 INFO  : 'after 1000' command is executed.
17:34:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:34:02 INFO  : 'after 1000' command is executed.
17:34:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:34:02 INFO  : 'catch {psu_protection}' command is executed.
17:34:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:34:02 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/MICH/Debug/MICH.elf' is downloaded to processor 'psu_cortexa53_0'.
17:34:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/MICH/Debug/MICH.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:03 INFO  : 'con' command is executed.
17:34:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:34:03 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_mich.elf_on_local.tcl'
17:35:03 INFO  : Disconnected from the channel tcfchan#3.
17:35:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:35:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:35:18 INFO  : 'jtag frequency' command is executed.
17:35:18 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:35:21 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (AXI AP transaction error, DAP status 30000021)
17:35:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
----------------End of Script----------------

17:35:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:35:28 INFO  : 'jtag frequency' command is executed.
17:35:28 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:35:31 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (AXI AP transaction error, DAP status 30000021)
17:35:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
----------------End of Script----------------

17:35:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:35:46 INFO  : 'jtag frequency' command is executed.
17:35:46 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:35:46 INFO  : Context for 'APU' is selected.
17:35:47 INFO  : System reset is completed.
17:35:50 INFO  : 'after 3000' command is executed.
17:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:35:53 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/design_1_wrapper.bit"
17:35:53 INFO  : Context for 'APU' is selected.
17:35:53 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/system.hdf'.
17:35:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:53 INFO  : Context for 'APU' is selected.
17:35:53 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/psu_init.tcl' is done.
17:35:54 INFO  : 'psu_init' command is executed.
17:35:55 INFO  : 'after 1000' command is executed.
17:35:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:35:56 INFO  : 'after 1000' command is executed.
17:35:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:35:56 INFO  : 'catch {psu_protection}' command is executed.
17:35:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:35:57 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/MICH/Debug/MICH.elf' is downloaded to processor 'psu_cortexa53_0'.
17:35:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/MICH/Debug/MICH.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:57 INFO  : 'con' command is executed.
17:35:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:35:57 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_mich.elf_on_local.tcl'
17:36:17 INFO  : Disconnected from the channel tcfchan#4.
17:36:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:36:19 INFO  : 'jtag frequency' command is executed.
17:36:19 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:36:19 INFO  : Context for 'APU' is selected.
17:36:19 INFO  : System reset is completed.
17:36:22 INFO  : 'after 3000' command is executed.
17:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:36:26 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/design_1_wrapper.bit"
17:36:26 INFO  : Context for 'APU' is selected.
17:36:26 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/system.hdf'.
17:36:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:26 INFO  : Context for 'APU' is selected.
17:36:26 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/psu_init.tcl' is done.
17:36:26 INFO  : 'psu_init' command is executed.
17:36:27 INFO  : 'after 1000' command is executed.
17:36:28 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:36:29 INFO  : 'after 1000' command is executed.
17:36:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:36:29 INFO  : 'catch {psu_protection}' command is executed.
17:36:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:36:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:36:29 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/MICH/Debug/MICH.elf' is downloaded to processor 'psu_cortexa53_0'.
17:36:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/MICH/Debug/MICH.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:36:29 INFO  : 'con' command is executed.
17:36:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:36:29 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_mich.elf_on_local.tcl'
17:59:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595433523000,  Project:1595430168000
17:59:03 INFO  : Project dioP's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:59:06 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf into /dioP/system.hdf.
17:59:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:59:20 INFO  : 
17:59:21 INFO  : Updating hardware inferred compiler options for provadioP.
17:59:22 INFO  : Updating hardware inferred compiler options for sw_reset_prova.
17:59:22 INFO  : Clearing existing target manager status.
17:59:22 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
17:59:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:59:26 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:00:01 INFO  : Disconnected from the channel tcfchan#5.
18:00:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:04 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:00:04 INFO  : 'jtag frequency' command is executed.
18:00:04 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:00:07 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (AXI AP transaction error, DAP status 30000021)
18:00:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
----------------End of Script----------------

18:00:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:17 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:00:17 INFO  : 'jtag frequency' command is executed.
18:00:17 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:00:17 INFO  : Context for 'APU' is selected.
18:00:17 INFO  : System reset is completed.
18:00:21 INFO  : 'after 3000' command is executed.
18:00:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:00:24 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
18:00:24 INFO  : Context for 'APU' is selected.
18:00:24 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
18:00:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:24 INFO  : Context for 'APU' is selected.
18:00:24 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
18:00:25 INFO  : 'psu_init' command is executed.
18:00:26 INFO  : 'after 1000' command is executed.
18:00:26 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:00:27 INFO  : 'after 1000' command is executed.
18:00:27 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:00:27 INFO  : 'catch {psu_protection}' command is executed.
18:00:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:00:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:00:28 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
18:00:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:00:28 INFO  : 'con' command is executed.
18:00:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:00:28 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:23:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595434992000,  Project:1595431796000
18:23:23 INFO  : Project prova_MICH's source hardware specification located at /home/kidre/Scaricati/design_1_mich.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:23:25 INFO  : Copied contents of /home/kidre/Scaricati/design_1_mich.hdf into /prova_MICH/system.hdf.
18:23:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:23:39 INFO  : 
18:23:40 INFO  : Updating hardware inferred compiler options for MICH.
18:23:40 INFO  : Clearing existing target manager status.
18:23:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:23:41 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:24:27 INFO  : Disconnected from the channel tcfchan#6.
18:24:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:29 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:24:29 INFO  : 'jtag frequency' command is executed.
18:24:29 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:24:29 INFO  : Context for 'APU' is selected.
18:24:30 INFO  : System reset is completed.
18:24:33 INFO  : 'after 3000' command is executed.
18:24:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:24:36 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/design_1_wrapper.bit"
18:24:36 INFO  : Context for 'APU' is selected.
18:24:36 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/system.hdf'.
18:24:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:36 INFO  : Context for 'APU' is selected.
18:24:36 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/psu_init.tcl' is done.
18:24:37 INFO  : 'psu_init' command is executed.
18:24:38 INFO  : 'after 1000' command is executed.
18:24:38 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:24:39 INFO  : 'after 1000' command is executed.
18:24:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:24:39 INFO  : 'catch {psu_protection}' command is executed.
18:24:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:24:40 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/MICH/Debug/MICH.elf' is downloaded to processor 'psu_cortexa53_0'.
18:24:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/MICH/Debug/MICH.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:40 INFO  : 'con' command is executed.
18:24:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:24:40 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_mich.elf_on_local.tcl'
18:24:55 INFO  : Disconnected from the channel tcfchan#7.
18:24:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:25:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:14 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:25:14 INFO  : 'jtag frequency' command is executed.
18:25:14 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:25:14 INFO  : Context for 'APU' is selected.
18:25:15 INFO  : System reset is completed.
18:25:18 INFO  : 'after 3000' command is executed.
18:25:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:25:21 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/design_1_wrapper.bit"
18:25:21 INFO  : Context for 'APU' is selected.
18:25:21 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/system.hdf'.
18:25:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:21 INFO  : Context for 'APU' is selected.
18:25:21 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/psu_init.tcl' is done.
18:25:22 INFO  : 'psu_init' command is executed.
18:25:23 INFO  : 'after 1000' command is executed.
18:25:23 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:25:24 INFO  : 'after 1000' command is executed.
18:25:24 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:25:24 INFO  : 'catch {psu_protection}' command is executed.
18:25:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:25:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:25:25 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/MICH/Debug/MICH.elf' is downloaded to processor 'psu_cortexa53_0'.
18:25:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_MICH/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/MICH/Debug/MICH.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:25:25 INFO  : 'con' command is executed.
18:25:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:25:25 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_mich.elf_on_local.tcl'
18:27:12 ERROR : (XSDB Server)Terminato

09:49:31 INFO  : Registering command handlers for SDK TCF services
09:49:32 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
09:49:34 INFO  : XSCT server has started successfully.
09:49:34 INFO  : Successfully done setting XSCT server connection channel  
09:49:34 INFO  : Successfully done setting SDK workspace  
09:49:34 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
09:49:34 INFO  : Checking for hwspec changes in the project dioP.
09:52:28 INFO  : Registering command handlers for SDK TCF services
09:52:29 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
09:52:31 INFO  : XSCT server has started successfully.
09:52:31 INFO  : Successfully done setting XSCT server connection channel  
09:52:31 INFO  : Successfully done setting SDK workspace  
09:52:31 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
09:52:31 INFO  : Checking for hwspec changes in the project dioP.
09:54:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:54:30 INFO  : 'jtag frequency' command is executed.
09:54:30 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:54:30 INFO  : Context for 'APU' is selected.
09:54:31 INFO  : System reset is completed.
09:54:34 INFO  : 'after 3000' command is executed.
09:54:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
09:54:37 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
09:54:37 INFO  : Context for 'APU' is selected.
09:54:37 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
09:54:37 INFO  : 'configparams force-mem-access 1' command is executed.
09:54:37 INFO  : Context for 'APU' is selected.
09:54:37 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
09:54:38 INFO  : 'psu_init' command is executed.
09:54:39 INFO  : 'after 1000' command is executed.
09:54:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:54:40 INFO  : 'after 1000' command is executed.
09:54:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:54:40 INFO  : 'catch {psu_protection}' command is executed.
09:54:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:54:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:54:41 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
09:54:41 INFO  : 'configparams force-mem-access 0' command is executed.
09:54:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

09:54:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:54:41 INFO  : 'con' command is executed.
09:54:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

09:54:41 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:07:33 INFO  : Project 'SORGENTI' created. You can now create BSPs and application projects targeting this hardware platform.
10:49:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_lwip202_v1_0::lwip_drc : ERROR: No Ethernet MAC cores are addressable from processor psu_cortexa53_0.  lwIP requires atleast one EMAC (xps_ethernetlite | xps_ll_temac | axi_ethernet | axi_ethernet_buffer | axi_ethernetlite | ps7_ethernet | psu_ethernet ) core  with its interrupt pin connected to the interrupt controller.

    while executing
"error "ERROR: No Ethernet MAC cores are addressable from processor $cpuname.  lwIP requires atleast one EMAC (xps_ethernetlite | xps_ll_temac | axi_et..."
    (procedure "::sw_lwip202_v1_0::lwip_drc" line 65)
    invoked from within
"::sw_lwip202_v1_0::lwip_drc lwip202"
ERROR: [Hsi 55-1440] Error(s) while running DRCs.

10:49:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

10:49:05 ERROR : Error generating bsp sources: Failed in generating sources
10:49:05 ERROR : Failed to regenerate sources for BSP project SORGENTI_bsp_1
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
10:49:08 INFO  : Refreshed build settings on project sorgenti_app
10:49:18 INFO  : No changes in MSS file content so not generating sources.
10:52:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_lwip202_v1_0::lwip_drc : ERROR: No Ethernet MAC cores are addressable from processor psu_cortexa53_0.  lwIP requires atleast one EMAC (xps_ethernetlite | xps_ll_temac | axi_ethernet | axi_ethernet_buffer | axi_ethernetlite | ps7_ethernet | psu_ethernet ) core  with its interrupt pin connected to the interrupt controller.

    while executing
"error "ERROR: No Ethernet MAC cores are addressable from processor $cpuname.  lwIP requires atleast one EMAC (xps_ethernetlite | xps_ll_temac | axi_et..."
    (procedure "::sw_lwip202_v1_0::lwip_drc" line 65)
    invoked from within
"::sw_lwip202_v1_0::lwip_drc lwip202"

10:52:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1440] Error(s) while running DRCs.

10:52:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

10:52:28 ERROR : Error generating bsp sources: Failed in generating sources
10:52:28 ERROR : Failed to generate sources for BSP project SORGENTI_bsp_1
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
10:52:37 INFO  : Refreshed build settings on project sorgenti_app
11:30:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_lwip202_v1_0::lwip_drc : ERROR: No Ethernet MAC cores are addressable from processor psu_cortexa53_0.  lwIP requires atleast one EMAC (xps_ethernetlite | xps_ll_temac | axi_ethernet | axi_ethernet_buffer | axi_ethernetlite | ps7_ethernet | psu_ethernet ) core  with its interrupt pin connected to the interrupt controller.

    while executing
"error "ERROR: No Ethernet MAC cores are addressable from processor $cpuname.  lwIP requires atleast one EMAC (xps_ethernetlite | xps_ll_temac | axi_et..."
    (procedure "::sw_lwip202_v1_0::lwip_drc" line 65)
    invoked from within
"::sw_lwip202_v1_0::lwip_drc lwip202"
ERROR: [Hsi 55-1440] Error(s) while running DRCs.

11:30:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

11:30:21 ERROR : Error generating bsp sources: Failed in generating sources
11:30:21 ERROR : Failed to generate sources for BSP project sorgenti_bsp_1
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
11:37:16 INFO  : Project 'sorgenti' created. You can now create BSPs and application projects targeting this hardware platform.
11:38:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_lwip202_v1_0::lwip_drc : ERROR: No Ethernet MAC cores are addressable from processor psu_cortexa53_0.  lwIP requires atleast one EMAC (xps_ethernetlite | xps_ll_temac | axi_ethernet | axi_ethernet_buffer | axi_ethernetlite | ps7_ethernet | psu_ethernet ) core  with its interrupt pin connected to the interrupt controller.

    while executing
"error "ERROR: No Ethernet MAC cores are addressable from processor $cpuname.  lwIP requires atleast one EMAC (xps_ethernetlite | xps_ll_temac | axi_et..."
    (procedure "::sw_lwip202_v1_0::lwip_drc" line 65)
    invoked from within
"::sw_lwip202_v1_0::lwip_drc lwip202"
ERROR: [Hsi 55-1440] Error(s) while running DRCs.

11:38:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

11:38:42 ERROR : Error generating bsp sources: Failed in generating sources
11:38:42 ERROR : Failed to generate sources for BSP project sorgenti_bsp_1
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
11:39:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_lwip202_v1_0::lwip_drc : ERROR: No Ethernet MAC cores are addressable from processor psu_cortexa53_0.  lwIP requires atleast one EMAC (xps_ethernetlite | xps_ll_temac | axi_ethernet | axi_ethernet_buffer | axi_ethernetlite | ps7_ethernet | psu_ethernet ) core  with its interrupt pin connected to the interrupt controller.

    while executing
"error "ERROR: No Ethernet MAC cores are addressable from processor $cpuname.  lwIP requires atleast one EMAC (xps_ethernetlite | xps_ll_temac | axi_et..."
    (procedure "::sw_lwip202_v1_0::lwip_drc" line 65)
    invoked from within
"::sw_lwip202_v1_0::lwip_drc lwip202"
ERROR: [Hsi 55-1440] Error(s) while running DRCs.

11:39:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

11:39:11 ERROR : Error generating bsp sources: Failed in generating sources
11:39:11 ERROR : Failed to regenerate sources for BSP project sorgenti_bsp_1
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
15:23:18 INFO  : Registering command handlers for SDK TCF services
15:23:19 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:23:21 INFO  : XSCT server has started successfully.
15:23:21 INFO  : Successfully done setting XSCT server connection channel  
15:23:21 INFO  : Successfully done setting SDK workspace  
15:23:21 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
15:23:22 INFO  : Checking for hwspec changes in the project dioP.
15:24:05 INFO  : Registering command handlers for SDK TCF services
15:24:06 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:24:08 INFO  : XSCT server has started successfully.
15:24:08 INFO  : Successfully done setting XSCT server connection channel  
15:24:08 INFO  : Successfully done setting SDK workspace  
15:24:08 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
15:24:08 INFO  : Checking for hwspec changes in the project dioP.
15:27:55 ERROR : The Hardware Project referenced by this BSP (SORGENTI_bsp_1) was not found in this workspace. As a result, this BSP will not build properly. To fix this error, please import the associated hardware project or recreate a new BSP targeting an existing hardware platform.
15:31:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:31:49 INFO  : 'jtag frequency' command is executed.
15:31:49 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:31:49 INFO  : Context for 'APU' is selected.
15:31:50 INFO  : System reset is completed.
15:31:53 INFO  : 'after 3000' command is executed.
15:31:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:31:57 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
15:31:57 INFO  : Context for 'APU' is selected.
15:31:57 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
15:31:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:57 INFO  : Context for 'APU' is selected.
15:31:57 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
15:31:58 INFO  : 'psu_init' command is executed.
15:31:59 INFO  : 'after 1000' command is executed.
15:31:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:32:00 INFO  : 'after 1000' command is executed.
15:32:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:32:00 INFO  : 'catch {psu_protection}' command is executed.
15:32:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:32:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:32:00 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sorgenti_app/Debug/sorgenti_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:32:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sorgenti_app/Debug/sorgenti_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:32:01 INFO  : 'con' command is executed.
15:32:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:32:01 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
15:32:55 INFO  : Disconnected from the channel tcfchan#1.
15:32:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:02 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  4947 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:33:02 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:33:03 INFO  : XSCT server has started successfully.
15:33:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:33:19 INFO  : 'jtag frequency' command is executed.
15:33:19 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:33:19 INFO  : Context for 'APU' is selected.
15:33:20 INFO  : System reset is completed.
15:33:23 INFO  : 'after 3000' command is executed.
15:33:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:33:26 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
15:33:26 INFO  : Context for 'APU' is selected.
15:33:26 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
15:33:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:26 INFO  : Context for 'APU' is selected.
15:33:26 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
15:33:27 INFO  : 'psu_init' command is executed.
15:33:28 INFO  : 'after 1000' command is executed.
15:33:28 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:33:29 INFO  : 'after 1000' command is executed.
15:33:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:33:29 INFO  : 'catch {psu_protection}' command is executed.
15:33:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:30 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sorgenti_app/Debug/sorgenti_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sorgenti_app/Debug/sorgenti_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:30 INFO  : 'con' command is executed.
15:33:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:33:30 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
15:34:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:43 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:34:43 INFO  : 'jtag frequency' command is executed.
15:34:43 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:34:43 INFO  : Context for 'APU' is selected.
15:34:43 INFO  : System reset is completed.
15:34:46 INFO  : 'after 3000' command is executed.
15:34:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:34:51 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
15:34:51 INFO  : Context for 'APU' is selected.
15:34:51 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
15:34:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:51 INFO  : Context for 'APU' is selected.
15:34:51 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
15:34:52 INFO  : 'psu_init' command is executed.
15:34:53 INFO  : 'after 1000' command is executed.
15:34:53 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:34:54 INFO  : 'after 1000' command is executed.
15:34:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:34:54 INFO  : 'catch {psu_protection}' command is executed.
15:34:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:34:55 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
15:34:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:55 INFO  : 'con' command is executed.
15:34:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:34:55 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:53:14 INFO  : Disconnected from the channel tcfchan#1.
15:53:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:22 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  8507 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:53:22 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:53:23 INFO  : XSCT server has started successfully.
15:53:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:53:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:53:47 INFO  : 'jtag frequency' command is executed.
15:53:47 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:53:47 INFO  : Context for 'APU' is selected.
15:53:48 INFO  : System reset is completed.
15:53:51 INFO  : 'after 3000' command is executed.
15:53:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:53:54 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
15:53:54 INFO  : Context for 'APU' is selected.
15:53:55 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
15:53:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:55 INFO  : Context for 'APU' is selected.
15:53:55 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
15:53:56 INFO  : 'psu_init' command is executed.
15:53:57 INFO  : 'after 1000' command is executed.
15:53:57 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:53:58 INFO  : 'after 1000' command is executed.
15:53:58 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:53:58 INFO  : 'catch {psu_protection}' command is executed.
15:53:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:53:59 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
15:53:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:59 INFO  : 'con' command is executed.
15:53:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:53:59 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:56:24 INFO  : Disconnected from the channel tcfchan#1.
15:56:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:31 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  9766 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:56:31 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:56:32 INFO  : XSCT server has started successfully.
15:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:56:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:56:48 INFO  : 'jtag frequency' command is executed.
15:56:48 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:56:48 INFO  : Context for 'APU' is selected.
15:56:48 INFO  : System reset is completed.
15:56:51 INFO  : 'after 3000' command is executed.
15:56:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:56:55 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
15:56:55 INFO  : Context for 'APU' is selected.
15:56:55 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
15:56:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:55 INFO  : Context for 'APU' is selected.
15:56:55 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
15:56:56 INFO  : 'psu_init' command is executed.
15:56:57 INFO  : 'after 1000' command is executed.
15:56:57 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:56:58 INFO  : 'after 1000' command is executed.
15:56:58 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:56:58 INFO  : 'catch {psu_protection}' command is executed.
15:56:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:56:59 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
15:56:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:59 INFO  : 'con' command is executed.
15:56:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:56:59 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:05:26 INFO  : Disconnected from the channel tcfchan#1.
16:05:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:34 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 10175 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

16:05:34 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:05:35 INFO  : XSCT server has started successfully.
16:05:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:05:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:51 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:05:51 INFO  : 'jtag frequency' command is executed.
16:05:51 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:05:51 INFO  : Context for 'APU' is selected.
16:05:52 INFO  : System reset is completed.
16:05:55 INFO  : 'after 3000' command is executed.
16:05:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:05:58 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
16:05:58 INFO  : Context for 'APU' is selected.
16:05:58 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
16:05:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:58 INFO  : Context for 'APU' is selected.
16:05:58 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
16:05:59 INFO  : 'psu_init' command is executed.
16:06:00 INFO  : 'after 1000' command is executed.
16:06:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:06:01 INFO  : 'after 1000' command is executed.
16:06:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:06:01 INFO  : 'catch {psu_protection}' command is executed.
16:06:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:06:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:06:02 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
16:06:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:06:02 INFO  : 'con' command is executed.
16:06:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:06:02 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:07:22 INFO  : Disconnected from the channel tcfchan#1.
16:07:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:29 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 10862 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

16:07:29 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:07:30 INFO  : XSCT server has started successfully.
16:07:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:45 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:07:45 INFO  : 'jtag frequency' command is executed.
16:07:45 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:07:45 INFO  : Context for 'APU' is selected.
16:07:45 INFO  : System reset is completed.
16:07:48 INFO  : 'after 3000' command is executed.
16:07:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:07:54 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
16:07:54 INFO  : Context for 'APU' is selected.
16:07:54 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
16:07:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:54 INFO  : Context for 'APU' is selected.
16:07:54 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
16:07:55 INFO  : 'psu_init' command is executed.
16:07:56 INFO  : 'after 1000' command is executed.
16:07:56 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:07:57 INFO  : 'after 1000' command is executed.
16:07:57 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:07:57 INFO  : 'catch {psu_protection}' command is executed.
16:07:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:07:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:07:58 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
16:07:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:07:58 INFO  : 'con' command is executed.
16:07:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:07:58 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_gpio.elf_on_local.tcl'
16:09:17 INFO  : Disconnected from the channel tcfchan#1.
16:09:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:24 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 11064 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

16:09:24 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:09:25 INFO  : XSCT server has started successfully.
16:09:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:09:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:39 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:09:39 INFO  : 'jtag frequency' command is executed.
16:09:39 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:09:39 INFO  : Context for 'APU' is selected.
16:09:40 INFO  : System reset is completed.
16:09:43 INFO  : 'after 3000' command is executed.
16:09:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:09:46 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
16:09:46 INFO  : Context for 'APU' is selected.
16:09:46 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
16:09:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:46 INFO  : Context for 'APU' is selected.
16:09:46 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
16:09:47 INFO  : 'psu_init' command is executed.
16:09:48 INFO  : 'after 1000' command is executed.
16:09:48 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:09:49 INFO  : 'after 1000' command is executed.
16:09:49 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:09:49 INFO  : 'catch {psu_protection}' command is executed.
16:09:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:09:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:09:50 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
16:09:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:09:50 INFO  : 'con' command is executed.
16:09:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:09:50 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_gpio.elf_on_local.tcl'
16:12:08 INFO  : Disconnected from the channel tcfchan#1.
16:12:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:16 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 11295 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

16:12:16 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:12:17 INFO  : XSCT server has started successfully.
16:12:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:12:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:12:35 INFO  : 'jtag frequency' command is executed.
16:12:35 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:12:36 INFO  : Context for 'APU' is selected.
16:12:36 INFO  : System reset is completed.
16:12:39 INFO  : 'after 3000' command is executed.
16:12:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:12:43 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
16:12:43 INFO  : Context for 'APU' is selected.
16:12:43 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
16:12:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:43 INFO  : Context for 'APU' is selected.
16:12:43 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
16:12:44 INFO  : 'psu_init' command is executed.
16:12:45 INFO  : 'after 1000' command is executed.
16:12:45 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:12:46 INFO  : 'after 1000' command is executed.
16:12:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:12:46 INFO  : 'catch {psu_protection}' command is executed.
16:12:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:12:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:12:47 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
16:12:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:12:47 INFO  : 'con' command is executed.
16:12:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:12:47 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_gpio.elf_on_local.tcl'
16:13:06 INFO  : Disconnected from the channel tcfchan#1.
16:13:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:14 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 14527 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

16:13:14 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:13:15 INFO  : XSCT server has started successfully.
16:13:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:13:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:13:30 INFO  : 'jtag frequency' command is executed.
16:13:30 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:13:30 INFO  : Context for 'APU' is selected.
16:13:31 INFO  : System reset is completed.
16:13:34 INFO  : 'after 3000' command is executed.
16:13:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:13:37 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
16:13:37 INFO  : Context for 'APU' is selected.
16:13:37 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
16:13:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:37 INFO  : Context for 'APU' is selected.
16:13:37 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
16:13:38 INFO  : 'psu_init' command is executed.
16:13:39 INFO  : 'after 1000' command is executed.
16:13:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:13:40 INFO  : 'after 1000' command is executed.
16:13:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:13:40 INFO  : 'catch {psu_protection}' command is executed.
16:13:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:13:41 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
16:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:41 INFO  : 'con' command is executed.
16:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:13:41 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_gpio.elf_on_local.tcl'
16:15:42 INFO  : Disconnected from the channel tcfchan#1.
16:15:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:49 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 14707 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

16:15:49 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:15:50 INFO  : XSCT server has started successfully.
16:15:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:15:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:16:03 INFO  : 'jtag frequency' command is executed.
16:16:03 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:16:03 INFO  : Context for 'APU' is selected.
16:16:04 INFO  : System reset is completed.
16:16:07 INFO  : 'after 3000' command is executed.
16:16:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:16:10 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
16:16:10 INFO  : Context for 'APU' is selected.
16:16:11 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
16:16:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:11 INFO  : Context for 'APU' is selected.
16:16:11 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
16:16:11 INFO  : 'psu_init' command is executed.
16:16:12 INFO  : 'after 1000' command is executed.
16:16:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:16:13 INFO  : 'after 1000' command is executed.
16:16:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:16:13 INFO  : 'catch {psu_protection}' command is executed.
16:16:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:16:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:16:14 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
16:16:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:16:14 INFO  : 'con' command is executed.
16:16:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:16:14 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_gpio.elf_on_local.tcl'
16:17:26 INFO  : Disconnected from the channel tcfchan#1.
16:17:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:33 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 15047 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

16:17:33 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:17:34 INFO  : XSCT server has started successfully.
16:17:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:17:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:50 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:17:50 INFO  : 'jtag frequency' command is executed.
16:17:50 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:17:50 INFO  : Context for 'APU' is selected.
16:17:51 INFO  : System reset is completed.
16:17:54 INFO  : 'after 3000' command is executed.
16:17:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:17:57 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
16:17:57 INFO  : Context for 'APU' is selected.
16:17:57 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
16:17:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:57 INFO  : Context for 'APU' is selected.
16:17:57 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
16:17:58 INFO  : 'psu_init' command is executed.
16:17:59 INFO  : 'after 1000' command is executed.
16:17:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:18:00 INFO  : 'after 1000' command is executed.
16:18:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:18:00 INFO  : 'catch {psu_protection}' command is executed.
16:18:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:18:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:18:01 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
16:18:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:18:01 INFO  : 'con' command is executed.
16:18:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:18:01 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_gpio.elf_on_local.tcl'
16:24:51 INFO  : Disconnected from the channel tcfchan#1.
16:24:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:58 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 15409 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

16:24:58 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:24:59 INFO  : XSCT server has started successfully.
16:24:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:25:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:17 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:25:17 INFO  : 'jtag frequency' command is executed.
16:25:17 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:25:17 INFO  : Context for 'APU' is selected.
16:25:18 INFO  : System reset is completed.
16:25:21 INFO  : 'after 3000' command is executed.
16:25:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:25:24 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
16:25:24 INFO  : Context for 'APU' is selected.
16:25:24 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
16:25:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:24 INFO  : Context for 'APU' is selected.
16:25:24 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
16:25:25 INFO  : 'psu_init' command is executed.
16:25:26 INFO  : 'after 1000' command is executed.
16:25:26 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:25:27 INFO  : 'after 1000' command is executed.
16:25:27 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:25:27 INFO  : 'catch {psu_protection}' command is executed.
16:25:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:25:28 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
16:25:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:28 INFO  : 'con' command is executed.
16:25:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:25:28 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_gpio.elf_on_local.tcl'
16:26:20 INFO  : Disconnected from the channel tcfchan#1.
16:26:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:27 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 16009 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

16:26:27 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:26:28 INFO  : XSCT server has started successfully.
16:26:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:26:42 INFO  : 'jtag frequency' command is executed.
16:26:42 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:26:42 INFO  : Context for 'APU' is selected.
16:26:43 INFO  : System reset is completed.
16:26:46 INFO  : 'after 3000' command is executed.
16:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:26:49 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
16:26:49 INFO  : Context for 'APU' is selected.
16:26:49 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
16:26:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:49 INFO  : Context for 'APU' is selected.
16:26:49 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
16:26:50 INFO  : 'psu_init' command is executed.
16:26:51 INFO  : 'after 1000' command is executed.
16:26:51 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:26:52 INFO  : 'after 1000' command is executed.
16:26:52 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:26:52 INFO  : 'catch {psu_protection}' command is executed.
16:26:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:26:53 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
16:26:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:53 INFO  : 'con' command is executed.
16:26:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:26:53 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_gpio.elf_on_local.tcl'
16:27:30 INFO  : Disconnected from the channel tcfchan#1.
16:27:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:37 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 16261 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

16:27:37 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:27:38 INFO  : XSCT server has started successfully.
16:27:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:27:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:52 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:27:52 INFO  : 'jtag frequency' command is executed.
16:27:52 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:27:52 INFO  : Context for 'APU' is selected.
16:27:52 INFO  : System reset is completed.
16:27:55 INFO  : 'after 3000' command is executed.
16:27:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:27:59 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
16:27:59 INFO  : Context for 'APU' is selected.
16:27:59 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
16:27:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:59 INFO  : Context for 'APU' is selected.
16:27:59 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
16:28:00 INFO  : 'psu_init' command is executed.
16:28:01 INFO  : 'after 1000' command is executed.
16:28:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:28:02 INFO  : 'after 1000' command is executed.
16:28:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:28:02 INFO  : 'catch {psu_protection}' command is executed.
16:28:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:28:03 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
16:28:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:03 INFO  : 'con' command is executed.
16:28:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:28:03 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_gpio.elf_on_local.tcl'
16:49:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595515721000,  Project:1595433523000
16:49:00 INFO  : Project dioP's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:49:02 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf into /dioP/system.hdf.
16:49:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:49:17 INFO  : 
16:49:18 INFO  : Updating hardware inferred compiler options for provadioP.
16:49:18 INFO  : Updating hardware inferred compiler options for sw_reset_prova.
16:49:18 INFO  : Clearing existing target manager status.
16:49:18 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
16:49:19 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
16:49:19 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
16:49:20 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
16:49:20 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
16:49:20 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
16:49:20 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
16:49:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:49:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:50:09 INFO  : Disconnected from the channel tcfchan#1.
16:50:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:11 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:50:11 INFO  : 'jtag frequency' command is executed.
16:50:11 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:50:11 INFO  : Context for 'APU' is selected.
16:50:12 INFO  : System reset is completed.
16:50:15 INFO  : 'after 3000' command is executed.
16:50:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:50:18 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
16:50:18 INFO  : Context for 'APU' is selected.
16:50:18 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
16:50:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:18 INFO  : Context for 'APU' is selected.
16:50:18 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
16:50:19 INFO  : 'psu_init' command is executed.
16:50:20 INFO  : 'after 1000' command is executed.
16:50:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:50:21 INFO  : 'after 1000' command is executed.
16:50:21 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:50:21 INFO  : 'catch {psu_protection}' command is executed.
16:50:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:50:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:50:22 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
16:50:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:50:22 INFO  : 'con' command is executed.
16:50:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:50:22 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_gpio.elf_on_local.tcl'
16:52:20 INFO  : Disconnected from the channel tcfchan#2.
16:52:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:28 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 16475 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

16:52:28 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:52:30 INFO  : XSCT server has started successfully.
16:52:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:52:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:50 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:52:50 INFO  : 'jtag frequency' command is executed.
16:52:50 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:52:50 INFO  : Context for 'APU' is selected.
16:52:51 INFO  : System reset is completed.
16:52:54 INFO  : 'after 3000' command is executed.
16:52:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:52:57 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit"
16:52:57 INFO  : Context for 'APU' is selected.
16:52:58 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf'.
16:52:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:58 INFO  : Context for 'APU' is selected.
16:52:58 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl' is done.
16:52:58 INFO  : 'psu_init' command is executed.
16:52:59 INFO  : 'after 1000' command is executed.
16:52:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:53:00 INFO  : 'after 1000' command is executed.
16:53:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:53:00 INFO  : 'catch {psu_protection}' command is executed.
16:53:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:53:01 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
16:53:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/dioP/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:01 INFO  : 'con' command is executed.
16:53:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:53:01 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:21:49 INFO  : Project 'gpio_isolato' created. You can now create BSPs and application projects targeting this hardware platform.
17:23:09 INFO  : Inferring section assignments and sizes from elf file: /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
17:23:17 INFO  : Successfully generated /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/src/lscript.ld.
17:23:17 INFO  : Applying linker script to all configurations of project sw_reset_prova.
17:23:17 INFO  : Setting rebuild state to true for all configurations of project sw_reset_prova.
17:23:51 INFO  : Disconnected from the channel tcfchan#1.
17:23:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:23:53 INFO  : 'jtag frequency' command is executed.
17:23:53 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:23:53 INFO  : Context for 'APU' is selected.
17:23:54 INFO  : System reset is completed.
17:23:57 INFO  : 'after 3000' command is executed.
17:23:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:24:00 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
17:24:00 INFO  : Context for 'APU' is selected.
17:24:00 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
17:24:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:00 INFO  : Context for 'APU' is selected.
17:24:00 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
17:24:01 INFO  : 'psu_init' command is executed.
17:24:02 INFO  : 'after 1000' command is executed.
17:24:02 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:24:03 INFO  : 'after 1000' command is executed.
17:24:03 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:24:03 INFO  : 'catch {psu_protection}' command is executed.
17:24:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:24:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:24:04 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
17:24:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:24:04 INFO  : 'con' command is executed.
17:24:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:24:04 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_gpio.elf_on_local.tcl'
17:25:09 INFO  : Inferring section assignments and sizes from elf file: /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
17:25:13 INFO  : Successfully generated /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/src/lscript.ld.
17:25:13 INFO  : Applying linker script to all configurations of project provadioP.
17:25:13 INFO  : Setting rebuild state to true for all configurations of project provadioP.
17:25:47 INFO  : Disconnected from the channel tcfchan#2.
17:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:55 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 20178 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

17:25:55 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:25:57 INFO  : XSCT server has started successfully.
17:25:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:26:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:26:13 INFO  : 'jtag frequency' command is executed.
17:26:13 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:26:14 INFO  : Context for 'APU' is selected.
17:26:14 INFO  : System reset is completed.
17:26:17 INFO  : 'after 3000' command is executed.
17:26:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:26:20 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
17:26:21 INFO  : Context for 'APU' is selected.
17:26:21 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
17:26:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:21 INFO  : Context for 'APU' is selected.
17:26:21 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
17:26:22 INFO  : 'psu_init' command is executed.
17:26:23 INFO  : 'after 1000' command is executed.
17:26:23 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:26:24 INFO  : 'after 1000' command is executed.
17:26:24 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:26:24 INFO  : 'catch {psu_protection}' command is executed.
17:26:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:26:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:26:25 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
17:26:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:26:25 INFO  : 'con' command is executed.
17:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:26:25 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:28:06 INFO  : Disconnected from the channel tcfchan#1.
17:28:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:13 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 24810 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

17:28:13 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:28:14 INFO  : XSCT server has started successfully.
17:28:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:28:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:27 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:28:27 INFO  : 'jtag frequency' command is executed.
17:28:27 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:28:27 INFO  : Context for 'APU' is selected.
17:28:28 INFO  : System reset is completed.
17:28:31 INFO  : 'after 3000' command is executed.
17:28:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:28:34 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
17:28:34 INFO  : Context for 'APU' is selected.
17:28:34 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
17:28:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:35 INFO  : Context for 'APU' is selected.
17:28:35 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
17:28:35 INFO  : 'psu_init' command is executed.
17:28:36 INFO  : 'after 1000' command is executed.
17:28:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:28:37 INFO  : 'after 1000' command is executed.
17:28:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:28:37 INFO  : 'catch {psu_protection}' command is executed.
17:28:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:28:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:28:38 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
17:28:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:28:38 INFO  : 'con' command is executed.
17:28:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:28:38 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:28:55 INFO  : Disconnected from the channel tcfchan#1.
17:28:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:03 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 25052 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

17:29:03 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:29:04 INFO  : XSCT server has started successfully.
17:29:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:29:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:29:54 INFO  : 'jtag frequency' command is executed.
17:29:54 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:29:54 INFO  : Context for 'APU' is selected.
17:29:55 INFO  : System reset is completed.
17:29:58 INFO  : 'after 3000' command is executed.
17:29:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:30:01 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
17:30:01 INFO  : Context for 'APU' is selected.
17:30:02 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
17:30:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:02 INFO  : Context for 'APU' is selected.
17:30:02 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
17:30:03 INFO  : 'psu_init' command is executed.
17:30:04 INFO  : 'after 1000' command is executed.
17:30:04 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:30:05 INFO  : 'after 1000' command is executed.
17:30:05 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:30:05 INFO  : 'catch {psu_protection}' command is executed.
17:30:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:06 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
17:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:06 INFO  : 'con' command is executed.
17:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:30:06 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:33:12 INFO  : Disconnected from the channel tcfchan#1.
17:33:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:20 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 25264 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

17:33:20 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:33:21 INFO  : XSCT server has started successfully.
17:33:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:33:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:38 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:33:38 INFO  : 'jtag frequency' command is executed.
17:33:38 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:33:38 INFO  : Context for 'APU' is selected.
17:33:39 INFO  : System reset is completed.
17:33:42 INFO  : 'after 3000' command is executed.
17:33:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:33:45 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
17:33:45 INFO  : Context for 'APU' is selected.
17:33:46 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
17:33:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:46 INFO  : Context for 'APU' is selected.
17:33:46 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
17:33:47 INFO  : 'psu_init' command is executed.
17:33:48 INFO  : 'after 1000' command is executed.
17:33:48 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:33:49 INFO  : 'after 1000' command is executed.
17:33:49 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:33:49 INFO  : 'catch {psu_protection}' command is executed.
17:33:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:33:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:33:50 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
17:33:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:33:50 INFO  : 'con' command is executed.
17:33:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:33:50 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:36:58 INFO  : Disconnected from the channel tcfchan#1.
17:36:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:05 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 25571 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

17:37:05 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:37:06 INFO  : XSCT server has started successfully.
17:37:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:37:19 INFO  : 'jtag frequency' command is executed.
17:37:19 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:37:19 INFO  : Context for 'APU' is selected.
17:37:20 INFO  : System reset is completed.
17:37:23 INFO  : 'after 3000' command is executed.
17:37:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:37:26 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
17:37:26 INFO  : Context for 'APU' is selected.
17:37:26 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
17:37:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:26 INFO  : Context for 'APU' is selected.
17:37:26 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
17:37:27 INFO  : 'psu_init' command is executed.
17:37:28 INFO  : 'after 1000' command is executed.
17:37:28 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:37:29 INFO  : 'after 1000' command is executed.
17:37:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:37:29 INFO  : 'catch {psu_protection}' command is executed.
17:37:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:37:30 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
17:37:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:30 INFO  : 'con' command is executed.
17:37:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:37:30 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:45:00 INFO  : Disconnected from the channel tcfchan#1.
17:45:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:07 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 25911 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

17:45:07 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:45:08 INFO  : XSCT server has started successfully.
17:45:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:45:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:45:26 INFO  : 'jtag frequency' command is executed.
17:45:26 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:45:26 INFO  : Context for 'APU' is selected.
17:45:27 INFO  : System reset is completed.
17:45:30 INFO  : 'after 3000' command is executed.
17:45:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:45:33 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
17:45:33 INFO  : Context for 'APU' is selected.
17:45:33 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
17:45:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:33 INFO  : Context for 'APU' is selected.
17:45:33 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
17:45:34 INFO  : 'psu_init' command is executed.
17:45:35 INFO  : 'after 1000' command is executed.
17:45:35 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:45:36 INFO  : 'after 1000' command is executed.
17:45:36 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:45:36 INFO  : 'catch {psu_protection}' command is executed.
17:45:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:45:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:45:37 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
17:45:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:45:37 INFO  : 'con' command is executed.
17:45:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:45:37 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:46:05 INFO  : Disconnected from the channel tcfchan#1.
17:46:05 WARN  : channel "tcfchan#1" closed
15:46:32 INFO  : Registering command handlers for SDK TCF services
15:46:32 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:46:34 INFO  : XSCT server has started successfully.
15:46:35 INFO  : Successfully done setting XSCT server connection channel  
15:46:35 INFO  : Successfully done setting SDK workspace  
15:46:35 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper.hdf.
15:46:35 INFO  : Checking for hwspec changes in the project gpio_isolato.
15:47:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:22 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:47:22 INFO  : 'jtag frequency' command is executed.
15:47:22 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:47:22 INFO  : Context for 'APU' is selected.
15:47:23 INFO  : System reset is completed.
15:47:26 INFO  : 'after 3000' command is executed.
15:47:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:47:30 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
15:47:30 INFO  : Context for 'APU' is selected.
15:47:30 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
15:47:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:30 INFO  : Context for 'APU' is selected.
15:47:30 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
15:47:31 INFO  : 'psu_init' command is executed.
15:47:32 INFO  : 'after 1000' command is executed.
15:47:32 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:47:33 INFO  : 'after 1000' command is executed.
15:47:33 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:47:33 INFO  : 'catch {psu_protection}' command is executed.
15:47:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:47:34 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
15:47:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:34 INFO  : 'con' command is executed.
15:47:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:47:34 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
15:48:36 INFO  : Disconnected from the channel tcfchan#1.
15:48:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:48:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:00 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  4040 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:49:00 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:49:01 INFO  : XSCT server has started successfully.
15:49:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:49:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:14 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:49:14 INFO  : 'jtag frequency' command is executed.
15:49:14 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:49:14 INFO  : Context for 'APU' is selected.
15:49:14 INFO  : System reset is completed.
15:49:17 INFO  : 'after 3000' command is executed.
15:49:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:49:21 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
15:49:21 INFO  : Context for 'APU' is selected.
15:49:21 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
15:49:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:21 INFO  : Context for 'APU' is selected.
15:49:21 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
15:49:22 INFO  : 'psu_init' command is executed.
15:49:23 INFO  : 'after 1000' command is executed.
15:49:23 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:49:24 INFO  : 'after 1000' command is executed.
15:49:24 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:49:24 INFO  : 'catch {psu_protection}' command is executed.
15:49:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:25 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:25 INFO  : 'con' command is executed.
15:49:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:49:25 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_gpio.elf_on_local.tcl'
16:02:53 INFO  : Disconnected from the channel tcfchan#1.
16:59:46 INFO  : Registering command handlers for SDK TCF services
16:59:48 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:59:50 INFO  : XSCT server has started successfully.
16:59:50 INFO  : Successfully done setting XSCT server connection channel  
16:59:50 INFO  : Successfully done setting SDK workspace  
16:59:50 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper.hdf.
16:59:50 INFO  : Checking for hwspec changes in the project gpio_isolato.
17:32:32 INFO  : Registering command handlers for SDK TCF services
17:32:33 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:32:35 INFO  : XSCT server has started successfully.
17:32:35 INFO  : Successfully done setting XSCT server connection channel  
17:32:35 INFO  : Successfully done setting SDK workspace  
17:32:35 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper.hdf.
17:36:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:34 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:36:34 INFO  : 'jtag frequency' command is executed.
17:36:34 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:36:34 INFO  : Context for 'APU' is selected.
17:36:35 INFO  : System reset is completed.
17:36:38 INFO  : 'after 3000' command is executed.
17:36:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:36:41 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/design_3_wrapper.bit"
17:36:41 INFO  : Context for 'APU' is selected.
17:36:41 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/system.hdf'.
17:36:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:41 INFO  : Context for 'APU' is selected.
17:36:41 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/psu_init.tcl' is done.
17:36:42 INFO  : 'psu_init' command is executed.
17:36:43 INFO  : 'after 1000' command is executed.
17:36:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:36:44 INFO  : 'after 1000' command is executed.
17:36:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:36:44 INFO  : 'catch {psu_protection}' command is executed.
17:36:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:36:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:36:45 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design3/Debug/design3.elf' is downloaded to processor 'psu_cortexa53_0'.
17:36:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design3/Debug/design3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:36:45 INFO  : 'con' command is executed.
17:36:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:36:45 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/design3_(1).tcl'
18:04:37 INFO  : Disconnected from the channel tcfchan#1.
18:10:25 INFO  : Registering command handlers for SDK TCF services
18:10:26 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
18:10:28 INFO  : XSCT server has started successfully.
18:10:28 INFO  : Successfully done setting XSCT server connection channel  
18:10:28 INFO  : Successfully done setting SDK workspace  
18:10:28 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper.hdf.
18:10:28 INFO  : Checking for hwspec changes in the project design_3_wrapper_hw_platform_0.
18:14:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:14:31 INFO  : 'jtag frequency' command is executed.
18:14:31 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:14:31 INFO  : Context for 'APU' is selected.
18:14:32 INFO  : System reset is completed.
18:14:35 INFO  : 'after 3000' command is executed.
18:14:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:14:38 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
18:14:39 INFO  : Context for 'APU' is selected.
18:14:39 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
18:14:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:39 INFO  : Context for 'APU' is selected.
18:14:39 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
18:14:40 INFO  : 'psu_init' command is executed.
18:14:41 INFO  : 'after 1000' command is executed.
18:14:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:14:42 INFO  : 'after 1000' command is executed.
18:14:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:14:42 INFO  : 'catch {psu_protection}' command is executed.
18:14:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:14:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:14:43 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
18:14:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:14:43 INFO  : 'con' command is executed.
18:14:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:14:43 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:15:18 INFO  : Disconnected from the channel tcfchan#1.
18:15:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:15:19 INFO  : 'jtag frequency' command is executed.
18:15:19 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:15:19 INFO  : Context for 'APU' is selected.
18:15:20 INFO  : System reset is completed.
18:15:23 INFO  : 'after 3000' command is executed.
18:15:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:15:26 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
18:15:26 INFO  : Context for 'APU' is selected.
18:15:26 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
18:15:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:26 INFO  : Context for 'APU' is selected.
18:15:26 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
18:15:27 INFO  : 'psu_init' command is executed.
18:15:28 INFO  : 'after 1000' command is executed.
18:15:28 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:15:29 INFO  : 'after 1000' command is executed.
18:15:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:15:29 INFO  : 'catch {psu_protection}' command is executed.
18:15:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:15:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:15:30 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
18:15:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:15:30 INFO  : 'con' command is executed.
18:15:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:15:30 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:21:02 INFO  : Disconnected from the channel tcfchan#2.
18:21:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:21:03 INFO  : 'jtag frequency' command is executed.
18:21:03 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:21:03 INFO  : Context for 'APU' is selected.
18:21:04 INFO  : System reset is completed.
18:21:07 INFO  : 'after 3000' command is executed.
18:21:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:21:12 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
18:21:12 INFO  : Context for 'APU' is selected.
18:21:12 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
18:21:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:12 INFO  : Context for 'APU' is selected.
18:21:12 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
18:21:13 INFO  : 'psu_init' command is executed.
18:21:14 INFO  : 'after 1000' command is executed.
18:21:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:21:15 INFO  : 'after 1000' command is executed.
18:21:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:21:15 INFO  : 'catch {psu_protection}' command is executed.
18:21:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:21:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:21:16 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
18:21:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:21:16 INFO  : 'con' command is executed.
18:21:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:21:16 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:22:01 INFO  : Disconnected from the channel tcfchan#3.
18:22:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:02 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:22:02 INFO  : 'jtag frequency' command is executed.
18:22:02 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:22:02 INFO  : Context for 'APU' is selected.
18:22:03 INFO  : System reset is completed.
18:22:06 INFO  : 'after 3000' command is executed.
18:22:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:22:11 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
18:22:11 INFO  : Context for 'APU' is selected.
18:22:11 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
18:22:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:11 INFO  : Context for 'APU' is selected.
18:22:11 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
18:22:12 INFO  : 'psu_init' command is executed.
18:22:13 INFO  : 'after 1000' command is executed.
18:22:13 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:22:14 INFO  : 'after 1000' command is executed.
18:22:14 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:22:14 INFO  : 'catch {psu_protection}' command is executed.
18:22:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:22:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:22:15 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
18:22:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:22:15 INFO  : 'con' command is executed.
18:22:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:22:15 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:22:48 INFO  : Disconnected from the channel tcfchan#4.
18:22:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:22:49 INFO  : 'jtag frequency' command is executed.
18:22:49 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:22:49 INFO  : Context for 'APU' is selected.
18:22:50 INFO  : System reset is completed.
18:22:53 INFO  : 'after 3000' command is executed.
18:22:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:22:58 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
18:22:58 INFO  : Context for 'APU' is selected.
18:22:58 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
18:22:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:58 INFO  : Context for 'APU' is selected.
18:22:58 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
18:22:59 INFO  : 'psu_init' command is executed.
18:23:00 INFO  : 'after 1000' command is executed.
18:23:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:23:01 INFO  : 'after 1000' command is executed.
18:23:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:23:01 INFO  : 'catch {psu_protection}' command is executed.
18:23:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:23:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:23:02 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
18:23:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:23:02 INFO  : 'con' command is executed.
18:23:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:23:02 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:24:14 INFO  : Disconnected from the channel tcfchan#5.
18:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:24:16 INFO  : 'jtag frequency' command is executed.
18:24:16 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:24:16 INFO  : Context for 'APU' is selected.
18:24:17 INFO  : System reset is completed.
18:24:20 INFO  : 'after 3000' command is executed.
18:24:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:24:24 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
18:24:24 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"". available targets:
  1* PS TAP
     2  PMU
     3  PL
  4  PSU
     5  RPU (Reset)
        6  Cortex-R5 #0 (RPU Reset)
        7  Cortex-R5 #1 (RPU Reset)
     8  APU (L2 Cache Reset)
        9  Cortex-A53 #0 (APU Reset)
       10  Cortex-A53 #1 (APU Reset)
       11  Cortex-A53 #2 (APU Reset)
       12  Cortex-A53 #3 (APU Reset)
18:24:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 0
----------------End of Script----------------

18:24:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:36 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:24:36 INFO  : 'jtag frequency' command is executed.
18:24:36 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:24:36 INFO  : Context for 'APU' is selected.
18:24:37 INFO  : System reset is completed.
18:24:40 INFO  : 'after 3000' command is executed.
18:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:24:46 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
18:24:46 INFO  : Context for 'APU' is selected.
18:24:47 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
18:24:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:47 INFO  : Context for 'APU' is selected.
18:24:47 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
18:24:47 INFO  : 'psu_init' command is executed.
18:24:48 INFO  : 'after 1000' command is executed.
18:24:48 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:24:49 INFO  : 'after 1000' command is executed.
18:24:49 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:24:49 INFO  : 'catch {psu_protection}' command is executed.
18:24:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:24:50 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
18:24:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:50 INFO  : 'con' command is executed.
18:24:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:24:50 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:25:45 INFO  : Disconnected from the channel tcfchan#6.
18:25:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:25:46 INFO  : 'jtag frequency' command is executed.
18:25:46 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:25:46 INFO  : Context for 'APU' is selected.
18:25:47 INFO  : System reset is completed.
18:25:50 INFO  : 'after 3000' command is executed.
18:25:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:25:55 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
18:25:55 INFO  : Context for 'APU' is selected.
18:25:55 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
18:25:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:55 INFO  : Context for 'APU' is selected.
18:25:55 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
18:25:56 INFO  : 'psu_init' command is executed.
18:25:57 INFO  : 'after 1000' command is executed.
18:25:57 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:25:58 INFO  : 'after 1000' command is executed.
18:25:58 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:25:58 INFO  : 'catch {psu_protection}' command is executed.
18:25:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:25:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:25:59 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
18:25:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:25:59 INFO  : 'con' command is executed.
18:25:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:25:59 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:26:50 INFO  : Disconnected from the channel tcfchan#7.
18:26:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:52 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:26:52 INFO  : 'jtag frequency' command is executed.
18:26:52 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:26:52 INFO  : Context for 'APU' is selected.
18:26:53 INFO  : System reset is completed.
18:26:56 INFO  : 'after 3000' command is executed.
18:26:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:27:00 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/design_3_wrapper.bit"
18:27:00 INFO  : Context for 'APU' is selected.
18:27:01 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/system.hdf'.
18:27:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:01 INFO  : Context for 'APU' is selected.
18:27:01 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/psu_init.tcl' is done.
18:27:02 INFO  : 'psu_init' command is executed.
18:27:03 INFO  : 'after 1000' command is executed.
18:27:03 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:27:04 INFO  : 'after 1000' command is executed.
18:27:04 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:27:04 INFO  : 'catch {psu_protection}' command is executed.
18:27:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:27:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:27:04 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design3/Debug/design3.elf' is downloaded to processor 'psu_cortexa53_0'.
18:27:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design3/Debug/design3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:27:05 INFO  : 'con' command is executed.
18:27:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:27:05 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/design3_(1).tcl'
18:33:12 INFO  : Disconnected from the channel tcfchan#8.
18:33:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:19 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  7573 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

18:33:19 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
18:33:21 INFO  : XSCT server has started successfully.
18:33:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:33:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:33:47 INFO  : 'jtag frequency' command is executed.
18:33:47 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:33:47 INFO  : Context for 'APU' is selected.
18:33:48 INFO  : System reset is completed.
18:33:51 INFO  : 'after 3000' command is executed.
18:33:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:33:54 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/design_3_wrapper.bit"
18:33:54 INFO  : Context for 'APU' is selected.
18:33:54 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/system.hdf'.
18:33:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:54 INFO  : Context for 'APU' is selected.
18:33:54 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/psu_init.tcl' is done.
18:33:55 INFO  : 'psu_init' command is executed.
18:33:56 INFO  : 'after 1000' command is executed.
18:33:56 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:33:57 INFO  : 'after 1000' command is executed.
18:33:57 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:33:57 INFO  : 'catch {psu_protection}' command is executed.
18:33:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:33:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:33:58 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design3/Debug/design3.elf' is downloaded to processor 'psu_cortexa53_0'.
18:33:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design3/Debug/design3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:33:58 INFO  : 'con' command is executed.
18:33:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:33:58 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/design3_(1).tcl'
19:26:34 ERROR : (XSDB Server)Terminato

09:11:14 INFO  : Registering command handlers for SDK TCF services
09:11:15 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
09:11:17 INFO  : XSCT server has started successfully.
09:11:17 INFO  : Successfully done setting XSCT server connection channel  
09:11:18 INFO  : Successfully done setting SDK workspace  
09:11:18 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_3_wrapper.hdf.
09:11:18 INFO  : Checking for hwspec changes in the project design_3_wrapper_hw_platform_0.
11:06:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:06:31 INFO  : 'jtag frequency' command is executed.
11:06:31 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:06:31 INFO  : Context for 'APU' is selected.
11:06:32 INFO  : System reset is completed.
11:06:35 INFO  : 'after 3000' command is executed.
11:06:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:06:38 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
11:06:38 INFO  : Context for 'APU' is selected.
11:06:38 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
11:06:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:38 INFO  : Context for 'APU' is selected.
11:06:38 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
11:06:39 INFO  : 'psu_init' command is executed.
11:06:40 INFO  : 'after 1000' command is executed.
11:06:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:06:41 INFO  : 'after 1000' command is executed.
11:06:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:06:41 INFO  : 'catch {psu_protection}' command is executed.
11:06:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:06:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:06:42 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
11:06:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:06:42 INFO  : 'con' command is executed.
11:06:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:06:42 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:35:10 INFO  : Disconnected from the channel tcfchan#1.
11:35:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:35:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:39 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:35:39 INFO  : 'jtag frequency' command is executed.
11:35:39 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:35:39 INFO  : Context for 'APU' is selected.
11:35:40 INFO  : System reset is completed.
11:35:43 INFO  : 'after 3000' command is executed.
11:35:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:35:48 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
11:35:48 INFO  : Context for 'APU' is selected.
11:35:48 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
11:35:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:48 INFO  : Context for 'APU' is selected.
11:35:48 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
11:35:49 INFO  : 'psu_init' command is executed.
11:35:50 INFO  : 'after 1000' command is executed.
11:35:50 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:35:51 INFO  : 'after 1000' command is executed.
11:35:51 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:35:51 INFO  : 'catch {psu_protection}' command is executed.
11:35:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:35:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:35:52 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
11:35:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:35:52 INFO  : 'con' command is executed.
11:35:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:35:52 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:37:26 INFO  : Disconnected from the channel tcfchan#2.
11:37:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:39 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:37:39 INFO  : 'jtag frequency' command is executed.
11:37:39 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:37:39 INFO  : Context for 'APU' is selected.
11:37:39 INFO  : System reset is completed.
11:37:42 INFO  : 'after 3000' command is executed.
11:37:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:37:48 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
11:37:48 INFO  : Context for 'APU' is selected.
11:37:48 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
11:37:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:48 INFO  : Context for 'APU' is selected.
11:37:48 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
11:37:49 INFO  : 'psu_init' command is executed.
11:37:50 INFO  : 'after 1000' command is executed.
11:37:50 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:37:51 INFO  : 'after 1000' command is executed.
11:37:51 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:37:51 INFO  : 'catch {psu_protection}' command is executed.
11:37:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:37:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:37:52 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
11:37:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:37:52 INFO  : 'con' command is executed.
11:37:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:37:52 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:41:50 INFO  : Disconnected from the channel tcfchan#3.
11:41:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:42:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:42:05 INFO  : 'jtag frequency' command is executed.
11:42:05 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:42:05 INFO  : Context for 'APU' is selected.
11:42:06 INFO  : System reset is completed.
11:42:09 INFO  : 'after 3000' command is executed.
11:42:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:42:12 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
11:42:12 INFO  : Context for 'APU' is selected.
11:42:12 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
11:42:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:12 INFO  : Context for 'APU' is selected.
11:42:12 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
11:42:13 INFO  : 'psu_init' command is executed.
11:42:14 INFO  : 'after 1000' command is executed.
11:42:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:42:15 INFO  : 'after 1000' command is executed.
11:42:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:42:15 INFO  : 'catch {psu_protection}' command is executed.
11:42:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:42:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:42:16 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
11:42:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:42:16 INFO  : 'con' command is executed.
11:42:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:42:16 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:45:42 INFO  : Disconnected from the channel tcfchan#4.
11:45:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:43 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:45:43 INFO  : 'jtag frequency' command is executed.
11:45:43 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:45:43 INFO  : Context for 'APU' is selected.
11:45:44 INFO  : System reset is completed.
11:45:47 INFO  : 'after 3000' command is executed.
11:45:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:45:50 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
11:45:50 INFO  : Context for 'APU' is selected.
11:45:50 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
11:45:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:50 INFO  : Context for 'APU' is selected.
11:45:50 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
11:45:51 INFO  : 'psu_init' command is executed.
11:45:52 INFO  : 'after 1000' command is executed.
11:45:52 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:45:53 INFO  : 'after 1000' command is executed.
11:45:53 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:45:53 INFO  : 'catch {psu_protection}' command is executed.
11:45:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:45:54 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
11:45:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:54 INFO  : 'con' command is executed.
11:45:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:45:54 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:47:16 INFO  : Disconnected from the channel tcfchan#5.
11:47:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:17 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:47:17 INFO  : 'jtag frequency' command is executed.
11:47:17 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:47:17 INFO  : Context for 'APU' is selected.
11:47:18 INFO  : System reset is completed.
11:47:21 INFO  : 'after 3000' command is executed.
11:47:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:47:24 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
11:47:24 INFO  : Context for 'APU' is selected.
11:47:24 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
11:47:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:24 INFO  : Context for 'APU' is selected.
11:47:24 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
11:47:25 INFO  : 'psu_init' command is executed.
11:47:26 INFO  : 'after 1000' command is executed.
11:47:26 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:47:27 INFO  : 'after 1000' command is executed.
11:47:27 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:47:27 INFO  : 'catch {psu_protection}' command is executed.
11:47:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:47:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:47:28 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf' is downloaded to processor 'psu_cortexa53_0'.
11:47:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/provadioP/Debug/provadioP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:47:28 INFO  : 'con' command is executed.
11:47:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:47:28 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:00:33 INFO  : Disconnected from the channel tcfchan#6.
12:00:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:34 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:00:34 INFO  : 'jtag frequency' command is executed.
12:00:34 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:00:34 INFO  : Context for 'APU' is selected.
12:00:35 INFO  : System reset is completed.
12:00:38 INFO  : 'after 3000' command is executed.
12:00:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:00:42 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
12:00:42 INFO  : Context for 'APU' is selected.
12:00:42 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
12:00:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:42 INFO  : Context for 'APU' is selected.
12:00:42 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
12:00:43 INFO  : 'psu_init' command is executed.
12:00:44 INFO  : 'after 1000' command is executed.
12:00:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:00:45 INFO  : 'after 1000' command is executed.
12:00:45 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:00:45 INFO  : 'catch {psu_protection}' command is executed.
12:00:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:00:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:00:46 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
12:00:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:00:46 INFO  : 'con' command is executed.
12:00:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:00:46 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_gpio.elf_on_local.tcl'
12:01:34 INFO  : Disconnected from the channel tcfchan#7.
12:01:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:01:35 INFO  : 'jtag frequency' command is executed.
12:01:35 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:01:35 INFO  : Context for 'APU' is selected.
12:01:36 INFO  : System reset is completed.
12:01:39 INFO  : 'after 3000' command is executed.
12:01:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:01:44 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit"
12:01:44 INFO  : Context for 'APU' is selected.
12:01:44 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf'.
12:01:44 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:44 INFO  : Context for 'APU' is selected.
12:01:44 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl' is done.
12:01:45 INFO  : 'psu_init' command is executed.
12:01:46 INFO  : 'after 1000' command is executed.
12:01:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:01:47 INFO  : 'after 1000' command is executed.
12:01:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:01:47 INFO  : 'catch {psu_protection}' command is executed.
12:01:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:01:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:01:48 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf' is downloaded to processor 'psu_cortexa53_0'.
12:01:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/gpio_isolato/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sw_reset_prova/Debug/sw_reset_prova.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:01:48 INFO  : 'con' command is executed.
12:01:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:01:48 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_gpio.elf_on_local.tcl'
12:06:51 INFO  : Project 'prova_gpio_wrapper_hw_platform_0' created. You can now create BSPs and application projects targeting this hardware platform.
12:13:04 INFO  : Disconnected from the channel tcfchan#8.
12:13:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:06 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:13:06 INFO  : 'jtag frequency' command is executed.
12:13:06 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:13:06 INFO  : Context for 'APU' is selected.
12:13:07 INFO  : System reset is completed.
12:13:10 INFO  : 'after 3000' command is executed.
12:13:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:13:15 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit"
12:13:15 INFO  : Context for 'APU' is selected.
12:13:15 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf'.
12:13:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:15 INFO  : Context for 'APU' is selected.
12:13:15 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl' is done.
12:13:16 INFO  : 'psu_init' command is executed.
12:13:17 INFO  : 'after 1000' command is executed.
12:13:17 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:13:18 INFO  : 'after 1000' command is executed.
12:13:18 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:13:18 INFO  : 'catch {psu_protection}' command is executed.
12:13:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:13:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:13:19 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf' is downloaded to processor 'psu_cortexa53_0'.
12:13:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:13:19 INFO  : 'con' command is executed.
12:13:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:13:19 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_prova_gpio_bsp.elf_on_local.tcl'
12:14:59 INFO  : Disconnected from the channel tcfchan#9.
12:15:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:00 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:15:00 INFO  : 'jtag frequency' command is executed.
12:15:00 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:15:00 INFO  : Context for 'APU' is selected.
12:15:01 INFO  : System reset is completed.
12:15:04 INFO  : 'after 3000' command is executed.
12:15:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:15:10 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit"
12:15:10 INFO  : Context for 'APU' is selected.
12:15:10 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf'.
12:15:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:10 INFO  : Context for 'APU' is selected.
12:15:10 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl' is done.
12:15:11 INFO  : 'psu_init' command is executed.
12:15:12 INFO  : 'after 1000' command is executed.
12:15:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:15:13 INFO  : 'after 1000' command is executed.
12:15:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:15:13 INFO  : 'catch {psu_protection}' command is executed.
12:15:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:15:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:15:14 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf' is downloaded to processor 'psu_cortexa53_0'.
12:15:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:15:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:15:14 INFO  : 'con' command is executed.
12:15:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:15:14 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_prova_gpio_bsp.elf_on_local.tcl'
12:21:44 INFO  : Disconnected from the channel tcfchan#10.
12:21:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:21:46 INFO  : 'jtag frequency' command is executed.
12:21:46 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:21:46 INFO  : Context for 'APU' is selected.
12:21:46 INFO  : System reset is completed.
12:21:49 INFO  : 'after 3000' command is executed.
12:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:21:53 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit"
12:21:53 INFO  : Context for 'APU' is selected.
12:21:53 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf'.
12:21:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:53 INFO  : Context for 'APU' is selected.
12:21:53 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl' is done.
12:21:54 INFO  : 'psu_init' command is executed.
12:21:55 INFO  : 'after 1000' command is executed.
12:21:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:21:56 INFO  : 'after 1000' command is executed.
12:21:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:21:56 INFO  : 'catch {psu_protection}' command is executed.
12:21:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:21:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:21:57 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf' is downloaded to processor 'psu_cortexa53_0'.
12:21:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:21:57 INFO  : 'con' command is executed.
12:21:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:21:57 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_prova_gpio_bsp.elf_on_local.tcl'
12:25:55 INFO  : Disconnected from the channel tcfchan#11.
12:25:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:58 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:25:58 INFO  : 'jtag frequency' command is executed.
12:25:58 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:25:59 INFO  : Context for 'APU' is selected.
12:25:59 INFO  : System reset is completed.
12:26:02 INFO  : 'after 3000' command is executed.
12:26:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:26:07 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit"
12:26:07 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"". available targets:
  1* PS TAP
     2  PMU
     3  PL
  4  PSU
     5  RPU (Reset)
        6  Cortex-R5 #0 (RPU Reset)
        7  Cortex-R5 #1 (RPU Reset)
     8  APU (L2 Cache Reset)
        9  Cortex-A53 #0 (APU Reset)
       10  Cortex-A53 #1 (APU Reset)
       11  Cortex-A53 #2 (APU Reset)
       12  Cortex-A53 #3 (APU Reset)
12:26:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 0
----------------End of Script----------------

12:26:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:26:24 INFO  : 'jtag frequency' command is executed.
12:26:24 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:26:24 INFO  : Context for 'APU' is selected.
12:26:25 INFO  : System reset is completed.
12:26:28 INFO  : 'after 3000' command is executed.
12:26:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:26:33 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit"
12:26:33 INFO  : Context for 'APU' is selected.
12:26:33 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf'.
12:26:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:33 INFO  : Context for 'APU' is selected.
12:26:33 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl' is done.
12:26:34 INFO  : 'psu_init' command is executed.
12:26:35 INFO  : 'after 1000' command is executed.
12:26:35 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:26:36 INFO  : 'after 1000' command is executed.
12:26:36 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:26:36 INFO  : 'catch {psu_protection}' command is executed.
12:26:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:26:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:26:37 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf' is downloaded to processor 'psu_cortexa53_0'.
12:26:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:26:37 INFO  : 'con' command is executed.
12:26:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:26:37 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_prova_gpio_bsp.elf_on_local.tcl'
12:31:34 INFO  : Project 'HW_completo' created. You can now create BSPs and application projects targeting this hardware platform.
12:34:04 INFO  : Disconnected from the channel tcfchan#12.
12:34:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:34:05 INFO  : 'jtag frequency' command is executed.
12:34:05 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:34:05 INFO  : Context for 'APU' is selected.
12:34:06 INFO  : System reset is completed.
12:34:09 INFO  : 'after 3000' command is executed.
12:34:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:34:14 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit"
12:34:14 INFO  : Context for 'APU' is selected.
12:34:14 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf'.
12:34:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:14 INFO  : Context for 'APU' is selected.
12:34:14 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl' is done.
12:34:15 INFO  : 'psu_init' command is executed.
12:34:16 INFO  : 'after 1000' command is executed.
12:34:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:34:17 INFO  : 'after 1000' command is executed.
12:34:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:34:17 INFO  : 'catch {psu_protection}' command is executed.
12:34:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:34:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:34:18 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf' is downloaded to processor 'psu_cortexa53_0'.
12:34:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:34:18 INFO  : 'con' command is executed.
12:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:34:18 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_prova_gpio_bsp.elf_on_local.tcl'
12:39:03 INFO  : Disconnected from the channel tcfchan#13.
12:39:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:39:05 INFO  : 'jtag frequency' command is executed.
12:39:05 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:39:05 INFO  : Context for 'APU' is selected.
12:39:06 INFO  : System reset is completed.
12:39:09 INFO  : 'after 3000' command is executed.
12:39:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:39:14 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
12:39:14 INFO  : Context for 'APU' is selected.
12:39:15 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
12:39:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:15 INFO  : Context for 'APU' is selected.
12:39:15 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
12:39:16 INFO  : 'psu_init' command is executed.
12:39:17 INFO  : 'after 1000' command is executed.
12:39:17 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:39:18 INFO  : 'after 1000' command is executed.
12:39:18 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:39:18 INFO  : 'catch {psu_protection}' command is executed.
12:39:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:39:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:39:19 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
12:39:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:39:19 INFO  : 'con' command is executed.
12:39:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:39:19 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
12:40:13 INFO  : Disconnected from the channel tcfchan#14.
12:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:40:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:40:37 INFO  : 'jtag frequency' command is executed.
12:40:37 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:40:37 INFO  : Context for 'APU' is selected.
12:40:38 INFO  : System reset is completed.
12:40:41 INFO  : 'after 3000' command is executed.
12:40:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:40:46 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
12:40:46 INFO  : Context for 'APU' is selected.
12:40:46 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
12:40:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:46 INFO  : Context for 'APU' is selected.
12:40:46 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
12:40:47 INFO  : 'psu_init' command is executed.
12:40:48 INFO  : 'after 1000' command is executed.
12:40:48 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:40:49 INFO  : 'after 1000' command is executed.
12:40:49 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:40:49 INFO  : 'catch {psu_protection}' command is executed.
12:40:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:40:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:40:50 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
12:40:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:40:50 INFO  : 'con' command is executed.
12:40:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:40:50 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
12:41:26 INFO  : Disconnected from the channel tcfchan#15.
12:41:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:27 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:41:27 INFO  : 'jtag frequency' command is executed.
12:41:27 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:41:27 INFO  : Context for 'APU' is selected.
12:41:28 INFO  : System reset is completed.
12:41:31 INFO  : 'after 3000' command is executed.
12:41:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:41:34 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
12:41:34 INFO  : Context for 'APU' is selected.
12:41:34 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
12:41:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:34 INFO  : Context for 'APU' is selected.
12:41:34 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
12:41:35 INFO  : 'psu_init' command is executed.
12:41:36 INFO  : 'after 1000' command is executed.
12:41:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:41:37 INFO  : 'after 1000' command is executed.
12:41:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:41:37 INFO  : 'catch {psu_protection}' command is executed.
12:41:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:41:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:41:38 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
12:41:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:41:38 INFO  : 'con' command is executed.
12:41:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:41:38 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
12:49:06 INFO  : Disconnected from the channel tcfchan#16.
12:49:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:49:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:23 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:49:23 INFO  : 'jtag frequency' command is executed.
12:49:23 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:49:23 INFO  : Context for 'APU' is selected.
12:49:24 INFO  : System reset is completed.
12:49:27 INFO  : 'after 3000' command is executed.
12:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:49:32 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
12:49:32 INFO  : Context for 'APU' is selected.
12:49:32 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
12:49:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:32 INFO  : Context for 'APU' is selected.
12:49:32 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
12:49:33 INFO  : 'psu_init' command is executed.
12:49:34 INFO  : 'after 1000' command is executed.
12:49:34 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:49:35 INFO  : 'after 1000' command is executed.
12:49:35 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:49:35 INFO  : 'catch {psu_protection}' command is executed.
12:49:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:49:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:49:36 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
12:49:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:49:36 INFO  : 'con' command is executed.
12:49:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:49:36 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
12:50:56 INFO  : Disconnected from the channel tcfchan#17.
12:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:57 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:50:57 INFO  : 'jtag frequency' command is executed.
12:50:57 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:50:57 INFO  : Context for 'APU' is selected.
12:50:58 INFO  : System reset is completed.
12:51:01 INFO  : 'after 3000' command is executed.
12:51:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:51:06 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
12:51:06 INFO  : Context for 'APU' is selected.
12:51:06 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
12:51:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:06 INFO  : Context for 'APU' is selected.
12:51:06 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
12:51:07 INFO  : 'psu_init' command is executed.
12:51:08 INFO  : 'after 1000' command is executed.
12:51:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:51:09 INFO  : 'after 1000' command is executed.
12:51:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:51:09 INFO  : 'catch {psu_protection}' command is executed.
12:51:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:51:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:51:10 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
12:51:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:51:10 INFO  : 'con' command is executed.
12:51:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:51:10 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
14:31:41 INFO  : Disconnected from the channel tcfchan#18.
14:31:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:32:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:32:10 INFO  : 'jtag frequency' command is executed.
14:32:10 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:32:10 INFO  : Context for 'APU' is selected.
14:32:11 INFO  : System reset is completed.
14:32:14 INFO  : 'after 3000' command is executed.
14:32:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:32:19 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
14:32:19 INFO  : Context for 'APU' is selected.
14:32:19 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
14:32:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:19 INFO  : Context for 'APU' is selected.
14:32:19 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
14:32:20 INFO  : 'psu_init' command is executed.
14:32:21 INFO  : 'after 1000' command is executed.
14:32:21 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:32:22 INFO  : 'after 1000' command is executed.
14:32:22 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:32:22 INFO  : 'catch {psu_protection}' command is executed.
14:32:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:32:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:32:23 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
14:32:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:32:23 INFO  : 'con' command is executed.
14:32:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:32:23 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
14:32:39 INFO  : Disconnected from the channel tcfchan#19.
14:32:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:41 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:32:41 INFO  : 'jtag frequency' command is executed.
14:32:41 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:32:41 INFO  : Context for 'APU' is selected.
14:32:41 INFO  : System reset is completed.
14:32:44 INFO  : 'after 3000' command is executed.
14:32:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:32:49 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
14:32:49 INFO  : Context for 'APU' is selected.
14:32:49 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
14:32:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:49 INFO  : Context for 'APU' is selected.
14:32:49 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
14:32:50 INFO  : 'psu_init' command is executed.
14:32:51 INFO  : 'after 1000' command is executed.
14:32:51 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:32:52 INFO  : 'after 1000' command is executed.
14:32:52 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:32:52 INFO  : 'catch {psu_protection}' command is executed.
14:32:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:32:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:32:53 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
14:32:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:32:53 INFO  : 'con' command is executed.
14:32:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:32:53 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
14:34:00 INFO  : Disconnected from the channel tcfchan#20.
14:34:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:02 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:34:02 INFO  : 'jtag frequency' command is executed.
14:34:02 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:34:02 INFO  : Context for 'APU' is selected.
14:34:03 INFO  : System reset is completed.
14:34:06 INFO  : 'after 3000' command is executed.
14:34:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:34:09 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
14:34:09 INFO  : Context for 'APU' is selected.
14:34:09 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
14:34:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:09 INFO  : Context for 'APU' is selected.
14:34:09 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
14:34:10 INFO  : 'psu_init' command is executed.
14:34:11 INFO  : 'after 1000' command is executed.
14:34:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:34:12 INFO  : 'after 1000' command is executed.
14:34:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:34:12 INFO  : 'catch {psu_protection}' command is executed.
14:34:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:34:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:34:13 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
14:34:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:34:13 INFO  : 'con' command is executed.
14:34:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:34:13 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
14:35:51 INFO  : Disconnected from the channel tcfchan#21.
14:35:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:52 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:35:52 INFO  : 'jtag frequency' command is executed.
14:35:52 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:35:52 INFO  : Context for 'APU' is selected.
14:35:53 INFO  : System reset is completed.
14:35:56 INFO  : 'after 3000' command is executed.
14:35:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:36:01 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit"
14:36:01 INFO  : Context for 'APU' is selected.
14:36:01 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf'.
14:36:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:01 INFO  : Context for 'APU' is selected.
14:36:01 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl' is done.
14:36:02 INFO  : 'psu_init' command is executed.
14:36:03 INFO  : 'after 1000' command is executed.
14:36:03 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:36:04 INFO  : 'after 1000' command is executed.
14:36:04 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:36:04 INFO  : 'catch {psu_protection}' command is executed.
14:36:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:36:05 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:36:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:05 INFO  : 'con' command is executed.
14:36:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:36:05 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_prova_gpio_bsp.elf_on_local.tcl'
14:38:24 INFO  : Disconnected from the channel tcfchan#22.
14:38:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:38:25 INFO  : 'jtag frequency' command is executed.
14:38:25 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:38:25 INFO  : Context for 'APU' is selected.
14:38:26 INFO  : System reset is completed.
14:38:29 INFO  : 'after 3000' command is executed.
14:38:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:38:33 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit"
14:38:33 INFO  : Context for 'APU' is selected.
14:38:33 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf'.
14:38:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:33 INFO  : Context for 'APU' is selected.
14:38:33 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl' is done.
14:38:34 INFO  : 'psu_init' command is executed.
14:38:35 INFO  : 'after 1000' command is executed.
14:38:35 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:38:36 INFO  : 'after 1000' command is executed.
14:38:36 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:38:36 INFO  : 'catch {psu_protection}' command is executed.
14:38:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:38:37 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:38:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:37 INFO  : 'con' command is executed.
14:38:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:38:37 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_prova_gpio_bsp.elf_on_local.tcl'
14:40:34 INFO  : Disconnected from the channel tcfchan#23.
14:45:41 INFO  : Registering command handlers for SDK TCF services
14:45:41 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
14:45:43 INFO  : XSCT server has started successfully.
14:45:44 INFO  : Successfully done setting XSCT server connection channel  
14:45:44 INFO  : Successfully done setting SDK workspace  
14:45:44 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
14:45:44 INFO  : Checking for hwspec changes in the project HW_completo.
14:45:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595604616000,  Project:1595515721000
14:45:52 INFO  : The hardware specification for project 'HW_completo' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
14:45:58 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf into /HW_completo/system.hdf.
14:46:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:46:14 INFO  : 
14:46:15 INFO  : Updating hardware inferred compiler options for hw_completo.
14:46:15 INFO  : Clearing existing target manager status.
14:46:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:46:30 INFO  : 'jtag frequency' command is executed.
14:46:30 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:46:30 INFO  : Context for 'APU' is selected.
14:46:30 INFO  : System reset is completed.
14:46:33 INFO  : 'after 3000' command is executed.
14:46:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:46:34 ERROR : couldn't open "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit": no such file or directory
14:46:34 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit": no such file or directory
14:46:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
----------------End of Script----------------

14:46:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:46:47 INFO  : 'jtag frequency' command is executed.
14:46:47 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:46:47 INFO  : Context for 'APU' is selected.
14:46:48 INFO  : System reset is completed.
14:46:51 INFO  : 'after 3000' command is executed.
14:46:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:46:51 ERROR : couldn't open "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit": no such file or directory
14:46:51 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit": no such file or directory
14:46:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
----------------End of Script----------------

14:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:47:03 INFO  : 'jtag frequency' command is executed.
14:47:03 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:47:03 INFO  : Context for 'APU' is selected.
14:47:04 INFO  : System reset is completed.
14:47:07 INFO  : 'after 3000' command is executed.
14:47:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:47:07 ERROR : couldn't open "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit": no such file or directory
14:47:07 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit": no such file or directory
14:47:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
----------------End of Script----------------

14:47:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:47:21 INFO  : 'jtag frequency' command is executed.
14:47:21 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:47:21 INFO  : Context for 'APU' is selected.
14:47:22 INFO  : System reset is completed.
14:47:25 INFO  : 'after 3000' command is executed.
14:47:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:47:25 ERROR : couldn't open "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit": no such file or directory
14:47:25 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit": no such file or directory
14:47:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
----------------End of Script----------------

14:52:05 ERROR : (XSDB Server)Terminato

14:57:00 INFO  : Registering command handlers for SDK TCF services
14:57:01 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
14:57:04 INFO  : XSCT server has started successfully.
14:57:04 INFO  : Successfully done setting XSCT server connection channel  
14:57:05 INFO  : Successfully done setting SDK workspace  
14:57:05 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
14:57:05 INFO  : Checking for hwspec changes in the project HW_completo.
14:58:49 INFO  : Registering command handlers for SDK TCF services
14:58:50 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
14:58:52 INFO  : XSCT server has started successfully.
14:58:52 INFO  : Successfully done setting XSCT server connection channel  
14:58:52 INFO  : Successfully done setting SDK workspace  
14:58:52 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
14:58:52 INFO  : Checking for hwspec changes in the project HW_completo.
14:59:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:22 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:59:22 INFO  : 'jtag frequency' command is executed.
14:59:22 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:59:22 INFO  : Context for 'APU' is selected.
14:59:23 INFO  : System reset is completed.
14:59:26 INFO  : 'after 3000' command is executed.
14:59:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:59:26 ERROR : couldn't open "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit": no such file or directory
14:59:26 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit": no such file or directory
14:59:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
----------------End of Script----------------

15:24:46 INFO  : Registering command handlers for SDK TCF services
15:24:47 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:24:49 INFO  : XSCT server has started successfully.
15:24:49 INFO  : Successfully done setting XSCT server connection channel  
15:24:50 INFO  : Successfully done setting SDK workspace  
15:24:50 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
15:24:50 INFO  : Checking for hwspec changes in the project HW_completo.
15:24:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595856254000,  Project:1595604616000
15:24:58 INFO  : The hardware specification for project 'HW_completo' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
15:25:05 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf into /HW_completo/system.hdf.
15:25:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:25:19 INFO  : 
15:25:20 INFO  : Updating hardware inferred compiler options for hw_completo.
15:25:20 INFO  : Clearing existing target manager status.
15:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:25:48 INFO  : 'jtag frequency' command is executed.
15:25:48 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:25:48 INFO  : Context for 'APU' is selected.
15:25:49 INFO  : System reset is completed.
15:25:52 INFO  : 'after 3000' command is executed.
15:25:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:25:55 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
15:25:56 INFO  : Context for 'APU' is selected.
15:25:56 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
15:25:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:56 INFO  : Context for 'APU' is selected.
15:25:56 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
15:25:57 INFO  : 'psu_init' command is executed.
15:25:58 INFO  : 'after 1000' command is executed.
15:25:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:25:59 INFO  : 'after 1000' command is executed.
15:25:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:25:59 INFO  : 'catch {psu_protection}' command is executed.
15:25:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:00 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:00 INFO  : 'con' command is executed.
15:26:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:26:00 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
15:26:10 INFO  : Disconnected from the channel tcfchan#1.
15:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:11 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:26:11 INFO  : 'jtag frequency' command is executed.
15:26:11 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:26:11 INFO  : Context for 'APU' is selected.
15:26:12 INFO  : System reset is completed.
15:26:15 INFO  : 'after 3000' command is executed.
15:26:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:26:21 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
15:26:21 INFO  : Context for 'APU' is selected.
15:26:21 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
15:26:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:21 INFO  : Context for 'APU' is selected.
15:26:21 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
15:26:22 INFO  : 'psu_init' command is executed.
15:26:23 INFO  : 'after 1000' command is executed.
15:26:23 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:26:24 INFO  : 'after 1000' command is executed.
15:26:24 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:26:24 INFO  : 'catch {psu_protection}' command is executed.
15:26:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:25 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:25 INFO  : 'con' command is executed.
15:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:26:25 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
15:27:05 INFO  : Disconnected from the channel tcfchan#2.
15:27:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:27:07 INFO  : 'jtag frequency' command is executed.
15:27:07 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:27:07 INFO  : Context for 'APU' is selected.
15:27:07 INFO  : System reset is completed.
15:27:10 INFO  : 'after 3000' command is executed.
15:27:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:27:16 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
15:27:16 INFO  : Context for 'APU' is selected.
15:27:16 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
15:27:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:16 INFO  : Context for 'APU' is selected.
15:27:16 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
15:27:17 INFO  : 'psu_init' command is executed.
15:27:18 INFO  : 'after 1000' command is executed.
15:27:18 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:27:19 INFO  : 'after 1000' command is executed.
15:27:19 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:27:19 INFO  : 'catch {psu_protection}' command is executed.
15:27:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:27:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:27:20 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:27:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:27:20 INFO  : 'con' command is executed.
15:27:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:27:20 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
15:28:53 INFO  : Disconnected from the channel tcfchan#3.
15:28:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:28:54 INFO  : 'jtag frequency' command is executed.
15:28:54 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:28:54 INFO  : Context for 'APU' is selected.
15:28:55 INFO  : System reset is completed.
15:28:58 INFO  : 'after 3000' command is executed.
15:28:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:29:03 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
15:29:03 INFO  : Context for 'APU' is selected.
15:29:03 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
15:29:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:03 INFO  : Context for 'APU' is selected.
15:29:03 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
15:29:04 INFO  : 'psu_init' command is executed.
15:29:05 INFO  : 'after 1000' command is executed.
15:29:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:29:06 INFO  : 'after 1000' command is executed.
15:29:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:29:06 INFO  : 'catch {psu_protection}' command is executed.
15:29:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:29:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:29:07 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:29:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:29:08 INFO  : 'con' command is executed.
15:29:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:29:08 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
15:29:52 INFO  : Disconnected from the channel tcfchan#4.
15:29:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:29:53 INFO  : 'jtag frequency' command is executed.
15:29:53 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:29:53 INFO  : Context for 'APU' is selected.
15:29:54 INFO  : System reset is completed.
15:29:57 INFO  : 'after 3000' command is executed.
15:29:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:30:02 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
15:30:02 INFO  : Context for 'APU' is selected.
15:30:02 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
15:30:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:02 INFO  : Context for 'APU' is selected.
15:30:02 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
15:30:03 INFO  : 'psu_init' command is executed.
15:30:04 INFO  : 'after 1000' command is executed.
15:30:04 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:30:05 INFO  : 'after 1000' command is executed.
15:30:05 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:30:05 INFO  : 'catch {psu_protection}' command is executed.
15:30:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:30:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:30:06 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:30:06 INFO  : 'con' command is executed.
15:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:30:06 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
15:31:01 INFO  : Disconnected from the channel tcfchan#5.
15:31:13 INFO  : Registering command handlers for SDK TCF services
15:31:14 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:31:16 INFO  : XSCT server has started successfully.
15:31:16 INFO  : Successfully done setting XSCT server connection channel  
15:31:16 INFO  : Successfully done setting SDK workspace  
15:31:16 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
15:31:16 INFO  : Checking for hwspec changes in the project HW_completo.
15:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:57 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:31:57 INFO  : 'jtag frequency' command is executed.
15:31:57 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:31:57 INFO  : Context for 'APU' is selected.
15:31:58 INFO  : System reset is completed.
15:32:01 INFO  : 'after 3000' command is executed.
15:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:32:04 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
15:32:04 INFO  : Context for 'APU' is selected.
15:32:05 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
15:32:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:05 INFO  : Context for 'APU' is selected.
15:32:05 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
15:32:06 INFO  : 'psu_init' command is executed.
15:32:07 INFO  : 'after 1000' command is executed.
15:32:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:32:08 INFO  : 'after 1000' command is executed.
15:32:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:32:08 INFO  : 'catch {psu_protection}' command is executed.
15:32:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:32:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:32:09 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:32:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:32:09 INFO  : 'con' command is executed.
15:32:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:32:09 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
15:34:09 INFO  : Disconnected from the channel tcfchan#1.
15:34:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:34 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  7394 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:34:34 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:34:36 INFO  : XSCT server has started successfully.
15:34:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:34:53 INFO  : 'jtag frequency' command is executed.
15:34:53 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:34:53 INFO  : Context for 'APU' is selected.
15:34:54 INFO  : System reset is completed.
15:34:57 INFO  : 'after 3000' command is executed.
15:34:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:35:02 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
15:35:02 INFO  : Context for 'APU' is selected.
15:35:02 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
15:35:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:02 INFO  : Context for 'APU' is selected.
15:35:02 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
15:35:03 INFO  : 'psu_init' command is executed.
15:35:04 INFO  : 'after 1000' command is executed.
15:35:04 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:35:05 INFO  : 'after 1000' command is executed.
15:35:05 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:35:05 INFO  : 'catch {psu_protection}' command is executed.
15:35:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:35:06 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:35:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:06 INFO  : 'con' command is executed.
15:35:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:35:06 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
15:36:35 INFO  : Disconnected from the channel tcfchan#1.
15:36:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:36:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:02 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  9749 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:37:02 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:37:03 INFO  : XSCT server has started successfully.
15:37:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:37:26 INFO  : 'jtag frequency' command is executed.
15:37:26 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:37:26 INFO  : Context for 'APU' is selected.
15:37:27 INFO  : System reset is completed.
15:37:30 INFO  : 'after 3000' command is executed.
15:37:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:37:33 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
15:37:33 INFO  : Context for 'APU' is selected.
15:37:33 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
15:37:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:33 INFO  : Context for 'APU' is selected.
15:37:33 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
15:37:35 INFO  : 'psu_init' command is executed.
15:37:36 INFO  : 'after 1000' command is executed.
15:37:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:37:37 INFO  : 'after 1000' command is executed.
15:37:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:37:37 INFO  : 'catch {psu_protection}' command is executed.
15:37:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:37:37 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:37:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:38 INFO  : 'con' command is executed.
15:37:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:37:38 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
15:41:50 INFO  : Disconnected from the channel tcfchan#1.
15:41:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:42:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:14 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 10047 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:42:14 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:42:15 INFO  : XSCT server has started successfully.
15:42:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:42:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:34 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:42:34 INFO  : 'jtag frequency' command is executed.
15:42:34 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:42:34 INFO  : Context for 'APU' is selected.
15:42:35 INFO  : System reset is completed.
15:42:38 INFO  : 'after 3000' command is executed.
15:42:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:42:41 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
15:42:41 INFO  : Context for 'APU' is selected.
15:42:41 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
15:42:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:41 INFO  : Context for 'APU' is selected.
15:42:41 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
15:42:43 INFO  : 'psu_init' command is executed.
15:42:44 INFO  : 'after 1000' command is executed.
15:42:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:42:45 INFO  : 'after 1000' command is executed.
15:42:45 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:42:45 INFO  : 'catch {psu_protection}' command is executed.
15:42:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:42:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:42:46 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:42:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:42:46 INFO  : 'con' command is executed.
15:42:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:42:46 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
15:45:29 INFO  : Disconnected from the channel tcfchan#1.
15:45:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:39 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 11390 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:45:39 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:45:40 INFO  : XSCT server has started successfully.
15:45:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:45:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:00 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:46:00 INFO  : 'jtag frequency' command is executed.
15:46:00 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:46:00 INFO  : Context for 'APU' is selected.
15:46:00 INFO  : System reset is completed.
15:46:03 INFO  : 'after 3000' command is executed.
15:46:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:46:07 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
15:46:07 INFO  : Context for 'APU' is selected.
15:46:07 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
15:46:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:07 INFO  : Context for 'APU' is selected.
15:46:07 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
15:46:08 INFO  : 'psu_init' command is executed.
15:46:09 INFO  : 'after 1000' command is executed.
15:46:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:46:10 INFO  : 'after 1000' command is executed.
15:46:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:46:10 INFO  : 'catch {psu_protection}' command is executed.
15:46:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:46:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:46:11 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:46:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:46:11 INFO  : 'con' command is executed.
15:46:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:46:11 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
15:49:05 INFO  : Disconnected from the channel tcfchan#1.
15:49:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:12 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 12585 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:49:12 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:49:13 INFO  : XSCT server has started successfully.
15:49:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:49:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:49:28 INFO  : 'jtag frequency' command is executed.
15:49:28 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:49:28 INFO  : Context for 'APU' is selected.
15:49:28 INFO  : System reset is completed.
15:49:31 INFO  : 'after 3000' command is executed.
15:49:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:49:35 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
15:49:35 INFO  : Context for 'APU' is selected.
15:49:35 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
15:49:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:35 INFO  : Context for 'APU' is selected.
15:49:35 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
15:49:36 INFO  : 'psu_init' command is executed.
15:49:37 INFO  : 'after 1000' command is executed.
15:49:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:49:38 INFO  : 'after 1000' command is executed.
15:49:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:49:38 INFO  : 'catch {psu_protection}' command is executed.
15:49:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:39 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:39 INFO  : 'con' command is executed.
15:49:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:49:39 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
15:51:56 INFO  : Disconnected from the channel tcfchan#1.
15:51:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:03 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 12884 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:52:03 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:52:04 INFO  : XSCT server has started successfully.
15:52:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:52:25 INFO  : 'jtag frequency' command is executed.
15:52:25 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:52:25 INFO  : Context for 'APU' is selected.
15:52:25 INFO  : System reset is completed.
15:52:28 INFO  : 'after 3000' command is executed.
15:52:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:52:33 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
15:52:33 INFO  : Context for 'APU' is selected.
15:52:33 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
15:52:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:33 INFO  : Context for 'APU' is selected.
15:52:33 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
15:52:34 INFO  : 'psu_init' command is executed.
15:52:35 INFO  : 'after 1000' command is executed.
15:52:35 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:52:36 INFO  : 'after 1000' command is executed.
15:52:36 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:52:36 INFO  : 'catch {psu_protection}' command is executed.
15:52:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:52:37 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:52:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:37 INFO  : 'con' command is executed.
15:52:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:52:37 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
15:54:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:54:18 INFO  : 'jtag frequency' command is executed.
15:54:18 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:54:18 INFO  : Context for 'APU' is selected.
15:54:19 INFO  : System reset is completed.
15:54:22 INFO  : 'after 3000' command is executed.
15:54:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:54:28 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit"
15:54:28 INFO  : Context for 'APU' is selected.
15:54:28 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf'.
15:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:28 INFO  : Context for 'APU' is selected.
15:54:28 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl' is done.
15:54:29 INFO  : 'psu_init' command is executed.
15:54:30 INFO  : 'after 1000' command is executed.
15:54:30 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:54:31 INFO  : 'after 1000' command is executed.
15:54:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:54:31 INFO  : 'catch {psu_protection}' command is executed.
15:54:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:54:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:54:32 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf' is downloaded to processor 'psu_cortexa53_0'.
15:54:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_bsp/Debug/prova_gpio_bsp.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:54:32 INFO  : 'con' command is executed.
15:54:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:54:32 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_prova_gpio_bsp.elf_on_local.tcl'
15:54:45 INFO  : Disconnected from the channel tcfchan#1.
15:54:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:53 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 14072 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:54:53 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:54:54 INFO  : XSCT server has started successfully.
15:54:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:55:06 WARN  : channel "tcfchan#1" closed
15:55:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:15 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:55:15 INFO  : 'jtag frequency' command is executed.
15:55:15 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:55:15 INFO  : Context for 'APU' is selected.
15:55:15 INFO  : System reset is completed.
15:55:18 INFO  : 'after 3000' command is executed.
15:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:55:22 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
15:55:22 INFO  : Context for 'APU' is selected.
15:55:22 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
15:55:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:22 INFO  : Context for 'APU' is selected.
15:55:22 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
15:55:23 INFO  : 'psu_init' command is executed.
15:55:24 INFO  : 'after 1000' command is executed.
15:55:24 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:55:25 INFO  : 'after 1000' command is executed.
15:55:25 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:55:25 INFO  : 'catch {psu_protection}' command is executed.
15:55:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:55:26 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:55:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:26 INFO  : 'con' command is executed.
15:55:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:55:26 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
15:56:46 INFO  : Disconnected from the channel tcfchan#1.
15:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:54 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 14579 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:56:54 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:56:55 INFO  : XSCT server has started successfully.
15:56:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:57:54 INFO  : 'jtag frequency' command is executed.
15:57:54 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:57:54 INFO  : Context for 'APU' is selected.
15:57:55 INFO  : System reset is completed.
15:57:58 INFO  : 'after 3000' command is executed.
15:57:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:58:02 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
15:58:02 INFO  : Context for 'APU' is selected.
15:58:02 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
15:58:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:02 INFO  : Context for 'APU' is selected.
15:58:02 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
15:58:03 INFO  : 'psu_init' command is executed.
15:58:04 INFO  : 'after 1000' command is executed.
15:58:04 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:58:05 INFO  : 'after 1000' command is executed.
15:58:05 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:58:05 INFO  : 'catch {psu_protection}' command is executed.
15:58:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:58:06 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:58:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:06 INFO  : 'con' command is executed.
15:58:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:58:06 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
15:59:29 INFO  : Disconnected from the channel tcfchan#1.
15:59:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:37 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 14806 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:59:37 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:59:38 INFO  : XSCT server has started successfully.
15:59:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:59:56 INFO  : 'jtag frequency' command is executed.
15:59:56 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:59:56 INFO  : Context for 'APU' is selected.
15:59:57 INFO  : System reset is completed.
16:00:00 INFO  : 'after 3000' command is executed.
16:00:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:00:03 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
16:00:03 INFO  : Context for 'APU' is selected.
16:00:04 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
16:00:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:04 INFO  : Context for 'APU' is selected.
16:00:04 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
16:00:04 INFO  : 'psu_init' command is executed.
16:00:05 INFO  : 'after 1000' command is executed.
16:00:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:00:06 INFO  : 'after 1000' command is executed.
16:00:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:00:06 INFO  : 'catch {psu_protection}' command is executed.
16:00:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:00:07 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:00:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:07 INFO  : 'con' command is executed.
16:00:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:00:07 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
16:15:10 INFO  : Disconnected from the channel tcfchan#1.
16:15:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:11 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:15:11 INFO  : 'jtag frequency' command is executed.
16:15:11 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:15:11 INFO  : Context for 'APU' is selected.
16:15:12 INFO  : System reset is completed.
16:15:15 INFO  : 'after 3000' command is executed.
16:15:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:15:18 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit"
16:15:18 INFO  : Context for 'APU' is selected.
16:15:19 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf'.
16:15:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:19 INFO  : Context for 'APU' is selected.
16:15:19 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl' is done.
16:15:20 INFO  : 'psu_init' command is executed.
16:15:21 INFO  : 'after 1000' command is executed.
16:15:21 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:15:22 INFO  : 'after 1000' command is executed.
16:15:22 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:15:22 INFO  : 'catch {psu_protection}' command is executed.
16:15:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:15:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:15:23 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2/Debug/solo_led2.elf' is downloaded to processor 'psu_cortexa53_0'.
16:15:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2/Debug/solo_led2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:15:23 INFO  : 'con' command is executed.
16:15:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:15:23 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/solo_led2.elf_on_local.tcl'
16:16:28 INFO  : Disconnected from the channel tcfchan#2.
16:16:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:35 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 15120 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

16:16:35 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:16:36 INFO  : XSCT server has started successfully.
16:16:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:16:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:52 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:16:52 INFO  : 'jtag frequency' command is executed.
16:16:52 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:16:52 INFO  : Context for 'APU' is selected.
16:16:53 INFO  : System reset is completed.
16:16:56 INFO  : 'after 3000' command is executed.
16:16:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:16:59 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit"
16:16:59 INFO  : Context for 'APU' is selected.
16:17:00 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf'.
16:17:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:00 INFO  : Context for 'APU' is selected.
16:17:00 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl' is done.
16:17:00 INFO  : 'psu_init' command is executed.
16:17:01 INFO  : 'after 1000' command is executed.
16:17:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:17:02 INFO  : 'after 1000' command is executed.
16:17:03 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:17:03 INFO  : 'catch {psu_protection}' command is executed.
16:17:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:17:03 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2/Debug/solo_led2.elf' is downloaded to processor 'psu_cortexa53_0'.
16:17:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2/Debug/solo_led2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:03 INFO  : 'con' command is executed.
16:17:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:17:03 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/solo_led2.elf_on_local.tcl'
16:17:26 INFO  : Disconnected from the channel tcfchan#1.
16:17:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:39 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 17094 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

16:17:39 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:17:40 INFO  : XSCT server has started successfully.
16:17:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:17:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:17:55 INFO  : 'jtag frequency' command is executed.
16:17:55 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:17:56 INFO  : Context for 'APU' is selected.
16:17:56 INFO  : System reset is completed.
16:17:59 INFO  : 'after 3000' command is executed.
16:17:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:18:02 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit"
16:18:03 INFO  : Context for 'APU' is selected.
16:18:03 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf'.
16:18:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:03 INFO  : Context for 'APU' is selected.
16:18:03 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl' is done.
16:18:04 INFO  : 'psu_init' command is executed.
16:18:05 INFO  : 'after 1000' command is executed.
16:18:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:18:06 INFO  : 'after 1000' command is executed.
16:18:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:18:06 INFO  : 'catch {psu_protection}' command is executed.
16:18:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:18:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:18:07 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2/Debug/solo_led2.elf' is downloaded to processor 'psu_cortexa53_0'.
16:18:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/prova_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gpio_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/solo_led2/Debug/solo_led2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:18:07 INFO  : 'con' command is executed.
16:18:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:18:07 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/solo_led2.elf_on_local.tcl'
16:24:33 INFO  : Disconnected from the channel tcfchan#1.
14:26:24 INFO  : Registering command handlers for SDK TCF services
14:26:26 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
14:26:28 INFO  : XSCT server has started successfully.
14:26:28 INFO  : Successfully done setting XSCT server connection channel  
14:26:28 INFO  : Successfully done setting SDK workspace  
14:26:28 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
14:26:28 INFO  : Checking for hwspec changes in the project HW_completo.
14:34:55 INFO  : Inferring section assignments and sizes from elf file: /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
14:35:25 INFO  : Successfully generated /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/src/lscript.ld.
14:35:25 INFO  : Applying linker script to all configurations of project hw_completo.
14:35:25 INFO  : Setting rebuild state to true for all configurations of project hw_completo.
14:37:21 INFO  : Successfully generated /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/src/lscript.ld.
14:37:21 INFO  : Applying linker script to all configurations of project hw_completo.
14:37:21 INFO  : Setting rebuild state to true for all configurations of project hw_completo.
14:37:55 INFO  : Successfully generated /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/src/lscript.ld.
14:37:55 INFO  : Applying linker script to all configurations of project hw_completo.
14:37:55 INFO  : Setting rebuild state to true for all configurations of project hw_completo.
14:38:56 INFO  : Successfully generated /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/src/lscript.ld.
14:38:56 INFO  : Applying linker script to all configurations of project hw_completo.
14:38:56 INFO  : Setting rebuild state to true for all configurations of project hw_completo.
14:40:26 INFO  : Successfully generated /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/src/lscript.ld.
14:40:26 INFO  : Applying linker script to all configurations of project hw_completo.
14:40:26 INFO  : Setting rebuild state to true for all configurations of project hw_completo.
14:43:36 INFO  : Successfully generated /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/src/lscript.ld.
14:43:36 INFO  : Applying linker script to all configurations of project hw_completo.
14:43:36 INFO  : Setting rebuild state to true for all configurations of project hw_completo.
14:43:41 INFO  : Inferring section assignments and sizes from elf file: /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
14:44:53 INFO  : Successfully generated /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/src/lscript.ld.
14:44:53 INFO  : Applying linker script to all configurations of project hw_completo.
14:44:53 INFO  : Setting rebuild state to true for all configurations of project hw_completo.
15:34:07 INFO  : Registering command handlers for SDK TCF services
15:34:08 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:34:10 INFO  : XSCT server has started successfully.
15:34:10 INFO  : Successfully done setting XSCT server connection channel  
15:34:10 INFO  : Successfully done setting SDK workspace  
15:34:10 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
15:34:10 INFO  : Checking for hwspec changes in the project HW_completo.
15:34:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595943095000,  Project:1595856254000
15:34:18 INFO  : The hardware specification for project 'HW_completo' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf.
15:34:24 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf into /HW_completo/system.hdf.
15:34:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:34:38 INFO  : 
15:34:39 INFO  : Updating hardware inferred compiler options for hw_completo.
15:34:39 INFO  : Clearing existing target manager status.
15:34:39 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:34:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:35:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:11 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:35:11 INFO  : 'jtag frequency' command is executed.
15:35:11 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:35:11 INFO  : Context for 'APU' is selected.
15:35:12 INFO  : System reset is completed.
15:35:15 INFO  : 'after 3000' command is executed.
15:35:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:35:18 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
15:35:18 INFO  : Context for 'APU' is selected.
15:35:18 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
15:35:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:18 INFO  : Context for 'APU' is selected.
15:35:18 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
15:35:19 INFO  : 'psu_init' command is executed.
15:35:20 INFO  : 'after 1000' command is executed.
15:35:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:35:21 INFO  : 'after 1000' command is executed.
15:35:21 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:35:21 INFO  : 'catch {psu_protection}' command is executed.
15:35:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:35:22 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:35:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:22 INFO  : 'con' command is executed.
15:35:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:35:22 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
15:51:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595944245000,  Project:1595943095000
15:51:05 INFO  : Project HW_completo's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:51:07 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_1_wrapper.hdf into /HW_completo/system.hdf.
15:51:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:51:25 INFO  : 
15:51:26 INFO  : Updating hardware inferred compiler options for hw_completo.
15:51:26 INFO  : Clearing existing target manager status.
15:51:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:51:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:52:16 INFO  : Disconnected from the channel tcfchan#1.
10:38:44 INFO  : Registering command handlers for SDK TCF services
10:38:45 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
10:38:47 INFO  : XSCT server has started successfully.
10:38:47 INFO  : Successfully done setting XSCT server connection channel  
10:38:47 INFO  : Successfully done setting SDK workspace  
10:38:47 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf.
07:43:43 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
07:43:45 INFO  : XSCT server has started successfully.
07:43:53 INFO  : Successfully done setting XSCT server connection channel  
07:43:53 INFO  : Successfully done setting SDK workspace  
07:43:58 INFO  : Registering command handlers for SDK TCF services
07:43:59 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf.
07:44:00 INFO  : Checking for hwspec changes in the project reset_3_wrapper_hw_platform_0.
07:44:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1596201796000,  Project:1595953444000
07:44:00 INFO  : The hardware specification for project 'reset_3_wrapper_hw_platform_0' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf.
07:44:13 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf into /reset_3_wrapper_hw_platform_0/system.hdf.
07:44:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:44:28 INFO  : Clearing existing target manager status.
07:44:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:44:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:45:57 INFO  : Registering command handlers for SDK TCF services
07:45:57 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
07:45:59 INFO  : XSCT server has started successfully.
07:45:59 INFO  : Successfully done setting XSCT server connection channel  
07:46:00 INFO  : Successfully done setting SDK workspace  
07:46:00 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf.
07:46:00 INFO  : Checking for hwspec changes in the project reset_3_wrapper_hw_platform_0.
11:54:01 INFO  : Registering command handlers for SDK TCF services
11:54:02 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
11:54:04 INFO  : XSCT server has started successfully.
11:54:04 INFO  : Successfully done setting XSCT server connection channel  
11:54:05 INFO  : Successfully done setting SDK workspace  
11:54:05 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf.
11:54:05 INFO  : Checking for hwspec changes in the project reset_3_wrapper_hw_platform_0.
11:55:41 INFO  : Registering command handlers for SDK TCF services
11:55:41 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
11:55:43 INFO  : XSCT server has started successfully.
11:55:43 INFO  : Successfully done setting XSCT server connection channel  
11:55:43 INFO  : Successfully done setting SDK workspace  
11:55:43 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf.
11:55:43 INFO  : Checking for hwspec changes in the project reset_3_wrapper_hw_platform_0.
10:35:47 INFO  : Registering command handlers for SDK TCF services
10:35:47 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
10:35:49 INFO  : XSCT server has started successfully.
10:35:49 INFO  : Successfully done setting XSCT server connection channel  
10:35:50 INFO  : Successfully done setting SDK workspace  
10:35:50 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova2_wrapper.hdf.
10:36:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1598532923000,  Project:1596201796000
10:36:02 INFO  : Project reset_3_wrapper_hw_platform_0's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:36:25 INFO  : Project reset_3_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
10:38:01 INFO  : Project 'hls_write_prova_HW' created. You can now create BSPs and application projects targeting this hardware platform.
11:46:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1599126147000,  Project:1599039772000
11:46:04 INFO  : Project hls_write_prova_HW's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:46:06 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova2_wrapper.hdf into /hls_write_prova_HW/system.hdf.
11:46:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:46:23 INFO  : 
11:46:24 INFO  : Updating hardware inferred compiler options for hls_write_SW.
11:46:24 INFO  : Clearing existing target manager status.
11:46:24 INFO  : Closing and re-opening the MSS file of ther project hls_write_bsp
11:46:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:46:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:42:24 ERROR : (XSDB Server)Terminato

16:28:01 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:28:03 INFO  : XSCT server has started successfully.
16:28:03 INFO  : Successfully done setting XSCT server connection channel  
16:28:04 INFO  : Successfully done setting SDK workspace  
16:28:16 INFO  : Registering command handlers for SDK TCF services
16:28:16 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova2_wrapper.hdf.
16:28:18 INFO  : Checking for hwspec changes in the project hls_write_prova_HW.
16:29:34 INFO  : Registering command handlers for SDK TCF services
16:29:35 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:29:37 INFO  : XSCT server has started successfully.
16:29:37 INFO  : Successfully done setting XSCT server connection channel  
16:29:37 INFO  : Successfully done setting SDK workspace  
16:29:37 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova2_wrapper.hdf.
16:29:37 INFO  : Checking for hwspec changes in the project hls_write_prova_HW.
16:30:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:30:37 INFO  : 'jtag frequency' command is executed.
16:30:37 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:30:37 INFO  : Context for 'APU' is selected.
16:30:38 INFO  : System reset is completed.
16:30:41 INFO  : 'after 3000' command is executed.
16:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:30:44 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit"
16:30:44 INFO  : Context for 'APU' is selected.
16:30:45 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf'.
16:30:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:45 INFO  : Context for 'APU' is selected.
16:30:45 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl' is done.
16:30:46 INFO  : 'psu_init' command is executed.
16:30:47 INFO  : 'after 1000' command is executed.
16:30:47 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:30:48 INFO  : 'after 1000' command is executed.
16:30:48 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:30:48 INFO  : 'catch {psu_protection}' command is executed.
16:30:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:48 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/HW_completo/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hw_completo/Debug/hw_completo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:49 INFO  : 'con' command is executed.
16:30:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:30:49 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/hw_completo.tcl'
16:34:56 INFO  : Disconnected from the channel tcfchan#1.
11:18:59 INFO  : Registering command handlers for SDK TCF services
11:19:00 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
11:19:02 INFO  : XSCT server has started successfully.
11:19:02 INFO  : Successfully done setting XSCT server connection channel  
11:19:02 INFO  : Successfully done setting SDK workspace  
11:19:02 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova2_wrapper.hdf.
11:19:02 INFO  : Checking for hwspec changes in the project hls_write_prova_HW.
11:19:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1599210953000,  Project:1599126147000
11:19:10 INFO  : The hardware specification for project 'hls_write_prova_HW' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova2_wrapper.hdf.
11:19:15 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova2_wrapper.hdf into /hls_write_prova_HW/system.hdf.
11:19:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:19:29 INFO  : 
11:19:30 INFO  : Updating hardware inferred compiler options for hls_write_SW.
11:19:30 INFO  : Clearing existing target manager status.
11:22:16 INFO  : Project 'master_hls_HW' created. You can now create BSPs and application projects targeting this hardware platform.
11:24:50 INFO  : Registering command handlers for SDK TCF services
11:24:51 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
11:24:53 INFO  : XSCT server has started successfully.
11:24:53 INFO  : Successfully done setting XSCT server connection channel  
11:24:53 INFO  : Successfully done setting SDK workspace  
11:24:53 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova2_wrapper.hdf.
11:24:53 INFO  : Checking for hwspec changes in the project hls_write_prova_HW.
13:10:10 ERROR : (XSDB Server)Terminato

15:21:12 INFO  : Registering command handlers for SDK TCF services
15:21:13 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:21:15 INFO  : XSCT server has started successfully.
15:21:15 INFO  : Successfully done setting XSCT server connection channel  
15:21:15 INFO  : Successfully done setting SDK workspace  
15:21:15 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hls_prova3_wrapper.hdf.
15:21:36 INFO  : Registering command handlers for SDK TCF services
15:21:37 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:21:39 INFO  : XSCT server has started successfully.
15:21:39 INFO  : Successfully done setting XSCT server connection channel  
15:21:39 INFO  : Successfully done setting SDK workspace  
15:21:39 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/hls_prova3_wrapper.hdf.
15:23:14 INFO  : Project 'prova3_hls_HW' created. You can now create BSPs and application projects targeting this hardware platform.
15:48:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:48:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:48:54 INFO  : 'jtag frequency' command is executed.
15:48:54 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:48:54 INFO  : Context for 'APU' is selected.
15:48:55 INFO  : System reset is completed.
15:48:58 INFO  : 'after 3000' command is executed.
15:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:49:01 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit"
15:49:01 INFO  : Context for 'APU' is selected.
15:49:01 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf'.
15:49:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:01 INFO  : Context for 'APU' is selected.
15:49:02 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl' is done.
15:49:02 INFO  : 'psu_init' command is executed.
15:49:03 INFO  : 'after 1000' command is executed.
15:49:03 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:49:04 INFO  : 'after 1000' command is executed.
15:49:04 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:49:04 INFO  : 'catch {psu_protection}' command is executed.
15:49:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:05 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:05 INFO  : 'con' command is executed.
15:49:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:49:05 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/prova3_hls.tcl'
15:55:41 INFO  : Disconnected from the channel tcfchan#1.
15:55:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:55:42 INFO  : 'jtag frequency' command is executed.
15:55:42 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:55:42 INFO  : Context for 'APU' is selected.
15:55:43 INFO  : System reset is completed.
15:55:46 INFO  : 'after 3000' command is executed.
15:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:55:49 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit"
15:55:49 INFO  : Context for 'APU' is selected.
15:55:49 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf'.
15:55:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:49 INFO  : Context for 'APU' is selected.
15:55:49 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl' is done.
15:55:50 INFO  : 'psu_init' command is executed.
15:55:51 INFO  : 'after 1000' command is executed.
15:55:51 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:55:52 INFO  : 'after 1000' command is executed.
15:55:52 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:55:52 INFO  : 'catch {psu_protection}' command is executed.
15:55:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:55:53 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:55:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:53 INFO  : 'con' command is executed.
15:55:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:55:53 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/prova3_hls.tcl'
15:58:23 INFO  : Disconnected from the channel tcfchan#2.
15:58:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:38 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:58:38 INFO  : 'jtag frequency' command is executed.
15:58:38 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:58:38 INFO  : Context for 'APU' is selected.
15:58:39 INFO  : System reset is completed.
15:58:42 INFO  : 'after 3000' command is executed.
15:58:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:58:45 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit"
15:58:45 INFO  : Context for 'APU' is selected.
15:58:45 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf'.
15:58:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:45 INFO  : Context for 'APU' is selected.
15:58:45 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl' is done.
15:58:46 INFO  : 'psu_init' command is executed.
15:58:47 INFO  : 'after 1000' command is executed.
15:58:47 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:58:48 INFO  : 'after 1000' command is executed.
15:58:48 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:58:48 INFO  : 'catch {psu_protection}' command is executed.
15:58:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:58:49 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:58:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:49 INFO  : 'con' command is executed.
15:58:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:58:49 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/prova3_hls.tcl'
15:59:32 INFO  : Disconnected from the channel tcfchan#3.
15:59:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:59:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:59:47 INFO  : 'jtag frequency' command is executed.
15:59:47 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:59:47 INFO  : Context for 'APU' is selected.
15:59:48 INFO  : System reset is completed.
15:59:51 INFO  : 'after 3000' command is executed.
15:59:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:59:56 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit"
15:59:56 INFO  : Context for 'APU' is selected.
15:59:56 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf'.
15:59:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:56 INFO  : Context for 'APU' is selected.
15:59:56 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl' is done.
15:59:57 INFO  : 'psu_init' command is executed.
15:59:58 INFO  : 'after 1000' command is executed.
15:59:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:59:59 INFO  : 'after 1000' command is executed.
15:59:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:59:59 INFO  : 'catch {psu_protection}' command is executed.
15:59:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:59:59 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:59:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:00 INFO  : 'con' command is executed.
16:00:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:00:00 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/prova3_hls.tcl'
16:00:23 INFO  : Disconnected from the channel tcfchan#4.
16:00:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:00:25 INFO  : 'jtag frequency' command is executed.
16:00:25 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:00:25 INFO  : Context for 'APU' is selected.
16:00:26 INFO  : System reset is completed.
16:00:29 INFO  : 'after 3000' command is executed.
16:00:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:00:34 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit"
16:00:34 INFO  : Context for 'APU' is selected.
16:00:34 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf'.
16:00:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:34 INFO  : Context for 'APU' is selected.
16:00:34 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl' is done.
16:00:35 INFO  : 'psu_init' command is executed.
16:00:36 INFO  : 'after 1000' command is executed.
16:00:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:00:37 INFO  : 'after 1000' command is executed.
16:00:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:00:38 INFO  : 'catch {psu_protection}' command is executed.
16:00:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:00:38 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:00:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:38 INFO  : 'con' command is executed.
16:00:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:00:38 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/prova3_hls.tcl'
16:02:15 INFO  : Disconnected from the channel tcfchan#5.
16:02:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:02:16 INFO  : 'jtag frequency' command is executed.
16:02:16 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:02:16 INFO  : Context for 'APU' is selected.
16:02:17 INFO  : System reset is completed.
16:02:20 INFO  : 'after 3000' command is executed.
16:02:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:02:25 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit"
16:02:25 INFO  : Context for 'APU' is selected.
16:02:25 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf'.
16:02:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:25 INFO  : Context for 'APU' is selected.
16:02:25 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl' is done.
16:02:26 INFO  : 'psu_init' command is executed.
16:02:27 INFO  : 'after 1000' command is executed.
16:02:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:02:28 INFO  : 'after 1000' command is executed.
16:02:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:02:28 INFO  : 'catch {psu_protection}' command is executed.
16:02:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:02:29 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:02:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:29 INFO  : 'con' command is executed.
16:02:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:02:29 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/prova3_hls.tcl'
16:03:00 INFO  : Disconnected from the channel tcfchan#6.
16:03:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:03:01 INFO  : 'jtag frequency' command is executed.
16:03:01 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:03:01 INFO  : Context for 'APU' is selected.
16:03:02 INFO  : System reset is completed.
16:03:05 INFO  : 'after 3000' command is executed.
16:03:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:03:10 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit"
16:03:10 INFO  : Context for 'APU' is selected.
16:03:10 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf'.
16:03:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:10 INFO  : Context for 'APU' is selected.
16:03:10 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl' is done.
16:03:11 INFO  : 'psu_init' command is executed.
16:03:12 INFO  : 'after 1000' command is executed.
16:03:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:03:13 INFO  : 'after 1000' command is executed.
16:03:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:03:13 INFO  : 'catch {psu_protection}' command is executed.
16:03:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:14 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:14 INFO  : 'con' command is executed.
16:03:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:03:14 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/prova3_hls.tcl'
16:06:01 INFO  : Project 'lettur_gpio_HW' created. You can now create BSPs and application projects targeting this hardware platform.
16:14:00 INFO  : Disconnected from the channel tcfchan#7.
16:14:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:14:01 INFO  : 'jtag frequency' command is executed.
16:14:01 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:14:01 INFO  : Context for 'APU' is selected.
16:14:02 INFO  : System reset is completed.
16:14:05 INFO  : 'after 3000' command is executed.
16:14:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:14:10 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/lettur_gpio_HW/reset_3_wrapper.bit"
16:14:10 INFO  : Context for 'APU' is selected.
16:14:11 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/lettur_gpio_HW/system.hdf'.
16:14:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:11 INFO  : Context for 'APU' is selected.
16:14:11 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/lettur_gpio_HW/psu_init.tcl' is done.
16:14:11 INFO  : 'psu_init' command is executed.
16:14:12 INFO  : 'after 1000' command is executed.
16:14:13 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:14:14 INFO  : 'after 1000' command is executed.
16:14:14 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:14:14 INFO  : 'catch {psu_protection}' command is executed.
16:14:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:14:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:14:14 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/lettur_gpio_SW/Debug/lettur_gpio_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:14:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/lettur_gpio_HW/reset_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/lettur_gpio_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/lettur_gpio_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/lettur_gpio_SW/Debug/lettur_gpio_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:14:15 INFO  : 'con' command is executed.
16:14:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:14:15 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/lettur_gpio.tcl'
17:02:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:03:05 INFO  : 'jtag frequency' command is executed.
17:03:05 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:03:06 INFO  : Context for 'APU' is selected.
17:03:06 INFO  : System reset is completed.
17:03:09 INFO  : 'after 3000' command is executed.
17:03:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:03:15 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit"
17:03:15 INFO  : Context for 'APU' is selected.
17:03:15 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf'.
17:03:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:15 INFO  : Context for 'APU' is selected.
17:03:15 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl' is done.
17:03:16 INFO  : 'psu_init' command is executed.
17:03:17 INFO  : 'after 1000' command is executed.
17:03:17 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:03:18 INFO  : 'after 1000' command is executed.
17:03:18 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:03:18 INFO  : 'catch {psu_protection}' command is executed.
17:03:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:03:19 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:03:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:19 INFO  : 'con' command is executed.
17:03:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:03:19 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/prova3_hls.tcl'
17:05:15 INFO  : Disconnected from the channel tcfchan#8.
17:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:05:16 INFO  : 'jtag frequency' command is executed.
17:05:16 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:05:16 INFO  : Context for 'APU' is selected.
17:05:17 INFO  : System reset is completed.
17:05:20 INFO  : 'after 3000' command is executed.
17:05:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:05:25 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit"
17:05:26 INFO  : Context for 'APU' is selected.
17:05:26 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf'.
17:05:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:26 INFO  : Context for 'APU' is selected.
17:05:26 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl' is done.
17:05:27 INFO  : 'psu_init' command is executed.
17:05:28 INFO  : 'after 1000' command is executed.
17:05:28 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:05:29 INFO  : 'after 1000' command is executed.
17:05:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:05:29 INFO  : 'catch {psu_protection}' command is executed.
17:05:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:05:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:05:29 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:05:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:05:30 INFO  : 'con' command is executed.
17:05:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:05:30 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/prova3_hls.tcl'
17:06:36 INFO  : Disconnected from the channel tcfchan#9.
17:06:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:06:37 INFO  : 'jtag frequency' command is executed.
17:06:37 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:06:37 INFO  : Context for 'APU' is selected.
17:06:38 INFO  : System reset is completed.
17:06:41 INFO  : 'after 3000' command is executed.
17:06:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:06:46 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit"
17:06:46 INFO  : Context for 'APU' is selected.
17:06:46 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf'.
17:06:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:46 INFO  : Context for 'APU' is selected.
17:06:46 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl' is done.
17:06:47 INFO  : 'psu_init' command is executed.
17:06:48 INFO  : 'after 1000' command is executed.
17:06:48 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:06:49 INFO  : 'after 1000' command is executed.
17:06:49 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:06:49 INFO  : 'catch {psu_protection}' command is executed.
17:06:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:06:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:06:50 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:06:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:06:50 INFO  : 'con' command is executed.
17:06:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:06:50 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/prova3_hls.tcl'
17:09:20 INFO  : Disconnected from the channel tcfchan#10.
17:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:09:21 INFO  : 'jtag frequency' command is executed.
17:09:21 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:09:21 INFO  : Context for 'APU' is selected.
17:09:22 INFO  : System reset is completed.
17:09:25 INFO  : 'after 3000' command is executed.
17:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:09:29 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit"
17:09:30 INFO  : Context for 'APU' is selected.
17:09:30 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf'.
17:09:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:30 INFO  : Context for 'APU' is selected.
17:09:30 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl' is done.
17:09:31 INFO  : 'psu_init' command is executed.
17:09:32 INFO  : 'after 1000' command is executed.
17:09:32 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:09:33 INFO  : 'after 1000' command is executed.
17:09:33 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:09:33 INFO  : 'catch {psu_protection}' command is executed.
17:09:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:09:34 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:09:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:34 INFO  : 'con' command is executed.
17:09:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:09:34 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/prova3_hls.tcl'
17:10:05 INFO  : Disconnected from the channel tcfchan#11.
17:10:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:06 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:10:06 INFO  : 'jtag frequency' command is executed.
17:10:06 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:10:06 INFO  : Context for 'APU' is selected.
17:10:07 INFO  : System reset is completed.
17:10:10 INFO  : 'after 3000' command is executed.
17:10:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:10:15 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit"
17:10:15 INFO  : Context for 'APU' is selected.
17:10:15 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf'.
17:10:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:15 INFO  : Context for 'APU' is selected.
17:10:15 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl' is done.
17:10:16 INFO  : 'psu_init' command is executed.
17:10:18 INFO  : 'after 1000' command is executed.
17:10:18 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:10:19 INFO  : 'after 1000' command is executed.
17:10:19 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:10:19 INFO  : 'catch {psu_protection}' command is executed.
17:10:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:10:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:10:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:10:19 INFO  : 'jtag frequency' command is executed.
17:10:20 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:10:20 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:10:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:20 INFO  : Context for 'APU' is selected.
17:10:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:10:20 INFO  : System reset is completed.
17:10:20 INFO  : 'con' command is executed.
17:10:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:10:20 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/prova3_hls.tcl'
17:10:23 INFO  : 'after 3000' command is executed.
17:10:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:10:29 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit"
17:10:29 INFO  : Context for 'APU' is selected.
17:10:29 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf'.
17:10:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:29 INFO  : Context for 'APU' is selected.
17:10:29 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl' is done.
17:11:10 ERROR : 'psu_init' is cancelled.
17:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl
psu_init
----------------End of Script----------------

17:11:10 INFO  : Issued abort command to xsdb.
17:11:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:11:16 INFO  : 'jtag frequency' command is executed.
17:11:16 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:11:16 INFO  : Context for 'APU' is selected.
17:11:17 INFO  : System reset is completed.
17:11:20 INFO  : 'after 3000' command is executed.
17:11:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:11:25 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit"
17:11:25 INFO  : Context for 'APU' is selected.
17:11:25 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf'.
17:11:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:25 INFO  : Context for 'APU' is selected.
17:11:25 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl' is done.
17:11:26 INFO  : 'psu_init' command is executed.
17:11:27 INFO  : 'after 1000' command is executed.
17:11:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:11:28 INFO  : 'after 1000' command is executed.
17:11:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:11:29 INFO  : 'catch {psu_protection}' command is executed.
17:11:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:11:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:11:29 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:11:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/hls_prova3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_SW/Debug/prova3_hls_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:11:29 INFO  : 'con' command is executed.
17:11:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:11:29 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/prova3_hls.tcl'
17:12:18 ERROR : (XSDB Server)Terminato

10:46:50 INFO  : Registering command handlers for SDK TCF services
10:46:51 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
10:46:53 INFO  : XSCT server has started successfully.
10:46:53 INFO  : Successfully done setting XSCT server connection channel  
10:46:54 INFO  : Successfully done setting SDK workspace  
10:46:54 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
10:48:56 INFO  : Project 'design2_HW' created. You can now create BSPs and application projects targeting this hardware platform.
11:00:52 INFO  : The new hardware specification file contains the same information as the current specification file. No changes were done to the workspace.
11:01:17 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /design2_HW/system.hdf.
11:01:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:01:30 INFO  : 
11:01:31 INFO  : Updating hardware inferred compiler options for design2_SW.
11:01:31 INFO  : Clearing existing target manager status.
11:01:31 INFO  : Closing and re-opening the MSS file of ther project design2_bsp_0
11:01:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:01:32 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:04:59 INFO  : Project 'design_2_HW' created. You can now create BSPs and application projects targeting this hardware platform.
11:05:53 INFO  : Refreshed build settings on project design2_SW
12:17:47 ERROR : (XSDB Server)Terminato

17:02:47 INFO  : Registering command handlers for SDK TCF services
17:02:48 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:02:50 INFO  : XSCT server has started successfully.
17:02:50 INFO  : Successfully done setting XSCT server connection channel  
17:02:50 INFO  : Successfully done setting SDK workspace  
17:02:50 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
17:02:50 INFO  : Checking for hwspec changes in the project design_2_HW.
17:03:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1600441205000,  Project:1600418694000
17:03:00 INFO  : The hardware specification for project 'design_2_HW' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
17:03:26 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /design_2_HW/system.hdf.
17:03:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:03:52 INFO  : 
17:03:53 INFO  : Updating hardware inferred compiler options for design2_SW2.
17:03:53 INFO  : Clearing existing target manager status.
17:03:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:03:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:04:26 INFO  : Registering command handlers for SDK TCF services
17:04:27 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:04:29 INFO  : XSCT server has started successfully.
17:04:29 INFO  : Successfully done setting XSCT server connection channel  
17:04:30 INFO  : Successfully done setting SDK workspace  
17:04:30 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
17:04:30 INFO  : Checking for hwspec changes in the project design_2_HW.
17:33:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:33:32 INFO  : 'jtag frequency' command is executed.
17:33:32 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:33:32 INFO  : Context for 'APU' is selected.
17:33:33 INFO  : System reset is completed.
17:33:36 INFO  : 'after 3000' command is executed.
17:33:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:33:39 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/design_2_wrapper.bit"
17:33:39 INFO  : Context for 'APU' is selected.
17:33:39 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/system.hdf'.
17:33:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:39 INFO  : Context for 'APU' is selected.
17:33:39 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/psu_init.tcl' is done.
17:33:40 INFO  : 'psu_init' command is executed.
17:33:41 INFO  : 'after 1000' command is executed.
17:33:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:33:42 INFO  : 'after 1000' command is executed.
17:33:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:33:42 INFO  : 'catch {psu_protection}' command is executed.
17:33:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:33:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:33:43 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design2_SW2/Debug/design2_SW2.elf' is downloaded to processor 'psu_cortexa53_0'.
17:33:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design2_SW2/Debug/design2_SW2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:33:43 INFO  : 'con' command is executed.
17:33:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:33:43 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:35:27 INFO  : Disconnected from the channel tcfchan#1.
17:35:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:34 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 30557 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

17:35:34 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:35:35 INFO  : XSCT server has started successfully.
17:35:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:35:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:35:47 INFO  : 'jtag frequency' command is executed.
17:35:47 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:35:47 INFO  : Context for 'APU' is selected.
17:35:48 INFO  : System reset is completed.
17:35:51 INFO  : 'after 3000' command is executed.
17:35:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:35:54 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/design_2_wrapper.bit"
17:35:54 INFO  : Context for 'APU' is selected.
17:35:55 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/system.hdf'.
17:35:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:55 INFO  : Context for 'APU' is selected.
17:35:55 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/psu_init.tcl' is done.
17:35:56 INFO  : 'psu_init' command is executed.
17:35:57 INFO  : 'after 1000' command is executed.
17:35:57 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:35:58 INFO  : 'after 1000' command is executed.
17:35:58 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:35:58 INFO  : 'catch {psu_protection}' command is executed.
17:35:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:35:58 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design2_SW2/Debug/design2_SW2.elf' is downloaded to processor 'psu_cortexa53_0'.
17:35:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design2_SW2/Debug/design2_SW2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:59 INFO  : 'con' command is executed.
17:35:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:35:59 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:37:01 INFO  : Disconnected from the channel tcfchan#1.
17:37:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:08 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 32566 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

17:37:08 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:37:09 INFO  : XSCT server has started successfully.
17:37:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:37:21 INFO  : 'jtag frequency' command is executed.
17:37:21 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:37:21 INFO  : Context for 'APU' is selected.
17:37:22 INFO  : System reset is completed.
17:37:25 INFO  : 'after 3000' command is executed.
17:37:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:37:30 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/design_2_wrapper.bit"
17:37:30 INFO  : Context for 'APU' is selected.
17:37:30 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/system.hdf'.
17:37:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:30 INFO  : Context for 'APU' is selected.
17:37:30 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/psu_init.tcl' is done.
17:37:31 INFO  : 'psu_init' command is executed.
17:37:32 INFO  : 'after 1000' command is executed.
17:37:32 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:37:33 INFO  : 'after 1000' command is executed.
17:37:33 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:37:33 INFO  : 'catch {psu_protection}' command is executed.
17:37:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:37:34 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design2_SW2/Debug/design2_SW2.elf' is downloaded to processor 'psu_cortexa53_0'.
17:37:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design2_SW2/Debug/design2_SW2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:34 INFO  : 'con' command is executed.
17:37:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:37:34 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:38:08 INFO  : Disconnected from the channel tcfchan#1.
17:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:16 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:   355 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

17:38:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:38:16 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:38:17 INFO  : XSCT server has started successfully.
17:38:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:40:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:45 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:40:45 INFO  : 'jtag frequency' command is executed.
17:40:45 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:40:45 INFO  : Context for 'APU' is selected.
17:40:46 INFO  : System reset is completed.
17:40:49 INFO  : 'after 3000' command is executed.
17:40:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:40:52 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/design_2_wrapper.bit"
17:40:52 INFO  : Context for 'APU' is selected.
17:40:52 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/system.hdf'.
17:40:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:52 INFO  : Context for 'APU' is selected.
17:40:52 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/psu_init.tcl' is done.
17:40:53 INFO  : 'psu_init' command is executed.
17:40:54 INFO  : 'after 1000' command is executed.
17:40:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:40:55 INFO  : 'after 1000' command is executed.
17:40:55 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:40:55 INFO  : 'catch {psu_protection}' command is executed.
17:40:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:40:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:40:56 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design2_SW2/Debug/design2_SW2.elf' is downloaded to processor 'psu_cortexa53_0'.
17:40:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design2_SW2/Debug/design2_SW2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:40:56 INFO  : 'con' command is executed.
17:40:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:40:56 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:44:02 ERROR : (XSDB Server)Terminato

10:32:30 INFO  : Registering command handlers for SDK TCF services
10:32:31 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
10:32:34 INFO  : XSCT server has started successfully.
10:32:34 INFO  : Successfully done setting XSCT server connection channel  
10:32:34 INFO  : Successfully done setting SDK workspace  
10:32:34 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
10:32:34 INFO  : Checking for hwspec changes in the project design_2_HW.
10:53:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1600678290000,  Project:1600441205000
10:53:05 INFO  : Project design_2_HW's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:53:09 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /design_2_HW/system.hdf.
10:53:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:53:28 INFO  : 
10:53:29 INFO  : Updating hardware inferred compiler options for design2_SW2.
10:53:29 INFO  : Clearing existing target manager status.
10:55:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:06 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:55:06 INFO  : 'jtag frequency' command is executed.
10:55:06 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:55:07 INFO  : Context for 'APU' is selected.
10:55:07 INFO  : System reset is completed.
10:55:10 INFO  : 'after 3000' command is executed.
10:55:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:55:14 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/design_2_wrapper.bit"
10:55:14 INFO  : Context for 'APU' is selected.
10:55:14 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/system.hdf'.
10:55:14 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:14 INFO  : Context for 'APU' is selected.
10:55:14 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/psu_init.tcl' is done.
10:55:15 INFO  : 'psu_init' command is executed.
10:55:16 INFO  : 'after 1000' command is executed.
10:55:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:55:17 INFO  : 'after 1000' command is executed.
10:55:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:55:17 INFO  : 'catch {psu_protection}' command is executed.
10:55:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:55:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:55:18 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design2_SW2/Debug/design2_SW2.elf' is downloaded to processor 'psu_cortexa53_0'.
10:55:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design2_SW2/Debug/design2_SW2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:55:18 INFO  : 'con' command is executed.
10:55:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:55:18 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:57:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_hw/system.hdf is already opened

10:57:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

10:57:46 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_hw/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

10:58:51 INFO  : Project 'design_2_HW' created. You can now create BSPs and application projects targeting this hardware platform.
10:59:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1562] Source directory /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/drivers/axis_to_ddr_writer_v1_0/src does not exist or is not a directory.

10:59:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1562] Source directory /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/drivers/ov7670_prova_v1_0/src does not exist or is not a directory.

10:59:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::current_path: No such file or directory: "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/drivers/axis_to_ddr_writer_v1_0/data"

10:59:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

10:59:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

10:59:27 ERROR : Error generating bsp sources: Failed in generating sources
10:59:27 ERROR : Failed to generate sources for BSP project design2_bsp_0
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
10:59:32 INFO  : Refreshed build settings on project design2_SW2
10:59:42 INFO  : No changes in MSS file content so not generating sources.
11:00:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1562] Source directory /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/drivers/axis_to_ddr_writer_v1_0/src does not exist or is not a directory.

11:00:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1562] Source directory /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/drivers/ov7670_prova_v1_0/src does not exist or is not a directory.

11:00:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::current_path: No such file or directory: "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_HW/drivers/axis_to_ddr_writer_v1_0/data"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

11:00:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

11:00:51 ERROR : Error generating bsp sources: Failed in generating sources
11:00:51 ERROR : Failed to generate sources for BSP project des2_bsp_1
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
11:02:24 INFO  : Project 'des2' created. You can now create BSPs and application projects targeting this hardware platform.
11:07:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:07:26 INFO  : 'jtag frequency' command is executed.
11:07:26 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:07:26 INFO  : Context for 'APU' is selected.
11:07:27 INFO  : System reset is completed.
11:07:30 INFO  : 'after 3000' command is executed.
11:07:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:07:33 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit"
11:07:33 INFO  : Context for 'APU' is selected.
11:07:33 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf'.
11:07:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:33 INFO  : Context for 'APU' is selected.
11:07:33 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl' is done.
11:07:34 INFO  : 'psu_init' command is executed.
11:07:35 INFO  : 'after 1000' command is executed.
11:07:35 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:07:36 INFO  : 'after 1000' command is executed.
11:07:36 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:07:36 INFO  : 'catch {psu_protection}' command is executed.
11:07:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:07:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:07:37 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
11:07:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:07:37 INFO  : 'con' command is executed.
11:07:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:07:37 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:08:00 INFO  : Disconnected from the channel tcfchan#1.
11:08:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:08:01 INFO  : 'jtag frequency' command is executed.
11:08:01 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:08:01 INFO  : Context for 'APU' is selected.
11:08:02 INFO  : System reset is completed.
11:08:05 INFO  : 'after 3000' command is executed.
11:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:08:10 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit"
11:08:10 INFO  : Context for 'APU' is selected.
11:08:10 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf'.
11:08:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:10 INFO  : Context for 'APU' is selected.
11:08:10 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl' is done.
11:08:11 INFO  : 'psu_init' command is executed.
11:08:12 INFO  : 'after 1000' command is executed.
11:08:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:08:13 INFO  : 'after 1000' command is executed.
11:08:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:08:13 INFO  : 'catch {psu_protection}' command is executed.
11:08:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:08:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:08:14 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
11:08:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:08:14 INFO  : 'con' command is executed.
11:08:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:08:14 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:10:14 INFO  : Disconnected from the channel tcfchan#2.
11:10:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:15 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:10:15 INFO  : 'jtag frequency' command is executed.
11:10:15 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:10:15 INFO  : Context for 'APU' is selected.
11:10:16 INFO  : System reset is completed.
11:10:19 INFO  : 'after 3000' command is executed.
11:10:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:10:24 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit"
11:10:24 INFO  : Context for 'APU' is selected.
11:10:24 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf'.
11:10:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:10:25 INFO  : Context for 'APU' is selected.
11:10:25 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl' is done.
11:10:26 INFO  : 'psu_init' command is executed.
11:10:27 INFO  : 'after 1000' command is executed.
11:10:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:10:28 INFO  : 'after 1000' command is executed.
11:10:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:10:28 INFO  : 'catch {psu_protection}' command is executed.
11:10:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:10:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:10:29 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
11:10:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:10:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:10:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:10:29 INFO  : 'con' command is executed.
11:10:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:10:29 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/des2.tcl'
11:17:17 INFO  : Disconnected from the channel tcfchan#3.
11:17:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:17:18 INFO  : 'jtag frequency' command is executed.
11:17:18 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:17:18 INFO  : Context for 'APU' is selected.
11:17:19 INFO  : System reset is completed.
11:17:22 INFO  : 'after 3000' command is executed.
11:17:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:17:27 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit"
11:17:27 INFO  : Context for 'APU' is selected.
11:17:27 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf'.
11:17:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:27 INFO  : Context for 'APU' is selected.
11:17:27 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl' is done.
11:17:28 INFO  : 'psu_init' command is executed.
11:17:29 INFO  : 'after 1000' command is executed.
11:17:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:17:30 INFO  : 'after 1000' command is executed.
11:17:30 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:17:30 INFO  : 'catch {psu_protection}' command is executed.
11:17:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:17:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:17:31 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
11:17:31 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:17:31 INFO  : 'con' command is executed.
11:17:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:17:31 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/des2.tcl'
11:17:46 INFO  : Disconnected from the channel tcfchan#4.
11:17:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:17:48 INFO  : 'jtag frequency' command is executed.
11:17:48 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:17:48 INFO  : Context for 'APU' is selected.
11:17:49 INFO  : System reset is completed.
11:17:52 INFO  : 'after 3000' command is executed.
11:17:52 INFO  : Context for 'APU' is selected.
11:17:52 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf'.
11:17:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:52 INFO  : Context for 'APU' is selected.
11:17:52 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl' is done.
11:17:53 INFO  : 'psu_init' command is executed.
11:17:54 INFO  : 'after 1000' command is executed.
11:17:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:17:55 INFO  : 'after 1000' command is executed.
11:17:55 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:17:55 INFO  : 'catch {psu_protection}' command is executed.
11:17:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
configparams force-mem-access 0
----------------End of Script----------------

11:17:55 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_gpio.elf_on_local.tcl'
11:18:18 INFO  : Disconnected from the channel tcfchan#5.
11:18:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:18:19 INFO  : 'jtag frequency' command is executed.
11:18:19 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:18:19 INFO  : Context for 'APU' is selected.
11:18:20 INFO  : System reset is completed.
11:18:23 INFO  : 'after 3000' command is executed.
11:18:23 INFO  : Context for 'APU' is selected.
11:18:23 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf'.
11:18:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:23 INFO  : Context for 'APU' is selected.
11:18:23 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl' is done.
11:18:24 INFO  : 'psu_init' command is executed.
11:18:25 INFO  : 'after 1000' command is executed.
11:18:25 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:18:26 INFO  : 'after 1000' command is executed.
11:18:26 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:18:26 INFO  : 'catch {psu_protection}' command is executed.
11:18:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova3_hls_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
configparams force-mem-access 0
----------------End of Script----------------

11:18:26 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_gpio.elf_on_local.tcl'
11:19:01 INFO  : Disconnected from the channel tcfchan#6.
11:19:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:02 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:19:02 INFO  : 'jtag frequency' command is executed.
11:19:02 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:19:02 INFO  : Context for 'APU' is selected.
11:19:03 INFO  : System reset is completed.
11:19:06 INFO  : 'after 3000' command is executed.
11:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:19:11 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit"
11:19:11 INFO  : Context for 'APU' is selected.
11:19:11 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf'.
11:19:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:11 INFO  : Context for 'APU' is selected.
11:19:11 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl' is done.
11:19:12 INFO  : 'psu_init' command is executed.
11:19:13 INFO  : 'after 1000' command is executed.
11:19:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:19:15 INFO  : 'after 1000' command is executed.
11:19:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:19:15 INFO  : 'catch {psu_protection}' command is executed.
11:19:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:19:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:19:15 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
11:19:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:19:15 INFO  : 'con' command is executed.
11:19:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:19:15 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/des2.tcl'
11:51:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1600681848000,  Project:1600678290000
11:51:02 INFO  : Project des2's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:51:05 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /des2/system.hdf.
11:51:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:51:27 INFO  : 
11:51:28 INFO  : Updating hardware inferred compiler options for des2_SW.
11:51:28 INFO  : Clearing existing target manager status.
11:51:28 INFO  : Closing and re-opening the MSS file of ther project des2_bsp
11:51:28 INFO  : Closing and re-opening the MSS file of ther project des2_bsp
11:51:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:51:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:52:12 INFO  : Disconnected from the channel tcfchan#7.
11:52:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:14 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:52:14 INFO  : 'jtag frequency' command is executed.
11:52:14 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:52:14 INFO  : Context for 'APU' is selected.
11:52:15 INFO  : System reset is completed.
11:52:18 INFO  : 'after 3000' command is executed.
11:52:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:52:23 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit"
11:52:23 INFO  : Context for 'APU' is selected.
11:52:23 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf'.
11:52:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:23 INFO  : Context for 'APU' is selected.
11:52:23 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl' is done.
11:52:24 INFO  : 'psu_init' command is executed.
11:52:25 INFO  : 'after 1000' command is executed.
11:52:25 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:52:26 INFO  : 'after 1000' command is executed.
11:52:26 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:52:26 INFO  : 'catch {psu_protection}' command is executed.
11:52:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:52:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:52:27 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
11:52:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:52:27 INFO  : 'con' command is executed.
11:52:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:52:27 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/des2.tcl'
12:22:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1600683740000,  Project:1600681848000
12:22:34 INFO  : Project des2's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:22:36 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /des2/system.hdf.
12:23:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:23:02 INFO  : 
12:23:03 INFO  : Updating hardware inferred compiler options for des2_SW.
12:23:03 INFO  : Clearing existing target manager status.
12:23:03 INFO  : Closing and re-opening the MSS file of ther project des2_bsp
12:23:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:23:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:23:56 INFO  : Disconnected from the channel tcfchan#8.
12:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:57 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:23:57 INFO  : 'jtag frequency' command is executed.
12:23:57 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:23:58 INFO  : Context for 'APU' is selected.
12:23:59 INFO  : System reset is completed.
12:24:02 INFO  : 'after 3000' command is executed.
12:24:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:24:07 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit"
12:24:07 INFO  : Context for 'APU' is selected.
12:24:07 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf'.
12:24:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:07 INFO  : Context for 'APU' is selected.
12:24:07 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl' is done.
12:24:08 INFO  : 'psu_init' command is executed.
12:24:09 INFO  : 'after 1000' command is executed.
12:24:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:24:10 INFO  : 'after 1000' command is executed.
12:24:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:24:10 INFO  : 'catch {psu_protection}' command is executed.
12:24:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:24:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:24:11 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
12:24:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:24:11 INFO  : 'con' command is executed.
12:24:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:24:11 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/des2.tcl'
12:24:35 INFO  : Disconnected from the channel tcfchan#9.
12:24:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:36 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:24:36 INFO  : 'jtag frequency' command is executed.
12:24:36 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:24:36 INFO  : Context for 'APU' is selected.
12:24:37 INFO  : System reset is completed.
12:24:40 INFO  : 'after 3000' command is executed.
12:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:24:46 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit"
12:24:46 INFO  : Context for 'APU' is selected.
12:24:46 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf'.
12:24:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:46 INFO  : Context for 'APU' is selected.
12:24:46 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl' is done.
12:24:47 INFO  : 'psu_init' command is executed.
12:24:48 INFO  : 'after 1000' command is executed.
12:24:48 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:24:49 INFO  : 'after 1000' command is executed.
12:24:49 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:24:49 INFO  : 'catch {psu_protection}' command is executed.
12:24:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:24:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:24:50 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
12:24:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:24:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:24:50 INFO  : 'con' command is executed.
12:24:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:24:50 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/des2.tcl'
12:52:39 ERROR : (XSDB Server)Terminato

17:33:46 INFO  : Registering command handlers for SDK TCF services
17:33:47 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:33:49 INFO  : XSCT server has started successfully.
17:33:49 INFO  : Successfully done setting XSCT server connection channel  
17:33:50 INFO  : Successfully done setting SDK workspace  
17:33:50 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
17:33:50 INFO  : Checking for hwspec changes in the project des2.
17:33:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1600702521000,  Project:1600683740000
17:33:57 INFO  : The hardware specification for project 'des2' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
17:34:03 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /des2/system.hdf.
17:34:16 INFO  : Registering command handlers for SDK TCF services
17:34:17 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:34:19 INFO  : XSCT server has started successfully.
17:34:19 INFO  : Successfully done setting XSCT server connection channel  
17:34:19 INFO  : Successfully done setting SDK workspace  
17:34:19 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
17:34:19 INFO  : Checking for hwspec changes in the project des2.
17:34:56 INFO  : Registering command handlers for SDK TCF services
17:34:57 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:34:59 INFO  : XSCT server has started successfully.
17:34:59 INFO  : Successfully done setting XSCT server connection channel  
17:34:59 INFO  : Successfully done setting SDK workspace  
17:34:59 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
17:34:59 INFO  : Checking for hwspec changes in the project des2.
17:37:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:37:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_bsp/system.mss line 22 - No IP instance named OV7670_GRAYSCALE_TO_AXIS_ov7670_prova_0 present in hardware design

17:37:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:37:31 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:37:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_bsp/system.mss line 22 - No IP instance named OV7670_GRAYSCALE_TO_AXIS_ov7670_prova_0 present in hardware design

17:37:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:37:31 INFO  : Unable to read in MSS file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_bsp/system.mss : null
17:37:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_bsp/system.mss line 22 - No IP instance named OV7670_GRAYSCALE_TO_AXIS_ov7670_prova_0 present in hardware design

17:37:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:37:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:37:31 INFO  : 'jtag frequency' command is executed.
17:37:31 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:37:31 INFO  : Context for 'APU' is selected.
17:37:32 INFO  : System reset is completed.
17:37:35 INFO  : 'after 3000' command is executed.
17:37:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:37:38 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit"
17:37:38 INFO  : Context for 'APU' is selected.
17:37:39 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf'.
17:37:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:39 INFO  : Context for 'APU' is selected.
17:37:39 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl' is done.
17:37:39 INFO  : 'psu_init' command is executed.
17:37:40 INFO  : 'after 1000' command is executed.
17:37:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:37:41 INFO  : 'after 1000' command is executed.
17:37:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:37:41 INFO  : 'catch {psu_protection}' command is executed.
17:37:41 INFO  : Context for 'APU' is selected.
17:37:41 INFO  : 32 bit mode is enabled on 'psu_cortexa53_0'
17:37:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:37:42 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:37:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
enable_a32_mode 0
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_SW/Debug/des2_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:42 INFO  : 'con' command is executed.
17:37:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:37:42 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/des2.tcl'
18:37:54 ERROR : (XSDB Server)Terminato

18:37:54 WARN  : xsct server communication channel is not established.
09:33:58 INFO  : Registering command handlers for SDK TCF services
09:33:59 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
09:34:01 INFO  : XSCT server has started successfully.
09:34:02 INFO  : Successfully done setting XSCT server connection channel  
09:34:02 INFO  : Successfully done setting SDK workspace  
09:34:02 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
09:34:02 INFO  : Checking for hwspec changes in the project des2.
09:34:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1600846275000,  Project:1600702521000
09:34:11 INFO  : The hardware specification for project 'des2' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
09:34:18 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /des2/system.hdf.
09:34:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:34:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des2_bsp/system.mss line 22 - No IP instance named OV7670_GRAYSCALE_TO_AXIS_ov7670_prova_0 present in hardware design

09:34:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:34:43 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

09:34:43 ERROR : Error updating BSP project MSS files.
09:34:44 INFO  : Updating hardware inferred compiler options for des2_SW.
09:34:44 INFO  : Clearing existing target manager status.
09:34:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:34:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:37:53 INFO  : Project 'des22_HW' created. You can now create BSPs and application projects targeting this hardware platform.
09:42:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:42:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:42:33 INFO  : 'jtag frequency' command is executed.
09:42:33 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:42:33 INFO  : Context for 'APU' is selected.
09:42:34 INFO  : System reset is completed.
09:42:37 INFO  : 'after 3000' command is executed.
09:42:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
09:42:40 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des22_HW/design_2_wrapper.bit"
09:42:40 INFO  : Context for 'APU' is selected.
09:42:40 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des22_HW/system.hdf'.
09:42:40 INFO  : 'configparams force-mem-access 1' command is executed.
09:42:40 INFO  : Context for 'APU' is selected.
09:42:40 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des22_HW/psu_init.tcl' is done.
09:42:41 INFO  : 'psu_init' command is executed.
09:42:42 INFO  : 'after 1000' command is executed.
09:42:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:42:44 INFO  : 'after 1000' command is executed.
09:42:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:42:44 INFO  : 'catch {psu_protection}' command is executed.
09:42:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:42:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:42:44 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des22_SW/Debug/des22_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
09:42:44 INFO  : 'configparams force-mem-access 0' command is executed.
09:42:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des22_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des22_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des22_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des22_SW/Debug/des22_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

09:42:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:42:45 INFO  : 'con' command is executed.
09:42:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

09:42:45 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/des22.tcl'
09:43:15 INFO  : Disconnected from the channel tcfchan#1.
09:43:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:43:16 INFO  : 'jtag frequency' command is executed.
09:43:16 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:43:16 INFO  : Context for 'APU' is selected.
09:43:17 INFO  : System reset is completed.
09:43:20 INFO  : 'after 3000' command is executed.
09:43:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
09:43:25 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des22_HW/design_2_wrapper.bit"
09:43:25 INFO  : Context for 'APU' is selected.
09:43:25 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des22_HW/system.hdf'.
09:43:25 INFO  : 'configparams force-mem-access 1' command is executed.
09:43:25 INFO  : Context for 'APU' is selected.
09:43:25 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des22_HW/psu_init.tcl' is done.
09:43:26 INFO  : 'psu_init' command is executed.
09:43:27 INFO  : 'after 1000' command is executed.
09:43:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:43:28 INFO  : 'after 1000' command is executed.
09:43:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:43:28 INFO  : 'catch {psu_protection}' command is executed.
09:43:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:43:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:43:29 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des22_SW/Debug/des22_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
09:43:29 INFO  : 'configparams force-mem-access 0' command is executed.
09:43:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des22_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des22_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des22_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des22_SW/Debug/des22_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

09:43:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:43:29 INFO  : 'con' command is executed.
09:43:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

09:43:29 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/des22.tcl'
10:19:58 INFO  : Project 'des222' created. You can now create BSPs and application projects targeting this hardware platform.
10:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:23:35 INFO  : 'jtag frequency' command is executed.
10:23:35 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:23:35 INFO  : Context for 'APU' is selected.
10:23:36 INFO  : System reset is completed.
10:23:39 INFO  : 'after 3000' command is executed.
10:23:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:23:44 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des222/design_2_wrapper.bit"
10:23:44 INFO  : Context for 'APU' is selected.
10:23:45 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des222/system.hdf'.
10:23:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:23:45 INFO  : Context for 'APU' is selected.
10:23:45 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des222/psu_init.tcl' is done.
10:23:46 INFO  : 'psu_init' command is executed.
10:23:47 INFO  : 'after 1000' command is executed.
10:23:47 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:23:48 INFO  : 'after 1000' command is executed.
10:23:48 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:23:48 INFO  : 'catch {psu_protection}' command is executed.
10:23:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:23:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:23:49 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des222_SW/Debug/des222_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
10:23:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:23:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des222/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des222/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des222/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des222_SW/Debug/des222_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

10:23:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:23:49 INFO  : 'con' command is executed.
10:23:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:23:49 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/des222.tcl'
10:53:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1600851197000,  Project:1600849151000
10:53:33 INFO  : Project des222's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:53:35 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /des222/system.hdf.
10:53:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:53:55 INFO  : 
10:53:56 INFO  : Updating hardware inferred compiler options for des222_SW.
10:53:56 INFO  : Clearing existing target manager status.
10:53:56 INFO  : Closing and re-opening the MSS file of ther project dess222_bsp_0
10:53:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:53:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:59:01 INFO  : Disconnected from the channel tcfchan#2.
10:59:02 WARN  : channel "tcfchan#2" closed
10:59:19 INFO  : Registering command handlers for SDK TCF services
10:59:20 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
10:59:22 INFO  : XSCT server has started successfully.
10:59:22 INFO  : Successfully done setting XSCT server connection channel  
10:59:23 INFO  : Successfully done setting SDK workspace  
10:59:23 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
10:59:23 INFO  : Checking for hwspec changes in the project des222.
11:00:33 INFO  : Project 'des_bufferHW' created. You can now create BSPs and application projects targeting this hardware platform.
11:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:17 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:05:17 INFO  : 'jtag frequency' command is executed.
11:05:17 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:05:17 INFO  : Context for 'APU' is selected.
11:05:18 INFO  : System reset is completed.
11:05:21 INFO  : 'after 3000' command is executed.
11:05:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:05:24 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
11:05:24 INFO  : Context for 'APU' is selected.
11:05:24 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
11:05:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:25 INFO  : Context for 'APU' is selected.
11:05:25 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
11:05:25 INFO  : 'psu_init' command is executed.
11:05:26 INFO  : 'after 1000' command is executed.
11:05:26 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:05:27 INFO  : 'after 1000' command is executed.
11:05:27 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:05:28 INFO  : 'catch {psu_protection}' command is executed.
11:05:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:05:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:05:28 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
11:05:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:05:28 INFO  : 'con' command is executed.
11:05:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:05:28 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/des_buffer.tcl'
11:22:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1600852924000,  Project:1600851197000
11:22:24 INFO  : Project des_bufferHW's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:22:25 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /des_bufferHW/system.hdf.
11:22:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:22:42 INFO  : 
11:22:43 INFO  : Updating hardware inferred compiler options for des_bufferSW.
11:22:43 INFO  : Clearing existing target manager status.
11:22:43 INFO  : Closing and re-opening the MSS file of ther project des_buffer_bsp_0
11:22:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:22:46 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:26:47 INFO  : Disconnected from the channel tcfchan#1.
11:26:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:26:49 INFO  : 'jtag frequency' command is executed.
11:26:49 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:26:49 INFO  : Context for 'APU' is selected.
11:26:50 INFO  : System reset is completed.
11:26:53 INFO  : 'after 3000' command is executed.
11:26:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:26:59 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
11:26:59 INFO  : Context for 'APU' is selected.
11:26:59 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
11:26:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:59 INFO  : Context for 'APU' is selected.
11:26:59 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
11:27:00 INFO  : 'psu_init' command is executed.
11:27:01 INFO  : 'after 1000' command is executed.
11:27:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:27:02 INFO  : 'after 1000' command is executed.
11:27:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:27:02 INFO  : 'catch {psu_protection}' command is executed.
11:27:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:27:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:27:03 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
11:27:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:27:03 INFO  : 'con' command is executed.
11:27:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:27:03 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:27:12 INFO  : Disconnected from the channel tcfchan#2.
11:27:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:15 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:27:15 INFO  : 'jtag frequency' command is executed.
11:27:15 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:27:15 INFO  : Context for 'APU' is selected.
11:27:16 INFO  : System reset is completed.
11:27:19 INFO  : 'after 3000' command is executed.
11:27:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:27:23 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
11:27:23 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"". available targets:
  1* PS TAP
     2  PMU
     3  PL
  4  PSU
     5  RPU (Reset)
        6  Cortex-R5 #0 (RPU Reset)
        7  Cortex-R5 #1 (RPU Reset)
     8  APU
        9  Cortex-A53 #0 (Reset Catch, EL3(S)/A64)
       10  Cortex-A53 #1 (Power On Reset)
       11  Cortex-A53 #2 (Power On Reset)
       12  Cortex-A53 #3 (Power On Reset)
11:27:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 0
----------------End of Script----------------

11:27:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:27:30 INFO  : 'jtag frequency' command is executed.
11:27:30 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:27:30 INFO  : Context for 'APU' is selected.
11:27:31 INFO  : System reset is completed.
11:27:34 INFO  : 'after 3000' command is executed.
11:27:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:27:41 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
11:27:41 INFO  : Context for 'APU' is selected.
11:27:41 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
11:27:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:41 INFO  : Context for 'APU' is selected.
11:27:41 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
11:27:42 INFO  : 'psu_init' command is executed.
11:27:43 INFO  : 'after 1000' command is executed.
11:27:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:27:44 INFO  : 'after 1000' command is executed.
11:27:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:27:44 INFO  : 'catch {psu_protection}' command is executed.
11:27:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:27:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:27:45 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
11:27:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:27:45 INFO  : 'con' command is executed.
11:27:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:27:45 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:28:25 INFO  : Disconnected from the channel tcfchan#3.
17:19:14 INFO  : Registering command handlers for SDK TCF services
17:19:15 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:19:17 INFO  : XSCT server has started successfully.
17:19:17 INFO  : Successfully done setting XSCT server connection channel  
17:19:18 INFO  : Successfully done setting SDK workspace  
17:19:18 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
17:19:18 INFO  : Checking for hwspec changes in the project des_bufferHW.
17:19:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601219302000,  Project:1600852924000
17:19:24 INFO  : The hardware specification for project 'des_bufferHW' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
17:19:29 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /des_bufferHW/system.hdf.
17:19:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:19:47 INFO  : 
17:19:47 INFO  : Updating hardware inferred compiler options for des_bufferSW.
17:19:47 INFO  : Clearing existing target manager status.
17:21:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:22:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:22:07 INFO  : 'jtag frequency' command is executed.
17:22:07 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:22:07 INFO  : Context for 'APU' is selected.
17:22:08 INFO  : System reset is completed.
17:22:11 INFO  : 'after 3000' command is executed.
17:22:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:22:14 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
17:22:15 INFO  : Context for 'APU' is selected.
17:22:15 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
17:22:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:15 INFO  : Context for 'APU' is selected.
17:22:15 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
17:22:16 INFO  : 'psu_init' command is executed.
17:22:17 INFO  : 'after 1000' command is executed.
17:22:17 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:22:18 INFO  : 'after 1000' command is executed.
17:22:18 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:22:18 INFO  : 'catch {psu_protection}' command is executed.
17:22:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:22:19 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:22:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:19 INFO  : 'con' command is executed.
17:22:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:22:19 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
17:22:58 INFO  : Disconnected from the channel tcfchan#1.
17:22:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:22:59 INFO  : 'jtag frequency' command is executed.
17:22:59 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:22:59 INFO  : Context for 'APU' is selected.
17:23:00 INFO  : System reset is completed.
17:23:03 INFO  : 'after 3000' command is executed.
17:23:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:23:07 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
17:23:07 INFO  : Context for 'APU' is selected.
17:23:07 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
17:23:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:07 INFO  : Context for 'APU' is selected.
17:23:07 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
17:23:08 INFO  : 'psu_init' command is executed.
17:23:09 INFO  : 'after 1000' command is executed.
17:23:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:23:10 INFO  : 'after 1000' command is executed.
17:23:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:23:10 INFO  : 'catch {psu_protection}' command is executed.
17:23:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:23:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:23:11 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:23:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:23:11 INFO  : 'con' command is executed.
17:23:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:23:11 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
18:02:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601222495000,  Project:1601219302000
18:02:35 INFO  : Project des_bufferHW's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:02:37 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /des_bufferHW/system.hdf.
18:02:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:02:50 INFO  : 
18:02:51 INFO  : Updating hardware inferred compiler options for des_bufferSW.
18:02:51 INFO  : Clearing existing target manager status.
18:03:26 INFO  : Disconnected from the channel tcfchan#2.
18:03:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:03:28 INFO  : 'jtag frequency' command is executed.
18:03:28 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:03:28 INFO  : Context for 'APU' is selected.
18:03:29 INFO  : System reset is completed.
18:03:32 INFO  : 'after 3000' command is executed.
18:03:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:03:36 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
18:03:36 INFO  : Context for 'APU' is selected.
18:03:36 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
18:03:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:36 INFO  : Context for 'APU' is selected.
18:03:36 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
18:03:37 INFO  : 'psu_init' command is executed.
18:03:38 INFO  : 'after 1000' command is executed.
18:03:38 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:03:39 INFO  : 'after 1000' command is executed.
18:03:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:03:39 INFO  : 'catch {psu_protection}' command is executed.
18:03:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:03:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:03:40 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:03:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:03:40 INFO  : 'con' command is executed.
18:03:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:03:40 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
18:06:09 INFO  : Disconnected from the channel tcfchan#3.
18:06:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:06:10 INFO  : 'jtag frequency' command is executed.
18:06:10 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:06:11 INFO  : Context for 'APU' is selected.
18:06:11 INFO  : System reset is completed.
18:06:14 INFO  : 'after 3000' command is executed.
18:06:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:06:19 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
18:06:19 INFO  : Context for 'APU' is selected.
18:06:19 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
18:06:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:19 INFO  : Context for 'APU' is selected.
18:06:19 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
18:06:20 INFO  : 'psu_init' command is executed.
18:06:21 INFO  : 'after 1000' command is executed.
18:06:21 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:06:22 INFO  : 'after 1000' command is executed.
18:06:22 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:06:22 INFO  : 'catch {psu_protection}' command is executed.
18:06:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:06:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:06:23 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:06:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:06:23 INFO  : 'con' command is executed.
18:06:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:06:23 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
18:23:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601223819000,  Project:1601222495000
18:23:59 INFO  : Project des_bufferHW's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:24:01 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /des_bufferHW/system.hdf.
18:24:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:24:14 INFO  : 
18:24:15 INFO  : Updating hardware inferred compiler options for des_bufferSW.
18:24:15 INFO  : Clearing existing target manager status.
18:24:22 INFO  : Disconnected from the channel tcfchan#4.
18:24:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:24:24 INFO  : 'jtag frequency' command is executed.
18:24:24 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:24:24 INFO  : Context for 'APU' is selected.
18:24:25 INFO  : System reset is completed.
18:24:28 INFO  : 'after 3000' command is executed.
18:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:24:33 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
18:24:34 INFO  : Context for 'APU' is selected.
18:24:34 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
18:24:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:34 INFO  : Context for 'APU' is selected.
18:24:34 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
18:24:35 INFO  : 'psu_init' command is executed.
18:24:36 INFO  : 'after 1000' command is executed.
18:24:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:24:37 INFO  : 'after 1000' command is executed.
18:24:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:24:37 INFO  : 'catch {psu_protection}' command is executed.
18:24:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:24:38 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:24:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:38 INFO  : 'con' command is executed.
18:24:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:24:38 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
18:41:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601224865000,  Project:1601223819000
18:41:49 INFO  : Project des_bufferHW's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:42:36 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /des_bufferHW/system.hdf.
18:42:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:42:50 INFO  : 
18:42:50 INFO  : Updating hardware inferred compiler options for des_bufferSW.
18:42:50 INFO  : Clearing existing target manager status.
18:43:02 INFO  : Disconnected from the channel tcfchan#5.
18:43:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:04 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:43:04 INFO  : 'jtag frequency' command is executed.
18:43:04 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:43:04 INFO  : Context for 'APU' is selected.
18:43:05 INFO  : System reset is completed.
18:43:08 INFO  : 'after 3000' command is executed.
18:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:43:13 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
18:43:13 INFO  : Context for 'APU' is selected.
18:43:13 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
18:43:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:13 INFO  : Context for 'APU' is selected.
18:43:13 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
18:43:14 INFO  : 'psu_init' command is executed.
18:43:15 INFO  : 'after 1000' command is executed.
18:43:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:43:16 INFO  : 'after 1000' command is executed.
18:43:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:43:16 INFO  : 'catch {psu_protection}' command is executed.
18:43:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:43:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:43:17 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:43:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:43:17 INFO  : 'con' command is executed.
18:43:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:43:17 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
18:46:35 ERROR : (XSDB Server)exit due to repeated abort signals

19:15:01 INFO  : Registering command handlers for SDK TCF services
19:15:02 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
19:15:04 INFO  : XSCT server has started successfully.
19:15:04 INFO  : Successfully done setting XSCT server connection channel  
19:15:05 INFO  : Successfully done setting SDK workspace  
19:15:05 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
19:15:05 INFO  : Checking for hwspec changes in the project des_bufferHW.
19:15:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601226618000,  Project:1601224865000
19:15:13 INFO  : The hardware specification for project 'des_bufferHW' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
19:16:21 INFO  : Registering command handlers for SDK TCF services
19:16:22 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
19:16:24 INFO  : XSCT server has started successfully.
19:16:24 INFO  : Successfully done setting XSCT server connection channel  
19:16:24 INFO  : Successfully done setting SDK workspace  
19:16:24 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
19:16:24 INFO  : Checking for hwspec changes in the project des_bufferHW.
19:17:06 INFO  : Registering command handlers for SDK TCF services
19:17:07 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
19:17:09 INFO  : XSCT server has started successfully.
19:17:09 INFO  : Successfully done setting XSCT server connection channel  
19:17:09 INFO  : Successfully done setting SDK workspace  
19:17:09 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
19:17:09 INFO  : Checking for hwspec changes in the project des_bufferHW.
19:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:17:30 INFO  : 'jtag frequency' command is executed.
19:17:30 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:17:30 INFO  : Context for 'APU' is selected.
19:17:31 INFO  : System reset is completed.
19:17:34 INFO  : 'after 3000' command is executed.
19:17:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
19:17:39 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
19:17:39 INFO  : Context for 'APU' is selected.
19:17:39 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
19:17:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:39 INFO  : Context for 'APU' is selected.
19:17:39 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
19:17:40 INFO  : 'psu_init' command is executed.
19:17:41 INFO  : 'after 1000' command is executed.
19:17:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:17:42 INFO  : 'after 1000' command is executed.
19:17:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:17:42 INFO  : 'catch {psu_protection}' command is executed.
19:17:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:17:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:17:43 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
19:17:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:17:43 INFO  : 'con' command is executed.
19:17:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

19:17:43 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
19:18:38 INFO  : Disconnected from the channel tcfchan#1.
19:18:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:45 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 29830 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

19:18:45 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
19:18:46 INFO  : XSCT server has started successfully.
19:18:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:18:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:58 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:18:58 INFO  : 'jtag frequency' command is executed.
19:18:58 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:18:58 INFO  : Context for 'APU' is selected.
19:18:59 INFO  : System reset is completed.
19:19:02 INFO  : 'after 3000' command is executed.
19:19:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
19:19:08 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
19:19:08 INFO  : Context for 'APU' is selected.
19:19:08 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
19:19:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:08 INFO  : Context for 'APU' is selected.
19:19:08 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
19:19:09 INFO  : 'psu_init' command is executed.
19:19:10 INFO  : 'after 1000' command is executed.
19:19:10 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:19:11 INFO  : 'after 1000' command is executed.
19:19:11 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:19:11 INFO  : 'catch {psu_protection}' command is executed.
19:19:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:19:12 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
19:19:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:12 INFO  : 'con' command is executed.
19:19:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

19:19:12 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
20:31:50 ERROR : (XSDB Server)Terminato

22:40:59 INFO  : Registering command handlers for SDK TCF services
22:41:00 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
22:41:02 INFO  : XSCT server has started successfully.
22:41:03 INFO  : Successfully done setting XSCT server connection channel  
22:41:03 INFO  : Successfully done setting SDK workspace  
22:41:03 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
22:41:03 INFO  : Checking for hwspec changes in the project des_bufferHW.
22:41:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601239216000,  Project:1601226618000
22:41:10 INFO  : The hardware specification for project 'des_bufferHW' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
22:41:15 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /des_bufferHW/system.hdf.
22:41:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:41:32 INFO  : 
22:41:33 INFO  : Updating hardware inferred compiler options for des_bufferSW.
22:41:33 INFO  : Clearing existing target manager status.
22:41:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:40 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:41:40 INFO  : 'jtag frequency' command is executed.
22:41:40 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:41:40 INFO  : Context for 'APU' is selected.
22:41:41 INFO  : System reset is completed.
22:41:44 INFO  : 'after 3000' command is executed.
22:41:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:41:47 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
22:41:47 INFO  : Context for 'APU' is selected.
22:41:47 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
22:41:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:47 INFO  : Context for 'APU' is selected.
22:41:47 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
22:41:48 INFO  : 'psu_init' command is executed.
22:41:49 INFO  : 'after 1000' command is executed.
22:41:49 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:41:50 INFO  : 'after 1000' command is executed.
22:41:50 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:41:50 INFO  : 'catch {psu_protection}' command is executed.
22:41:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:41:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:41:51 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
22:41:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:41:51 INFO  : 'con' command is executed.
22:41:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:41:51 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
23:43:58 INFO  : Project 'res3' created. You can now create BSPs and application projects targeting this hardware platform.
23:49:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:49:33 INFO  : 'jtag frequency' command is executed.
23:49:33 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:49:33 INFO  : Context for 'APU' is selected.
23:49:33 INFO  : System reset is completed.
23:49:36 INFO  : 'after 3000' command is executed.
23:49:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:49:40 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit"
23:49:40 INFO  : Context for 'APU' is selected.
23:49:40 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf'.
23:49:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:40 INFO  : Context for 'APU' is selected.
23:49:40 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl' is done.
23:49:41 INFO  : 'psu_init' command is executed.
23:49:42 INFO  : 'after 1000' command is executed.
23:49:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:49:43 INFO  : 'after 1000' command is executed.
23:49:43 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:49:43 INFO  : 'catch {psu_protection}' command is executed.
23:49:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:49:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:49:44 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/resSW/Debug/resSW.elf' is downloaded to processor 'psu_cortexa53_0'.
23:49:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/resSW/Debug/resSW.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:49:44 INFO  : 'con' command is executed.
23:49:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:49:44 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ressw.elf_on_local.tcl'
23:50:25 INFO  : Disconnected from the channel tcfchan#1.
23:50:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:50:26 INFO  : 'jtag frequency' command is executed.
23:50:26 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:50:26 INFO  : Context for 'APU' is selected.
23:50:27 INFO  : System reset is completed.
23:50:30 INFO  : 'after 3000' command is executed.
23:50:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:50:34 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit"
23:50:34 INFO  : Context for 'APU' is selected.
23:50:34 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf'.
23:50:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:34 INFO  : Context for 'APU' is selected.
23:50:34 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl' is done.
23:50:35 INFO  : 'psu_init' command is executed.
23:50:36 INFO  : 'after 1000' command is executed.
23:50:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:50:37 INFO  : 'after 1000' command is executed.
23:50:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:50:37 INFO  : 'catch {psu_protection}' command is executed.
23:50:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:50:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:50:38 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/resSW/Debug/resSW.elf' is downloaded to processor 'psu_cortexa53_0'.
23:50:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/resSW/Debug/resSW.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:50:38 INFO  : 'con' command is executed.
23:50:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:50:38 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ressw.elf_on_local.tcl'
09:10:23 INFO  : Registering command handlers for SDK TCF services
09:10:24 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
09:10:26 INFO  : XSCT server has started successfully.
09:10:27 INFO  : Successfully done setting XSCT server connection channel  
09:10:27 INFO  : Successfully done setting SDK workspace  
09:10:27 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf.
09:10:27 INFO  : Checking for hwspec changes in the project res3.
09:10:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601276741000,  Project:1601242715000
09:10:41 INFO  : The hardware specification for project 'res3' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf.
09:10:53 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf into /res3/system.hdf.
09:11:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:11:05 INFO  : 
09:11:06 INFO  : Updating hardware inferred compiler options for resSW.
09:11:06 INFO  : Clearing existing target manager status.
09:11:27 INFO  : Registering command handlers for SDK TCF services
09:11:28 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
09:11:30 INFO  : XSCT server has started successfully.
09:11:30 INFO  : Successfully done setting XSCT server connection channel  
09:11:30 INFO  : Successfully done setting SDK workspace  
09:11:30 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf.
09:11:30 INFO  : Checking for hwspec changes in the project res3.
09:12:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:12:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:12:54 INFO  : 'jtag frequency' command is executed.
09:12:54 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:12:54 INFO  : Context for 'APU' is selected.
09:12:55 INFO  : System reset is completed.
09:12:58 INFO  : 'after 3000' command is executed.
09:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
09:13:02 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit"
09:13:02 INFO  : Context for 'APU' is selected.
09:13:02 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf'.
09:13:02 INFO  : 'configparams force-mem-access 1' command is executed.
09:13:02 INFO  : Context for 'APU' is selected.
09:13:02 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl' is done.
09:13:03 INFO  : 'psu_init' command is executed.
09:13:04 INFO  : 'after 1000' command is executed.
09:13:04 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:13:05 INFO  : 'after 1000' command is executed.
09:13:05 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:13:05 INFO  : 'catch {psu_protection}' command is executed.
09:13:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:13:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:13:06 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/resSW/Debug/resSW.elf' is downloaded to processor 'psu_cortexa53_0'.
09:13:06 INFO  : 'configparams force-mem-access 0' command is executed.
09:13:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/resSW/Debug/resSW.elf
configparams force-mem-access 0
----------------End of Script----------------

09:13:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:13:06 INFO  : 'con' command is executed.
09:13:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

09:13:06 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ressw.elf_on_local.tcl'
09:17:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:17:57 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:17:57 INFO  : 'jtag frequency' command is executed.
09:17:57 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:17:57 INFO  : Context for 'APU' is selected.
09:17:58 INFO  : System reset is completed.
09:18:01 INFO  : 'after 3000' command is executed.
09:18:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
09:18:07 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit"
09:18:07 INFO  : Context for 'APU' is selected.
09:18:07 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf'.
09:18:07 INFO  : 'configparams force-mem-access 1' command is executed.
09:18:07 INFO  : Context for 'APU' is selected.
09:18:07 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl' is done.
09:18:08 INFO  : 'psu_init' command is executed.
09:18:09 INFO  : 'after 1000' command is executed.
09:18:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:18:10 INFO  : 'after 1000' command is executed.
09:18:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:18:10 INFO  : 'catch {psu_protection}' command is executed.
09:18:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:18:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:18:11 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ress3/Debug/ress3.elf' is downloaded to processor 'psu_cortexa53_0'.
09:18:11 INFO  : 'configparams force-mem-access 0' command is executed.
09:18:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ress3/Debug/ress3.elf
configparams force-mem-access 0
----------------End of Script----------------

09:18:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:18:11 INFO  : 'con' command is executed.
09:18:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

09:18:11 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
09:31:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601278256000,  Project:1601276741000
09:31:22 INFO  : Project res3's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:31:36 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf into /res3/system.hdf.
09:31:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:31:49 INFO  : 
09:31:50 INFO  : Updating hardware inferred compiler options for ress3.
09:31:50 INFO  : Clearing existing target manager status.
09:31:50 INFO  : Closing and re-opening the MSS file of ther project res3_bsp_0
09:31:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:31:52 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:32:25 INFO  : Disconnected from the channel tcfchan#1.
09:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:27 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:32:27 INFO  : 'jtag frequency' command is executed.
09:32:27 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:32:28 INFO  : Context for 'APU' is selected.
09:32:28 INFO  : System reset is completed.
09:32:31 INFO  : 'after 3000' command is executed.
09:32:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
09:32:36 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit"
09:32:36 INFO  : Context for 'APU' is selected.
09:32:36 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf'.
09:32:36 INFO  : 'configparams force-mem-access 1' command is executed.
09:32:36 INFO  : Context for 'APU' is selected.
09:32:36 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl' is done.
09:32:37 INFO  : 'psu_init' command is executed.
09:32:38 INFO  : 'after 1000' command is executed.
09:32:38 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:32:39 INFO  : 'after 1000' command is executed.
09:32:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:32:39 INFO  : 'catch {psu_protection}' command is executed.
09:32:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:32:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:32:40 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ress3/Debug/ress3.elf' is downloaded to processor 'psu_cortexa53_0'.
09:32:40 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ress3/Debug/ress3.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:32:40 INFO  : 'con' command is executed.
09:32:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

09:32:40 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
09:33:35 INFO  : Disconnected from the channel tcfchan#2.
09:33:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:36 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:33:36 INFO  : 'jtag frequency' command is executed.
09:33:36 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:33:36 INFO  : Context for 'APU' is selected.
09:33:36 INFO  : System reset is completed.
09:33:39 INFO  : 'after 3000' command is executed.
09:33:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
09:33:44 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit"
09:33:44 INFO  : Context for 'APU' is selected.
09:33:44 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf'.
09:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:33:44 INFO  : Context for 'APU' is selected.
09:33:44 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl' is done.
09:33:45 INFO  : 'psu_init' command is executed.
09:33:46 INFO  : 'after 1000' command is executed.
09:33:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:33:47 INFO  : 'after 1000' command is executed.
09:33:48 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:33:48 INFO  : 'catch {psu_protection}' command is executed.
09:33:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:33:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:33:49 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ress3/Debug/ress3.elf' is downloaded to processor 'psu_cortexa53_0'.
09:33:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:33:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ress3/Debug/ress3.elf
configparams force-mem-access 0
----------------End of Script----------------

09:33:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:33:49 INFO  : 'con' command is executed.
09:33:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

09:33:49 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
09:45:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:45:46 INFO  : 'jtag frequency' command is executed.
09:45:46 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
09:45:46 INFO  : Context for 'APU' is selected.
09:45:47 INFO  : System reset is completed.
09:45:50 INFO  : 'after 3000' command is executed.
09:45:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
09:45:54 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit"
09:45:54 INFO  : Context for 'APU' is selected.
09:45:54 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf'.
09:45:54 INFO  : 'configparams force-mem-access 1' command is executed.
09:45:54 INFO  : Context for 'APU' is selected.
09:45:54 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl' is done.
09:45:55 INFO  : 'psu_init' command is executed.
09:45:56 INFO  : 'after 1000' command is executed.
09:45:56 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
09:45:57 INFO  : 'after 1000' command is executed.
09:45:57 INFO  : 'psu_ps_pl_reset_config' command is executed.
09:45:57 INFO  : 'catch {psu_protection}' command is executed.
09:45:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:45:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:45:58 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res33/Debug/res33.elf' is downloaded to processor 'psu_cortexa53_0'.
09:45:58 INFO  : 'configparams force-mem-access 0' command is executed.
09:45:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res33/Debug/res33.elf
configparams force-mem-access 0
----------------End of Script----------------

09:45:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:45:58 INFO  : 'con' command is executed.
09:45:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

09:45:58 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:05:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601280341000,  Project:1601278256000
10:05:54 INFO  : Project res3's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:05:56 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf into /res3/system.hdf.
10:06:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:06:10 INFO  : 
10:06:11 INFO  : Updating hardware inferred compiler options for res33.
10:06:11 INFO  : Clearing existing target manager status.
10:06:11 INFO  : Closing and re-opening the MSS file of ther project res3_bsp_0
10:06:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:06:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:10:44 INFO  : Disconnected from the channel tcfchan#3.
10:10:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:10:46 INFO  : 'jtag frequency' command is executed.
10:10:46 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:10:46 INFO  : Context for 'APU' is selected.
10:10:47 INFO  : System reset is completed.
10:10:50 INFO  : 'after 3000' command is executed.
10:10:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:10:54 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit"
10:10:54 INFO  : Context for 'APU' is selected.
10:10:54 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf'.
10:10:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:10:54 INFO  : Context for 'APU' is selected.
10:10:54 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl' is done.
10:10:55 INFO  : 'psu_init' command is executed.
10:10:56 INFO  : 'after 1000' command is executed.
10:10:56 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:10:57 INFO  : 'after 1000' command is executed.
10:10:57 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:10:57 INFO  : 'catch {psu_protection}' command is executed.
10:10:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:10:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:10:58 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res33/Debug/res33.elf' is downloaded to processor 'psu_cortexa53_0'.
10:10:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:10:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res33/Debug/res33.elf
configparams force-mem-access 0
----------------End of Script----------------

10:10:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:10:58 INFO  : 'con' command is executed.
10:10:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:10:58 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:54:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601283254000,  Project:1601280341000
10:54:38 INFO  : Project res3's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:54:40 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf into /res3/system.hdf.
10:54:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:54:58 INFO  : 
10:54:58 INFO  : Updating hardware inferred compiler options for res33.
10:54:59 INFO  : Clearing existing target manager status.
10:54:59 INFO  : Closing and re-opening the MSS file of ther project res3_bsp_0
10:55:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:55:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:55:29 INFO  : Disconnected from the channel tcfchan#4.
10:55:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:55:31 INFO  : 'jtag frequency' command is executed.
10:55:31 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:55:31 INFO  : Context for 'APU' is selected.
10:55:32 INFO  : System reset is completed.
10:55:35 INFO  : 'after 3000' command is executed.
10:55:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:55:41 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit"
10:55:41 INFO  : Context for 'APU' is selected.
10:55:41 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf'.
10:55:41 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:41 INFO  : Context for 'APU' is selected.
10:55:41 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl' is done.
10:55:42 INFO  : 'psu_init' command is executed.
10:55:43 INFO  : 'after 1000' command is executed.
10:55:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:55:44 INFO  : 'after 1000' command is executed.
10:55:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:55:44 INFO  : 'catch {psu_protection}' command is executed.
10:55:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:55:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:55:45 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res33/Debug/res33.elf' is downloaded to processor 'psu_cortexa53_0'.
10:55:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res33/Debug/res33.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:55:45 INFO  : 'con' command is executed.
10:55:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:55:45 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
10:57:26 INFO  : Disconnected from the channel tcfchan#5.
10:57:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:57:28 INFO  : 'jtag frequency' command is executed.
10:57:28 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:57:28 INFO  : Context for 'APU' is selected.
10:57:28 INFO  : System reset is completed.
10:57:31 INFO  : 'after 3000' command is executed.
10:57:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
10:57:37 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit"
10:57:37 INFO  : Context for 'APU' is selected.
10:57:37 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf'.
10:57:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:37 INFO  : Context for 'APU' is selected.
10:57:37 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl' is done.
10:57:38 INFO  : 'psu_init' command is executed.
10:57:39 INFO  : 'after 1000' command is executed.
10:57:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:57:40 INFO  : 'after 1000' command is executed.
10:57:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:57:40 INFO  : 'catch {psu_protection}' command is executed.
10:57:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:57:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:57:41 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res33/Debug/res33.elf' is downloaded to processor 'psu_cortexa53_0'.
10:57:41 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/reset_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res3/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/res33/Debug/res33.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:57:41 INFO  : 'con' command is executed.
10:57:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

10:57:41 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:59:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601286735000,  Project:1601283254000
11:59:16 INFO  : Project res3's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:59:39 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf into /res3/system.hdf.
11:59:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:59:56 INFO  : 
11:59:57 INFO  : Updating hardware inferred compiler options for res33.
11:59:57 INFO  : Clearing existing target manager status.
11:59:57 INFO  : Closing and re-opening the MSS file of ther project res3_bsp_0
11:59:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:59:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:01:53 INFO  : Disconnected from the channel tcfchan#6.
12:01:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:01:55 INFO  : 'jtag frequency' command is executed.
12:01:55 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:01:55 INFO  : Context for 'APU' is selected.
12:01:56 INFO  : System reset is completed.
12:01:59 INFO  : 'after 3000' command is executed.
12:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:02:05 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
12:02:05 INFO  : Context for 'APU' is selected.
12:02:05 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
12:02:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:05 INFO  : Context for 'APU' is selected.
12:02:05 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
12:02:06 INFO  : 'psu_init' command is executed.
12:02:07 INFO  : 'after 1000' command is executed.
12:02:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:02:08 INFO  : 'after 1000' command is executed.
12:02:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:02:08 INFO  : 'catch {psu_protection}' command is executed.
12:02:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:02:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:02:09 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
12:02:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:02:09 INFO  : 'con' command is executed.
12:02:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:02:09 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
12:02:32 INFO  : Disconnected from the channel tcfchan#7.
12:02:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:41 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
12:02:43 INFO  : XSCT server has started successfully.
12:02:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:04:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:32 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:04:32 INFO  : 'jtag frequency' command is executed.
12:04:32 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:04:32 INFO  : Context for 'APU' is selected.
12:04:32 INFO  : System reset is completed.
12:04:35 INFO  : 'after 3000' command is executed.
12:04:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:04:40 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
12:04:40 INFO  : Context for 'APU' is selected.
12:04:40 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
12:04:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:40 INFO  : Context for 'APU' is selected.
12:04:40 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
12:04:41 INFO  : 'psu_init' command is executed.
12:04:42 INFO  : 'after 1000' command is executed.
12:04:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:04:43 INFO  : 'after 1000' command is executed.
12:04:43 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:04:43 INFO  : 'catch {psu_protection}' command is executed.
12:04:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:04:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:04:44 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
12:04:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:04:44 INFO  : 'con' command is executed.
12:04:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:04:44 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
12:06:34 INFO  : Disconnected from the channel tcfchan#1.
12:06:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:43 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  4573 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

12:06:43 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
12:06:44 INFO  : XSCT server has started successfully.
12:06:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:06:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:58 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:06:58 INFO  : 'jtag frequency' command is executed.
12:06:58 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:06:58 INFO  : Context for 'APU' is selected.
12:06:59 INFO  : System reset is completed.
12:07:02 INFO  : 'after 3000' command is executed.
12:07:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:07:05 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
12:07:05 INFO  : Context for 'APU' is selected.
12:07:06 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
12:07:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:06 INFO  : Context for 'APU' is selected.
12:07:06 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
12:07:07 INFO  : 'psu_init' command is executed.
12:07:08 INFO  : 'after 1000' command is executed.
12:07:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:07:09 INFO  : 'after 1000' command is executed.
12:07:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:07:09 INFO  : 'catch {psu_protection}' command is executed.
12:07:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:07:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:07:10 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
12:07:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:07:10 INFO  : 'con' command is executed.
12:07:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:07:10 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
12:10:50 INFO  : Disconnected from the channel tcfchan#1.
12:10:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:58 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  5029 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

12:10:58 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
12:10:59 INFO  : XSCT server has started successfully.
12:10:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:11:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:11:12 INFO  : 'jtag frequency' command is executed.
12:11:12 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:11:12 INFO  : Context for 'APU' is selected.
12:11:13 INFO  : System reset is completed.
12:11:16 INFO  : 'after 3000' command is executed.
12:11:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:11:19 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
12:11:19 INFO  : Context for 'APU' is selected.
12:11:20 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
12:11:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:20 INFO  : Context for 'APU' is selected.
12:11:20 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
12:11:21 INFO  : 'psu_init' command is executed.
12:11:22 INFO  : 'after 1000' command is executed.
12:11:22 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:11:23 INFO  : 'after 1000' command is executed.
12:11:23 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:11:23 INFO  : 'catch {psu_protection}' command is executed.
12:11:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:11:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:11:24 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
12:11:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:11:24 INFO  : 'con' command is executed.
12:11:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:11:24 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
13:24:37 INFO  : Disconnected from the channel tcfchan#1.
13:24:37 WARN  : channel "tcfchan#3" closed
13:24:37 WARN  : channel "tcfchan#1" closed
14:48:23 INFO  : Registering command handlers for SDK TCF services
14:48:23 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
14:48:26 INFO  : XSCT server has started successfully.
14:48:26 INFO  : Successfully done setting XSCT server connection channel  
14:48:26 INFO  : Successfully done setting SDK workspace  
14:48:26 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf.
14:48:26 INFO  : Checking for hwspec changes in the project res3.
14:56:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601383350000,  Project:1601286735000
14:56:57 INFO  : Project res3's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:56:59 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf into /res3/system.hdf.
14:57:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:57:12 INFO  : 
14:57:13 INFO  : Updating hardware inferred compiler options for res33.
14:57:13 INFO  : Clearing existing target manager status.
14:57:13 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:57:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:38:47 INFO  : Registering command handlers for SDK TCF services
14:38:48 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
14:38:50 INFO  : XSCT server has started successfully.
14:38:51 INFO  : Successfully done setting XSCT server connection channel  
14:38:51 INFO  : Successfully done setting SDK workspace  
14:38:51 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/reset_3_wrapper.hdf.
14:38:51 INFO  : Checking for hwspec changes in the project res3.
15:46:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601473486000,  Project:1601239216000
15:46:03 INFO  : Project des_bufferHW's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:46:05 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /des_bufferHW/system.hdf.
15:46:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:46:29 INFO  : 
15:46:30 INFO  : Updating hardware inferred compiler options for des_bufferSW.
15:46:30 INFO  : Clearing existing target manager status.
15:46:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:46:32 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:59:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:17 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:59:17 INFO  : 'jtag frequency' command is executed.
15:59:17 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:59:17 INFO  : Context for 'APU' is selected.
15:59:18 INFO  : System reset is completed.
15:59:21 INFO  : 'after 3000' command is executed.
15:59:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:59:25 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
15:59:25 INFO  : Context for 'APU' is selected.
15:59:25 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
15:59:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:25 INFO  : Context for 'APU' is selected.
15:59:25 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
15:59:26 INFO  : 'psu_init' command is executed.
15:59:27 INFO  : 'after 1000' command is executed.
15:59:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:59:28 INFO  : 'after 1000' command is executed.
15:59:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:59:28 INFO  : 'catch {psu_protection}' command is executed.
15:59:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:59:29 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:59:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:29 INFO  : 'con' command is executed.
15:59:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:59:29 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
16:01:03 INFO  : Disconnected from the channel tcfchan#1.
16:01:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:01:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:01:19 INFO  : 'jtag frequency' command is executed.
16:01:19 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:01:19 INFO  : Context for 'APU' is selected.
16:01:19 INFO  : System reset is completed.
16:01:22 INFO  : 'after 3000' command is executed.
16:01:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:01:26 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
16:01:26 INFO  : Context for 'APU' is selected.
16:01:26 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
16:01:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:26 INFO  : Context for 'APU' is selected.
16:01:26 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
16:01:27 INFO  : 'psu_init' command is executed.
16:01:28 INFO  : 'after 1000' command is executed.
16:01:28 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:01:29 INFO  : 'after 1000' command is executed.
16:01:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:01:29 INFO  : 'catch {psu_protection}' command is executed.
16:01:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:29 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:29 INFO  : 'con' command is executed.
16:01:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:01:29 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
16:01:41 INFO  : Disconnected from the channel tcfchan#2.
16:01:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:01:42 INFO  : 'jtag frequency' command is executed.
16:01:42 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:01:42 INFO  : Context for 'APU' is selected.
16:01:43 INFO  : System reset is completed.
16:01:46 INFO  : 'after 3000' command is executed.
16:01:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:01:52 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
16:01:52 INFO  : Context for 'APU' is selected.
16:01:52 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
16:01:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:52 INFO  : Context for 'APU' is selected.
16:01:52 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
16:01:53 INFO  : 'psu_init' command is executed.
16:01:54 INFO  : 'after 1000' command is executed.
16:01:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:01:55 INFO  : 'after 1000' command is executed.
16:01:55 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:01:55 INFO  : 'catch {psu_protection}' command is executed.
16:01:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:55 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:55 INFO  : 'con' command is executed.
16:01:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:01:55 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
16:06:20 INFO  : Disconnected from the channel tcfchan#3.
16:06:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:06:21 INFO  : 'jtag frequency' command is executed.
16:06:21 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:06:21 INFO  : Context for 'APU' is selected.
16:06:22 INFO  : System reset is completed.
16:06:25 INFO  : 'after 3000' command is executed.
16:06:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:06:31 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
16:06:31 INFO  : Context for 'APU' is selected.
16:06:31 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
16:06:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:31 INFO  : Context for 'APU' is selected.
16:06:31 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
16:06:32 INFO  : 'psu_init' command is executed.
16:06:33 INFO  : 'after 1000' command is executed.
16:06:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:06:34 INFO  : 'after 1000' command is executed.
16:06:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:06:34 INFO  : 'catch {psu_protection}' command is executed.
16:06:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:06:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:06:35 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:06:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:06:35 INFO  : 'con' command is executed.
16:06:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:06:35 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
16:22:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601475690000,  Project:1601473486000
16:22:31 INFO  : Project des_bufferHW's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:22:33 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /des_bufferHW/system.hdf.
16:22:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:22:48 INFO  : 
16:22:49 INFO  : Updating hardware inferred compiler options for des_bufferSW.
16:22:49 INFO  : Clearing existing target manager status.
16:22:49 INFO  : Closing and re-opening the MSS file of ther project des_buffer_bsp_0
16:22:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:22:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:23:45 INFO  : Disconnected from the channel tcfchan#4.
16:23:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:23:47 INFO  : 'jtag frequency' command is executed.
16:23:47 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:23:48 INFO  : Context for 'APU' is selected.
16:23:48 INFO  : System reset is completed.
16:23:51 INFO  : 'after 3000' command is executed.
16:23:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:23:57 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
16:23:57 INFO  : Context for 'APU' is selected.
16:23:57 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
16:23:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:57 INFO  : Context for 'APU' is selected.
16:23:57 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
16:23:58 INFO  : 'psu_init' command is executed.
16:23:59 INFO  : 'after 1000' command is executed.
16:23:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:24:00 INFO  : 'after 1000' command is executed.
16:24:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:24:00 INFO  : 'catch {psu_protection}' command is executed.
16:24:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:24:01 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:24:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:01 INFO  : 'con' command is executed.
16:24:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:24:01 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
16:25:24 INFO  : Disconnected from the channel tcfchan#5.
16:25:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:25:25 INFO  : 'jtag frequency' command is executed.
16:25:25 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:25:25 INFO  : Context for 'APU' is selected.
16:25:26 INFO  : System reset is completed.
16:25:29 INFO  : 'after 3000' command is executed.
16:25:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:25:34 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
16:25:34 INFO  : Context for 'APU' is selected.
16:25:34 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
16:25:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:34 INFO  : Context for 'APU' is selected.
16:25:34 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
16:25:35 INFO  : 'psu_init' command is executed.
16:25:36 INFO  : 'after 1000' command is executed.
16:25:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:25:37 INFO  : 'after 1000' command is executed.
16:25:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:25:37 INFO  : 'catch {psu_protection}' command is executed.
16:25:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:25:38 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:25:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:38 INFO  : 'con' command is executed.
16:25:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:25:38 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
16:26:19 INFO  : Disconnected from the channel tcfchan#6.
16:26:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:20 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:26:20 INFO  : 'jtag frequency' command is executed.
16:26:20 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:26:20 INFO  : Context for 'APU' is selected.
16:26:21 INFO  : System reset is completed.
16:26:24 INFO  : 'after 3000' command is executed.
16:26:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:26:29 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
16:26:29 INFO  : Context for 'APU' is selected.
16:26:29 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
16:26:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:29 INFO  : Context for 'APU' is selected.
16:26:29 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
16:26:30 INFO  : 'psu_init' command is executed.
16:26:31 INFO  : 'after 1000' command is executed.
16:26:31 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:26:32 INFO  : 'after 1000' command is executed.
16:26:32 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:26:32 INFO  : 'catch {psu_protection}' command is executed.
16:26:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:26:33 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:26:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:33 INFO  : 'con' command is executed.
16:26:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:26:33 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
16:52:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601477549000,  Project:1601475690000
16:52:51 INFO  : Project des_bufferHW's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:52:53 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /des_bufferHW/system.hdf.
16:53:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:53:13 INFO  : 
16:53:14 INFO  : Updating hardware inferred compiler options for des_bufferSW.
16:53:14 INFO  : Clearing existing target manager status.
16:53:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:53:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:54:00 INFO  : Disconnected from the channel tcfchan#7.
16:54:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:54:10 INFO  : 'jtag frequency' command is executed.
16:54:10 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:54:10 INFO  : Context for 'APU' is selected.
16:54:11 INFO  : System reset is completed.
16:54:14 INFO  : 'after 3000' command is executed.
16:54:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:54:18 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
16:54:18 INFO  : Context for 'APU' is selected.
16:54:18 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
16:54:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:19 INFO  : Context for 'APU' is selected.
16:54:19 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
16:54:20 INFO  : 'psu_init' command is executed.
16:54:21 INFO  : 'after 1000' command is executed.
16:54:21 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:54:22 INFO  : 'after 1000' command is executed.
16:54:22 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:54:22 INFO  : 'catch {psu_protection}' command is executed.
16:54:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
configparams force-mem-access 0
----------------End of Script----------------

16:54:22 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
16:54:38 INFO  : Disconnected from the channel tcfchan#8.
16:54:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:43 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:54:43 INFO  : 'jtag frequency' command is executed.
16:54:43 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:54:43 INFO  : Context for 'APU' is selected.
16:54:43 INFO  : System reset is completed.
16:54:46 INFO  : 'after 3000' command is executed.
16:54:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:54:51 ERROR : JTAG node is not accessible
16:54:51 ERROR : (XSDB Server)-code 1 -level 0 -errorcode NONE -errorinfo {Code 1 Time 1601477691639 Format {JTAG node is not accessible}
    while executing
"error [lindex $data 0]"
    invoked from within
"if { [lindex $data 0] != "" } {
		    error [lindex $data 0]
		}"
    ("eval" body line 2)
    invoked from within
"eval $script"} -errorline 12

16:54:51 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: JTAG node is not accessible
16:54:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
----------------End of Script----------------

16:58:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:04 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:58:04 INFO  : 'jtag frequency' command is executed.
16:58:04 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:58:05 INFO  : Context for 'APU' is selected.
16:58:05 INFO  : System reset is completed.
16:58:08 INFO  : 'after 3000' command is executed.
16:58:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:58:14 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
16:58:14 INFO  : Context for 'APU' is selected.
16:58:14 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
16:58:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:14 INFO  : Context for 'APU' is selected.
16:58:14 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
16:58:15 INFO  : 'psu_init' command is executed.
16:58:16 INFO  : 'after 1000' command is executed.
16:58:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:58:17 INFO  : 'after 1000' command is executed.
16:58:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:58:17 INFO  : 'catch {psu_protection}' command is executed.
16:58:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:58:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:58:17 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:58:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:58:18 INFO  : 'con' command is executed.
16:58:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:58:18 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
17:22:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601479290000,  Project:1601477549000
17:22:28 INFO  : Project des_bufferHW's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:22:30 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /des_bufferHW/system.hdf.
17:22:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:22:44 INFO  : 
17:22:45 INFO  : Updating hardware inferred compiler options for des_bufferSW.
17:22:45 INFO  : Clearing existing target manager status.
17:22:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:22:46 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:23:18 INFO  : Disconnected from the channel tcfchan#9.
17:23:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:23:21 INFO  : 'jtag frequency' command is executed.
17:23:21 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:23:21 INFO  : Context for 'APU' is selected.
17:23:21 INFO  : System reset is completed.
17:23:24 INFO  : 'after 3000' command is executed.
17:23:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:23:29 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
17:23:29 INFO  : Context for 'APU' is selected.
17:23:29 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
17:23:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:29 INFO  : Context for 'APU' is selected.
17:23:29 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
17:23:30 INFO  : 'psu_init' command is executed.
17:23:31 INFO  : 'after 1000' command is executed.
17:23:31 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:23:32 INFO  : 'after 1000' command is executed.
17:23:32 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:23:32 INFO  : 'catch {psu_protection}' command is executed.
17:23:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:23:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:23:33 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:23:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:23:33 INFO  : 'con' command is executed.
17:23:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:23:33 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
17:26:24 INFO  : Disconnected from the channel tcfchan#10.
17:26:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:26:25 INFO  : 'jtag frequency' command is executed.
17:26:25 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:26:25 INFO  : Context for 'APU' is selected.
17:26:25 INFO  : System reset is completed.
17:26:28 INFO  : 'after 3000' command is executed.
17:26:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:26:33 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
17:26:33 INFO  : Context for 'APU' is selected.
17:26:33 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
17:26:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:33 INFO  : Context for 'APU' is selected.
17:26:33 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
17:26:34 INFO  : 'psu_init' command is executed.
17:26:35 INFO  : 'after 1000' command is executed.
17:26:35 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:26:36 INFO  : 'after 1000' command is executed.
17:26:36 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:26:36 INFO  : 'catch {psu_protection}' command is executed.
17:26:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:26:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:26:37 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:26:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:26:37 INFO  : 'con' command is executed.
17:26:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:26:37 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
17:27:48 INFO  : Disconnected from the channel tcfchan#11.
17:27:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:28:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:28:03 INFO  : 'jtag frequency' command is executed.
17:28:03 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:28:03 INFO  : Context for 'APU' is selected.
17:28:04 INFO  : System reset is completed.
17:28:07 INFO  : 'after 3000' command is executed.
17:28:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:28:12 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
17:28:12 INFO  : Context for 'APU' is selected.
17:28:12 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
17:28:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:12 INFO  : Context for 'APU' is selected.
17:28:12 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
17:28:13 INFO  : 'psu_init' command is executed.
17:28:14 INFO  : 'after 1000' command is executed.
17:28:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:28:15 INFO  : 'after 1000' command is executed.
17:28:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:28:15 INFO  : 'catch {psu_protection}' command is executed.
17:28:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:28:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:28:16 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:28:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:28:16 INFO  : 'con' command is executed.
17:28:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:28:16 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
17:28:48 INFO  : Disconnected from the channel tcfchan#12.
17:28:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:29:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:04 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:29:04 INFO  : 'jtag frequency' command is executed.
17:29:04 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:29:04 INFO  : Context for 'APU' is selected.
17:29:04 INFO  : System reset is completed.
17:29:07 INFO  : 'after 3000' command is executed.
17:29:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:29:13 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
17:29:13 INFO  : Context for 'APU' is selected.
17:29:13 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
17:29:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:13 INFO  : Context for 'APU' is selected.
17:29:13 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
17:29:14 INFO  : 'psu_init' command is executed.
17:29:15 INFO  : 'after 1000' command is executed.
17:29:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:29:16 INFO  : 'after 1000' command is executed.
17:29:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:29:16 INFO  : 'catch {psu_protection}' command is executed.
17:29:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:29:17 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:29:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:17 INFO  : 'con' command is executed.
17:29:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:29:17 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
17:30:17 INFO  : Disconnected from the channel tcfchan#13.
17:30:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:30:18 INFO  : 'jtag frequency' command is executed.
17:30:18 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:30:18 INFO  : Context for 'APU' is selected.
17:30:19 INFO  : System reset is completed.
17:30:22 INFO  : 'after 3000' command is executed.
17:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:30:27 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
17:30:27 INFO  : Context for 'APU' is selected.
17:30:27 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
17:30:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:27 INFO  : Context for 'APU' is selected.
17:30:27 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
17:30:28 INFO  : 'psu_init' command is executed.
17:30:29 INFO  : 'after 1000' command is executed.
17:30:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:30:30 INFO  : 'after 1000' command is executed.
17:30:30 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:30:30 INFO  : 'catch {psu_protection}' command is executed.
17:30:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:31 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:30:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:31 INFO  : 'con' command is executed.
17:30:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:30:31 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
17:35:46 INFO  : Disconnected from the channel tcfchan#14.
17:35:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:36:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:00 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:36:00 INFO  : 'jtag frequency' command is executed.
17:36:00 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:36:00 INFO  : Context for 'APU' is selected.
17:36:01 INFO  : System reset is completed.
17:36:04 INFO  : 'after 3000' command is executed.
17:36:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:36:10 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
17:36:10 INFO  : Context for 'APU' is selected.
17:36:10 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
17:36:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:10 INFO  : Context for 'APU' is selected.
17:36:10 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
17:36:11 INFO  : 'psu_init' command is executed.
17:36:12 INFO  : 'after 1000' command is executed.
17:36:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:36:13 INFO  : 'after 1000' command is executed.
17:36:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:36:13 INFO  : 'catch {psu_protection}' command is executed.
17:36:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:36:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:36:14 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:36:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:36:14 INFO  : 'con' command is executed.
17:36:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:36:14 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
17:38:47 INFO  : Disconnected from the channel tcfchan#15.
17:38:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:38:48 INFO  : 'jtag frequency' command is executed.
17:38:48 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:38:48 INFO  : Context for 'APU' is selected.
17:38:49 INFO  : System reset is completed.
17:38:52 INFO  : 'after 3000' command is executed.
17:38:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:38:57 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit"
17:38:57 INFO  : Context for 'APU' is selected.
17:38:57 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf'.
17:38:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:57 INFO  : Context for 'APU' is selected.
17:38:57 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl' is done.
17:38:58 INFO  : 'psu_init' command is executed.
17:38:59 INFO  : 'after 1000' command is executed.
17:38:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:39:00 INFO  : 'after 1000' command is executed.
17:39:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:39:00 INFO  : 'catch {psu_protection}' command is executed.
17:39:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:39:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:39:01 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:39:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferHW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/des_bufferSW/Debug/des_bufferSW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:39:01 INFO  : 'con' command is executed.
17:39:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:39:01 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ssss(1).tcl'
18:09:17 INFO  : Project 'scr0_HW' created. You can now create BSPs and application projects targeting this hardware platform.
18:12:34 INFO  : Refreshed build settings on project scr0_SW
18:13:58 INFO  : Refreshed build settings on project scr0_SW
18:14:48 INFO  : Refreshed build settings on project scr0_SW
18:15:47 INFO  : Disconnected from the channel tcfchan#16.
18:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:15:49 INFO  : 'jtag frequency' command is executed.
18:15:49 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:15:49 INFO  : Context for 'APU' is selected.
18:15:50 INFO  : System reset is completed.
18:15:53 INFO  : 'after 3000' command is executed.
18:15:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:15:58 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/design_2_wrapper.bit"
18:15:59 INFO  : Context for 'APU' is selected.
18:15:59 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/system.hdf'.
18:15:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:59 INFO  : Context for 'APU' is selected.
18:15:59 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/psu_init.tcl' is done.
18:16:00 INFO  : 'psu_init' command is executed.
18:16:01 INFO  : 'after 1000' command is executed.
18:16:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:16:02 INFO  : 'after 1000' command is executed.
18:16:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:16:02 INFO  : 'catch {psu_protection}' command is executed.
18:16:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:16:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:16:03 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_SW/Debug/scr0_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:16:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_SW/Debug/scr0_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:16:03 INFO  : 'con' command is executed.
18:16:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:16:03 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(2).tcl'
18:20:24 INFO  : Disconnected from the channel tcfchan#17.
18:20:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:20:25 INFO  : 'jtag frequency' command is executed.
18:20:25 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:20:25 INFO  : Context for 'APU' is selected.
18:20:26 INFO  : System reset is completed.
18:20:29 INFO  : 'after 3000' command is executed.
18:20:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:20:34 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/design_2_wrapper.bit"
18:20:34 INFO  : Context for 'APU' is selected.
18:20:34 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/system.hdf'.
18:20:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:34 INFO  : Context for 'APU' is selected.
18:20:34 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/psu_init.tcl' is done.
18:20:35 INFO  : 'psu_init' command is executed.
18:20:36 INFO  : 'after 1000' command is executed.
18:20:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:20:37 INFO  : 'after 1000' command is executed.
18:20:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:20:37 INFO  : 'catch {psu_protection}' command is executed.
18:20:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:20:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:20:38 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_SW/Debug/scr0_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:20:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_SW/Debug/scr0_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:20:38 INFO  : 'con' command is executed.
18:20:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:20:38 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(2).tcl'
18:26:36 INFO  : Disconnected from the channel tcfchan#18.
18:26:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:26:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:26:53 INFO  : 'jtag frequency' command is executed.
18:26:53 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:26:53 INFO  : Context for 'APU' is selected.
18:26:53 INFO  : System reset is completed.
18:26:56 INFO  : 'after 3000' command is executed.
18:26:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:27:01 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/design_2_wrapper.bit"
18:27:01 INFO  : Context for 'APU' is selected.
18:27:02 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/system.hdf'.
18:27:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:02 INFO  : Context for 'APU' is selected.
18:27:02 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/psu_init.tcl' is done.
18:27:02 INFO  : 'psu_init' command is executed.
18:27:03 INFO  : 'after 1000' command is executed.
18:27:03 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:27:04 INFO  : 'after 1000' command is executed.
18:27:04 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:27:04 INFO  : 'catch {psu_protection}' command is executed.
18:27:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:27:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:27:05 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_SW/Debug/scr0_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:27:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_SW/Debug/scr0_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:27:05 INFO  : 'con' command is executed.
18:27:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:27:05 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(2).tcl'
18:28:03 INFO  : Disconnected from the channel tcfchan#19.
18:28:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:14 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:28:14 INFO  : 'jtag frequency' command is executed.
18:28:14 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:28:14 INFO  : Context for 'APU' is selected.
18:28:14 INFO  : System reset is completed.
18:28:17 INFO  : 'after 3000' command is executed.
18:28:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:28:23 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/design_2_wrapper.bit"
18:28:23 INFO  : Context for 'APU' is selected.
18:28:23 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/system.hdf'.
18:28:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:23 INFO  : Context for 'APU' is selected.
18:28:23 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/psu_init.tcl' is done.
18:28:24 INFO  : 'psu_init' command is executed.
18:28:25 INFO  : 'after 1000' command is executed.
18:28:25 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:28:26 INFO  : 'after 1000' command is executed.
18:28:26 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:28:26 INFO  : 'catch {psu_protection}' command is executed.
18:28:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:28:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:28:27 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_SW/Debug/scr0_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:28:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_SW/Debug/scr0_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:28:27 INFO  : 'con' command is executed.
18:28:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:28:27 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(2).tcl'
18:30:19 INFO  : Disconnected from the channel tcfchan#20.
18:30:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:20 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:30:20 INFO  : 'jtag frequency' command is executed.
18:30:20 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:30:20 INFO  : Context for 'APU' is selected.
18:30:21 INFO  : System reset is completed.
18:30:24 INFO  : 'after 3000' command is executed.
18:30:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:30:29 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/design_2_wrapper.bit"
18:30:29 INFO  : Context for 'APU' is selected.
18:30:29 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/system.hdf'.
18:30:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:29 INFO  : Context for 'APU' is selected.
18:30:29 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/psu_init.tcl' is done.
18:30:30 INFO  : 'psu_init' command is executed.
18:30:31 INFO  : 'after 1000' command is executed.
18:30:31 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:30:32 INFO  : 'after 1000' command is executed.
18:30:32 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:30:32 INFO  : 'catch {psu_protection}' command is executed.
18:30:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:30:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:30:33 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_SW/Debug/scr0_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:30:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_SW/Debug/scr0_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:30:33 INFO  : 'con' command is executed.
18:30:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:30:33 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(2).tcl'
18:30:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601483292000,  Project:1601479290000
18:30:51 INFO  : Project scr0_HW's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:30:53 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /scr0_HW/system.hdf.
18:31:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:31:15 INFO  : 
18:31:17 INFO  : 
18:31:18 INFO  : Updating hardware inferred compiler options for scr0_SW.
18:31:18 INFO  : Clearing existing target manager status.
18:31:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:31:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:32:26 INFO  : Disconnected from the channel tcfchan#21.
18:32:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:29 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:32:29 INFO  : 'jtag frequency' command is executed.
18:32:29 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:32:29 INFO  : Context for 'APU' is selected.
18:32:29 INFO  : System reset is completed.
18:32:32 INFO  : 'after 3000' command is executed.
18:32:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:32:38 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/design_2_wrapper.bit"
18:32:38 INFO  : Context for 'APU' is selected.
18:32:38 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/system.hdf'.
18:32:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:38 INFO  : Context for 'APU' is selected.
18:32:38 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/psu_init.tcl' is done.
18:32:39 INFO  : 'psu_init' command is executed.
18:32:40 INFO  : 'after 1000' command is executed.
18:32:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:32:41 INFO  : 'after 1000' command is executed.
18:32:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:32:41 INFO  : 'catch {psu_protection}' command is executed.
18:32:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:32:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:32:42 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_SW/Debug/scr0_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:32:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_SW/Debug/scr0_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:32:42 INFO  : 'con' command is executed.
18:32:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:32:42 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(2).tcl'
18:49:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601484525000,  Project:1601483292000
18:49:10 INFO  : Project scr0_HW's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:49:12 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /scr0_HW/system.hdf.
18:49:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:49:32 INFO  : 
18:49:33 INFO  : 
18:49:34 INFO  : Updating hardware inferred compiler options for scr0_SW.
18:49:34 INFO  : Clearing existing target manager status.
18:49:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:49:36 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:50:46 INFO  : Disconnected from the channel tcfchan#22.
18:50:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:50:48 INFO  : 'jtag frequency' command is executed.
18:50:48 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:50:48 INFO  : Context for 'APU' is selected.
18:50:49 INFO  : System reset is completed.
18:50:52 INFO  : 'after 3000' command is executed.
18:50:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:50:58 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/design_2_wrapper.bit"
18:50:58 INFO  : Context for 'APU' is selected.
18:50:58 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/system.hdf'.
18:50:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:58 INFO  : Context for 'APU' is selected.
18:50:58 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/psu_init.tcl' is done.
18:50:59 INFO  : 'psu_init' command is executed.
18:51:00 INFO  : 'after 1000' command is executed.
18:51:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:51:01 INFO  : 'after 1000' command is executed.
18:51:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:51:01 INFO  : 'catch {psu_protection}' command is executed.
18:51:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:51:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:51:02 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_SW/Debug/scr0_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:51:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/scr0_SW/Debug/scr0_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:51:02 INFO  : 'con' command is executed.
18:51:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:51:02 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(2).tcl'
18:51:22 INFO  : Disconnected from the channel tcfchan#23.
11:39:38 INFO  : Registering command handlers for SDK TCF services
11:39:39 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
11:39:41 INFO  : XSCT server has started successfully.
11:39:41 INFO  : Successfully done setting XSCT server connection channel  
11:39:41 INFO  : Successfully done setting SDK workspace  
11:39:41 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
11:39:41 INFO  : Checking for hwspec changes in the project scr0_HW.
11:45:11 INFO  : Project 'clk_err' created. You can now create BSPs and application projects targeting this hardware platform.
11:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:27 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:48:27 INFO  : 'jtag frequency' command is executed.
11:48:27 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:48:27 INFO  : Context for 'APU' is selected.
11:48:28 INFO  : System reset is completed.
11:48:31 INFO  : 'after 3000' command is executed.
11:48:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:48:35 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
11:48:35 INFO  : Context for 'APU' is selected.
11:48:35 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
11:48:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:35 INFO  : Context for 'APU' is selected.
11:48:35 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
11:48:36 INFO  : 'psu_init' command is executed.
11:48:37 INFO  : 'after 1000' command is executed.
11:48:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:48:38 INFO  : 'after 1000' command is executed.
11:48:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:48:38 INFO  : 'catch {psu_protection}' command is executed.
11:48:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:48:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:48:39 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
11:48:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:48:39 INFO  : 'con' command is executed.
11:48:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:48:39 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
12:00:46 INFO  : Disconnected from the channel tcfchan#1.
12:00:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:00:47 INFO  : 'jtag frequency' command is executed.
12:00:47 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:00:47 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  PSU
     5  RPU (Reset)
        6  Cortex-R5 #0 (RPU Reset)
        7  Cortex-R5 #1 (RPU Reset)
     8  APU
        9* Cortex-A53 #0 (Running)
       10  Cortex-A53 #1 (Power On Reset)
       11  Cortex-A53 #2 (Power On Reset)
       12  Cortex-A53 #3 (Power On Reset)
12:00:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 0
----------------End of Script----------------

12:00:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:00:53 INFO  : 'jtag frequency' command is executed.
12:00:53 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:00:53 INFO  : Context for 'APU' is selected.
12:00:54 INFO  : System reset is completed.
12:00:57 INFO  : 'after 3000' command is executed.
12:00:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:01:01 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
12:01:01 INFO  : Context for 'APU' is selected.
12:01:01 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
12:01:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:01 INFO  : Context for 'APU' is selected.
12:01:01 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
12:01:02 INFO  : 'psu_init' command is executed.
12:01:03 INFO  : 'after 1000' command is executed.
12:01:03 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:01:04 INFO  : 'after 1000' command is executed.
12:01:04 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:01:04 INFO  : 'catch {psu_protection}' command is executed.
12:01:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:01:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:01:05 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
12:01:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:01:05 INFO  : 'con' command is executed.
12:01:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:01:05 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
12:29:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601548012000,  Project:1601484525000
12:29:12 INFO  : Project clk_err's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:29:16 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /clk_err/system.hdf.
12:29:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:29:31 INFO  : 
12:29:32 INFO  : Updating hardware inferred compiler options for clr_err_SW.
12:29:32 INFO  : Clearing existing target manager status.
12:29:32 INFO  : Closing and re-opening the MSS file of ther project clk_err_bsp_0
12:29:34 INFO  : Closing and re-opening the MSS file of ther project clk_err_bsp_0
12:29:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:29:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:30:00 INFO  : Disconnected from the channel tcfchan#2.
12:30:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:02 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:30:02 INFO  : 'jtag frequency' command is executed.
12:30:02 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:30:02 INFO  : Context for 'APU' is selected.
12:30:03 INFO  : System reset is completed.
12:30:06 INFO  : 'after 3000' command is executed.
12:30:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:30:11 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
12:30:11 INFO  : Context for 'APU' is selected.
12:30:11 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
12:30:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:11 INFO  : Context for 'APU' is selected.
12:30:11 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
12:30:12 INFO  : 'psu_init' command is executed.
12:30:13 INFO  : 'after 1000' command is executed.
12:30:13 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:30:14 INFO  : 'after 1000' command is executed.
12:30:14 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:30:14 INFO  : 'catch {psu_protection}' command is executed.
12:30:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:30:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:30:15 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
12:30:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:30:15 INFO  : 'con' command is executed.
12:30:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:30:15 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
12:45:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601549076000,  Project:1601548012000
12:45:54 INFO  : Project clk_err's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:45:56 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /clk_err/system.hdf.
12:46:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:46:11 INFO  : 
12:46:12 INFO  : Updating hardware inferred compiler options for clr_err_SW.
12:46:12 INFO  : Clearing existing target manager status.
12:46:12 INFO  : Closing and re-opening the MSS file of ther project clk_err_bsp_0
12:46:14 INFO  : Closing and re-opening the MSS file of ther project clk_err_bsp_0
12:46:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:46:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:46:49 INFO  : Disconnected from the channel tcfchan#3.
12:46:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:51 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:46:51 INFO  : 'jtag frequency' command is executed.
12:46:51 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:46:51 INFO  : Context for 'APU' is selected.
12:46:51 INFO  : System reset is completed.
12:46:54 INFO  : 'after 3000' command is executed.
12:46:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:47:01 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
12:47:01 INFO  : Context for 'APU' is selected.
12:47:01 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
12:47:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:01 INFO  : Context for 'APU' is selected.
12:47:01 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
12:47:02 INFO  : 'psu_init' command is executed.
12:47:03 INFO  : 'after 1000' command is executed.
12:47:03 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:47:04 INFO  : 'after 1000' command is executed.
12:47:04 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:47:04 INFO  : 'catch {psu_protection}' command is executed.
12:47:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:47:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:47:05 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
12:47:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:47:05 INFO  : 'con' command is executed.
12:47:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:47:05 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
13:21:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601549822000,  Project:1601549076000
13:21:14 INFO  : Project clk_err's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:21:16 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /clk_err/system.hdf.
13:21:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:21:31 INFO  : 
13:21:32 INFO  : Updating hardware inferred compiler options for clr_err_SW.
13:21:32 INFO  : Clearing existing target manager status.
13:21:32 INFO  : Closing and re-opening the MSS file of ther project clk_err_bsp_0
13:21:34 INFO  : Closing and re-opening the MSS file of ther project clk_err_bsp_0
13:21:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:21:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:22:44 INFO  : Disconnected from the channel tcfchan#4.
13:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:23:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:23:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:23:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:29 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:23:29 INFO  : 'jtag frequency' command is executed.
13:23:29 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:23:29 INFO  : Context for 'APU' is selected.
13:23:30 INFO  : System reset is completed.
13:23:33 INFO  : 'after 3000' command is executed.
13:23:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:23:36 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
13:23:37 INFO  : Context for 'APU' is selected.
13:23:37 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
13:23:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:37 INFO  : Context for 'APU' is selected.
13:23:37 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
13:23:38 INFO  : 'psu_init' command is executed.
13:23:39 INFO  : 'after 1000' command is executed.
13:23:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:23:40 INFO  : 'after 1000' command is executed.
13:23:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:23:40 INFO  : 'catch {psu_protection}' command is executed.
13:23:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:23:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:23:41 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
13:23:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:23:41 INFO  : 'con' command is executed.
13:23:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:23:41 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
13:50:16 ERROR : (XSDB Server)Terminato

13:50:17 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
14:19:59 INFO  : Registering command handlers for SDK TCF services
14:20:00 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
14:20:02 INFO  : XSCT server has started successfully.
14:20:03 INFO  : Successfully done setting XSCT server connection channel  
14:20:03 INFO  : Successfully done setting SDK workspace  
14:20:03 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
14:20:03 INFO  : Checking for hwspec changes in the project clk_err.
14:20:36 INFO  : Registering command handlers for SDK TCF services
14:20:36 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
14:20:38 INFO  : XSCT server has started successfully.
14:20:38 INFO  : Successfully done setting XSCT server connection channel  
14:20:39 INFO  : Successfully done setting SDK workspace  
14:20:39 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
14:20:39 INFO  : Checking for hwspec changes in the project clk_err.
14:21:47 INFO  : Project 'minitest_HW' created. You can now create BSPs and application projects targeting this hardware platform.
14:35:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:35:30 INFO  : 'jtag frequency' command is executed.
14:35:30 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:35:30 INFO  : Context for 'APU' is selected.
14:35:31 INFO  : System reset is completed.
14:35:34 INFO  : 'after 3000' command is executed.
14:35:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:35:37 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/minitest_wrapper.bit"
14:35:37 INFO  : Context for 'APU' is selected.
14:35:38 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/system.hdf'.
14:35:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:38 INFO  : Context for 'APU' is selected.
14:35:38 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/psu_init.tcl' is done.
14:35:39 INFO  : 'psu_init' command is executed.
14:35:40 INFO  : 'after 1000' command is executed.
14:35:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:35:41 INFO  : 'after 1000' command is executed.
14:35:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:35:41 INFO  : 'catch {psu_protection}' command is executed.
14:35:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:35:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:35:41 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_SWW/Debug/minitest_SWW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:35:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_SWW/Debug/minitest_SWW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:35:41 INFO  : 'con' command is executed.
14:35:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:35:41 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest.tcl'
14:36:06 INFO  : Disconnected from the channel tcfchan#1.
14:36:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:36:07 INFO  : 'jtag frequency' command is executed.
14:36:07 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:36:07 INFO  : Context for 'APU' is selected.
14:36:08 INFO  : System reset is completed.
14:36:11 INFO  : 'after 3000' command is executed.
14:36:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:36:14 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/minitest_wrapper.bit"
14:36:15 INFO  : Context for 'APU' is selected.
14:36:15 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/system.hdf'.
14:36:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:15 INFO  : Context for 'APU' is selected.
14:36:15 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/psu_init.tcl' is done.
14:36:15 INFO  : 'psu_init' command is executed.
14:36:16 INFO  : 'after 1000' command is executed.
14:36:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:36:17 INFO  : 'after 1000' command is executed.
14:36:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:36:17 INFO  : 'catch {psu_protection}' command is executed.
14:36:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:36:18 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_SWW/Debug/minitest_SWW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:36:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_SWW/Debug/minitest_SWW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:18 INFO  : 'con' command is executed.
14:36:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:36:18 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest.tcl'
14:37:44 INFO  : Disconnected from the channel tcfchan#2.
14:37:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:37:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:37:59 INFO  : 'jtag frequency' command is executed.
14:37:59 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:37:59 INFO  : Context for 'APU' is selected.
14:38:00 INFO  : System reset is completed.
14:38:03 INFO  : 'after 3000' command is executed.
14:38:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:38:06 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/minitest_wrapper.bit"
14:38:06 INFO  : Context for 'APU' is selected.
14:38:06 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/system.hdf'.
14:38:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:06 INFO  : Context for 'APU' is selected.
14:38:06 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/psu_init.tcl' is done.
14:38:07 INFO  : 'psu_init' command is executed.
14:38:08 INFO  : 'after 1000' command is executed.
14:38:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:38:09 INFO  : 'after 1000' command is executed.
14:38:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:38:09 INFO  : 'catch {psu_protection}' command is executed.
14:38:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:38:09 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_SWW/Debug/minitest_SWW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:38:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_SWW/Debug/minitest_SWW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:10 INFO  : 'con' command is executed.
14:38:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:38:10 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest.tcl'
14:38:59 INFO  : Disconnected from the channel tcfchan#3.
14:39:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:39:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:14 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:39:14 INFO  : 'jtag frequency' command is executed.
14:39:14 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:39:14 INFO  : Context for 'APU' is selected.
14:39:15 INFO  : System reset is completed.
14:39:18 INFO  : 'after 3000' command is executed.
14:39:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:39:23 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/minitest_wrapper.bit"
14:39:23 INFO  : Context for 'APU' is selected.
14:39:23 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/system.hdf'.
14:39:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:23 INFO  : Context for 'APU' is selected.
14:39:23 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/psu_init.tcl' is done.
14:39:24 INFO  : 'psu_init' command is executed.
14:39:25 INFO  : 'after 1000' command is executed.
14:39:25 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:39:26 INFO  : 'after 1000' command is executed.
14:39:26 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:39:26 INFO  : 'catch {psu_protection}' command is executed.
14:39:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:39:27 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_SWW/Debug/minitest_SWW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:39:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_SWW/Debug/minitest_SWW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:27 INFO  : 'con' command is executed.
14:39:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:39:27 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest.tcl'
14:41:26 INFO  : Disconnected from the channel tcfchan#4.
14:41:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:41:28 INFO  : 'jtag frequency' command is executed.
14:41:28 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:41:28 INFO  : Context for 'APU' is selected.
14:41:28 INFO  : System reset is completed.
14:41:31 INFO  : 'after 3000' command is executed.
14:41:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:41:35 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/minitest_wrapper.bit"
14:41:35 INFO  : Context for 'APU' is selected.
14:41:35 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/system.hdf'.
14:41:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:35 INFO  : Context for 'APU' is selected.
14:41:35 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/psu_init.tcl' is done.
14:41:36 INFO  : 'psu_init' command is executed.
14:41:37 INFO  : 'after 1000' command is executed.
14:41:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:41:38 INFO  : 'after 1000' command is executed.
14:41:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:41:38 INFO  : 'catch {psu_protection}' command is executed.
14:41:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:41:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:41:38 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_SWW/Debug/minitest_SWW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:41:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_SWW/Debug/minitest_SWW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:41:38 INFO  : 'con' command is executed.
14:41:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:41:38 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest.tcl'
14:42:25 INFO  : Disconnected from the channel tcfchan#5.
14:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:42:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:41 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:42:41 INFO  : 'jtag frequency' command is executed.
14:42:41 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:42:41 INFO  : Context for 'APU' is selected.
14:42:41 INFO  : System reset is completed.
14:42:44 INFO  : 'after 3000' command is executed.
14:42:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:42:50 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/minitest_wrapper.bit"
14:42:50 INFO  : Context for 'APU' is selected.
14:42:50 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/system.hdf'.
14:42:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:50 INFO  : Context for 'APU' is selected.
14:42:50 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/psu_init.tcl' is done.
14:42:51 INFO  : 'psu_init' command is executed.
14:42:52 INFO  : 'after 1000' command is executed.
14:42:52 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:42:53 INFO  : 'after 1000' command is executed.
14:42:53 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:42:53 INFO  : 'catch {psu_protection}' command is executed.
14:42:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:42:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:42:53 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_SWW/Debug/minitest_SWW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:42:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_SWW/Debug/minitest_SWW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:42:53 INFO  : 'con' command is executed.
14:42:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:42:53 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest.tcl'
14:43:12 INFO  : Disconnected from the channel tcfchan#6.
14:43:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:43:13 INFO  : 'jtag frequency' command is executed.
14:43:13 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:43:13 INFO  : Context for 'APU' is selected.
14:43:14 INFO  : System reset is completed.
14:43:17 INFO  : 'after 3000' command is executed.
14:43:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:43:21 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/minitest_wrapper.bit"
14:43:21 INFO  : Context for 'APU' is selected.
14:43:21 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/system.hdf'.
14:43:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:22 INFO  : Context for 'APU' is selected.
14:43:22 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/psu_init.tcl' is done.
14:43:22 INFO  : 'psu_init' command is executed.
14:43:23 INFO  : 'after 1000' command is executed.
14:43:23 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:43:24 INFO  : 'after 1000' command is executed.
14:43:24 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:43:24 INFO  : 'catch {psu_protection}' command is executed.
14:43:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:43:25 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_SWW/Debug/minitest_SWW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:43:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_SWW/Debug/minitest_SWW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:25 INFO  : 'con' command is executed.
14:43:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:43:25 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest.tcl'
15:03:14 INFO  : Disconnected from the channel tcfchan#7.
15:03:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:17 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:03:17 INFO  : 'jtag frequency' command is executed.
15:03:17 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:03:17 INFO  : Context for 'APU' is selected.
15:03:18 INFO  : System reset is completed.
15:03:21 INFO  : 'after 3000' command is executed.
15:03:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:03:26 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
15:03:26 INFO  : Context for 'APU' is selected.
15:03:27 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
15:03:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:27 INFO  : Context for 'APU' is selected.
15:03:27 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
15:03:28 INFO  : 'psu_init' command is executed.
15:03:29 INFO  : 'after 1000' command is executed.
15:03:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:03:30 INFO  : 'after 1000' command is executed.
15:03:30 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:03:30 INFO  : 'catch {psu_protection}' command is executed.
15:03:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:03:31 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:03:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:31 INFO  : 'con' command is executed.
15:03:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:03:31 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
15:07:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601557572000,  Project:1601549822000
15:07:24 INFO  : Project clk_err's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:07:29 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /clk_err/system.hdf.
15:07:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:07:48 INFO  : 
15:07:48 INFO  : Updating hardware inferred compiler options for clr_err_SW.
15:07:48 INFO  : Clearing existing target manager status.
15:07:48 INFO  : Closing and re-opening the MSS file of ther project clk_err_bsp_0
15:07:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:07:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:08:23 INFO  : Disconnected from the channel tcfchan#8.
15:08:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:08:26 INFO  : 'jtag frequency' command is executed.
15:08:26 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:08:26 INFO  : Context for 'APU' is selected.
15:08:26 INFO  : System reset is completed.
15:08:29 INFO  : 'after 3000' command is executed.
15:08:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:08:35 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
15:08:35 INFO  : Context for 'APU' is selected.
15:08:36 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
15:08:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:36 INFO  : Context for 'APU' is selected.
15:08:36 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
15:08:37 INFO  : 'psu_init' command is executed.
15:08:38 INFO  : 'after 1000' command is executed.
15:08:38 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:08:39 INFO  : 'after 1000' command is executed.
15:08:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:08:39 INFO  : 'catch {psu_protection}' command is executed.
15:08:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:08:40 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:08:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:40 INFO  : 'con' command is executed.
15:08:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:08:40 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
15:33:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601559179000,  Project:1601557572000
15:33:29 INFO  : Project clk_err's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:33:32 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /clk_err/system.hdf.
15:33:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:33:50 INFO  : 
15:33:50 INFO  : Updating hardware inferred compiler options for clr_err_SW.
15:33:50 INFO  : Clearing existing target manager status.
15:33:50 INFO  : Closing and re-opening the MSS file of ther project clk_err_bsp_0
15:33:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:33:52 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:34:20 INFO  : Disconnected from the channel tcfchan#9.
15:34:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:23 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:34:23 INFO  : 'jtag frequency' command is executed.
15:34:23 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:34:23 INFO  : Context for 'APU' is selected.
15:34:23 INFO  : System reset is completed.
15:34:26 INFO  : 'after 3000' command is executed.
15:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:34:31 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
15:34:31 INFO  : Context for 'APU' is selected.
15:34:32 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
15:34:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:32 INFO  : Context for 'APU' is selected.
15:34:32 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
15:34:33 INFO  : 'psu_init' command is executed.
15:34:34 INFO  : 'after 1000' command is executed.
15:34:34 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:34:35 INFO  : 'after 1000' command is executed.
15:34:35 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:34:35 INFO  : 'catch {psu_protection}' command is executed.
15:34:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:34:35 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:34:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:35 INFO  : 'con' command is executed.
15:34:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:34:35 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
15:50:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601560206000,  Project:1601559179000
15:50:44 INFO  : Project clk_err's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:50:46 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /clk_err/system.hdf.
15:50:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:51:00 INFO  : 
15:51:01 INFO  : Updating hardware inferred compiler options for clr_err_SW.
15:51:10 INFO  : Clearing existing target manager status.
15:51:10 INFO  : Closing and re-opening the MSS file of ther project clk_err_bsp_0
15:51:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:51:26 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:52:02 INFO  : Disconnected from the channel tcfchan#10.
15:52:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:04 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:52:04 INFO  : 'jtag frequency' command is executed.
15:52:04 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:52:04 INFO  : Context for 'APU' is selected.
15:52:04 INFO  : System reset is completed.
15:52:07 INFO  : 'after 3000' command is executed.
15:52:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:52:13 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
15:52:13 INFO  : Context for 'APU' is selected.
15:52:13 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
15:52:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:13 INFO  : Context for 'APU' is selected.
15:52:13 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
15:52:14 INFO  : 'psu_init' command is executed.
15:52:15 INFO  : 'after 1000' command is executed.
15:52:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:52:16 INFO  : 'after 1000' command is executed.
15:52:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:52:16 INFO  : 'catch {psu_protection}' command is executed.
15:52:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:52:17 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:52:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:17 INFO  : 'con' command is executed.
15:52:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:52:17 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
16:04:17 INFO  : Disconnected from the channel tcfchan#11.
16:04:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:04:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:04:33 INFO  : 'jtag frequency' command is executed.
16:04:33 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:04:33 INFO  : Context for 'APU' is selected.
16:04:34 INFO  : System reset is completed.
16:04:37 INFO  : 'after 3000' command is executed.
16:04:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:04:42 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
16:04:42 INFO  : Context for 'APU' is selected.
16:04:42 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
16:04:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:42 INFO  : Context for 'APU' is selected.
16:04:42 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
16:04:43 INFO  : 'psu_init' command is executed.
16:04:44 INFO  : 'after 1000' command is executed.
16:04:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:04:45 INFO  : 'after 1000' command is executed.
16:04:45 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:04:45 INFO  : 'catch {psu_protection}' command is executed.
16:04:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:04:46 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:04:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:46 INFO  : 'con' command is executed.
16:04:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:04:46 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
16:23:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601562223000,  Project:1601560206000
16:23:57 INFO  : Project clk_err's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:23:59 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /clk_err/system.hdf.
16:24:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:24:15 INFO  : 
16:24:16 INFO  : Updating hardware inferred compiler options for clr_err_SW.
16:24:16 INFO  : Clearing existing target manager status.
16:24:16 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:24:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:24:42 INFO  : Disconnected from the channel tcfchan#12.
16:24:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:44 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:24:44 INFO  : 'jtag frequency' command is executed.
16:24:44 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:24:44 INFO  : Context for 'APU' is selected.
16:24:45 INFO  : System reset is completed.
16:24:48 INFO  : 'after 3000' command is executed.
16:24:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:24:53 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
16:24:53 INFO  : Context for 'APU' is selected.
16:24:53 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
16:24:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:54 INFO  : Context for 'APU' is selected.
16:24:54 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
16:24:54 INFO  : 'psu_init' command is executed.
16:24:55 INFO  : 'after 1000' command is executed.
16:24:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:24:56 INFO  : 'after 1000' command is executed.
16:24:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:24:57 INFO  : 'catch {psu_protection}' command is executed.
16:24:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:24:57 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:24:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:57 INFO  : 'con' command is executed.
16:24:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:24:57 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
16:39:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601563157000,  Project:1601562223000
16:39:54 INFO  : Project clk_err's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:39:56 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /clk_err/system.hdf.
16:40:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:40:13 INFO  : 
16:40:13 INFO  : Updating hardware inferred compiler options for clr_err_SW.
16:40:13 INFO  : Clearing existing target manager status.
16:40:13 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:40:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:41:03 INFO  : Disconnected from the channel tcfchan#13.
16:41:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:41:05 INFO  : 'jtag frequency' command is executed.
16:41:05 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:41:05 INFO  : Context for 'APU' is selected.
16:41:06 INFO  : System reset is completed.
16:41:09 INFO  : 'after 3000' command is executed.
16:41:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:41:14 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
16:41:14 INFO  : Context for 'APU' is selected.
16:41:15 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
16:41:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:15 INFO  : Context for 'APU' is selected.
16:41:15 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
16:41:16 INFO  : 'psu_init' command is executed.
16:41:17 INFO  : 'after 1000' command is executed.
16:41:17 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:41:18 INFO  : 'after 1000' command is executed.
16:41:18 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:41:18 INFO  : 'catch {psu_protection}' command is executed.
16:41:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:41:19 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:41:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:19 INFO  : 'con' command is executed.
16:41:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:41:19 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
16:43:41 INFO  : Disconnected from the channel tcfchan#14.
16:43:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:43:42 INFO  : 'jtag frequency' command is executed.
16:43:42 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:43:42 INFO  : Context for 'APU' is selected.
16:43:43 INFO  : System reset is completed.
16:43:46 INFO  : 'after 3000' command is executed.
16:43:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:43:51 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
16:43:51 INFO  : Context for 'APU' is selected.
16:43:51 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
16:43:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:51 INFO  : Context for 'APU' is selected.
16:43:51 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
16:43:52 INFO  : 'psu_init' command is executed.
16:43:53 INFO  : 'after 1000' command is executed.
16:43:53 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:43:54 INFO  : 'after 1000' command is executed.
16:43:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:43:54 INFO  : 'catch {psu_protection}' command is executed.
16:43:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:43:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:43:55 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:43:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:43:55 INFO  : 'con' command is executed.
16:43:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:43:55 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
16:51:03 INFO  : Disconnected from the channel tcfchan#15.
16:51:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:04 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:51:04 INFO  : 'jtag frequency' command is executed.
16:51:04 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:51:04 INFO  : Context for 'APU' is selected.
16:51:05 INFO  : System reset is completed.
16:51:08 INFO  : 'after 3000' command is executed.
16:51:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:51:13 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
16:51:13 INFO  : Context for 'APU' is selected.
16:51:13 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
16:51:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:14 INFO  : Context for 'APU' is selected.
16:51:14 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
16:51:15 INFO  : 'psu_init' command is executed.
16:51:16 INFO  : 'after 1000' command is executed.
16:51:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:51:17 INFO  : 'after 1000' command is executed.
16:51:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:51:17 INFO  : 'catch {psu_protection}' command is executed.
16:51:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:51:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:51:18 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:51:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:51:18 INFO  : 'con' command is executed.
16:51:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:51:18 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
16:54:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:54:48 INFO  : 'jtag frequency' command is executed.
16:54:48 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:54:48 INFO  : Context for 'APU' is selected.
16:54:49 INFO  : System reset is completed.
16:54:52 INFO  : 'after 3000' command is executed.
16:54:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:54:57 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/minitest_wrapper.bit"
16:54:57 INFO  : Context for 'APU' is selected.
16:54:57 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/system.hdf'.
16:54:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:57 INFO  : Context for 'APU' is selected.
16:54:57 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/psu_init.tcl' is done.
16:54:58 INFO  : 'psu_init' command is executed.
16:54:59 INFO  : 'after 1000' command is executed.
16:54:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:55:00 INFO  : 'after 1000' command is executed.
16:55:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:55:00 INFO  : 'catch {psu_protection}' command is executed.
16:55:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:55:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:55:00 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_SWW/Debug/minitest_SWW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:55:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest_SWW/Debug/minitest_SWW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:55:00 INFO  : 'con' command is executed.
16:55:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:55:00 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest.tcl'
16:55:09 INFO  : Disconnected from the channel tcfchan#16.
16:55:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:55:10 INFO  : 'jtag frequency' command is executed.
16:55:10 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:55:10 INFO  : Context for 'APU' is selected.
16:55:11 INFO  : System reset is completed.
16:55:14 INFO  : 'after 3000' command is executed.
16:55:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:55:17 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
16:55:17 INFO  : Context for 'APU' is selected.
16:55:17 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
16:55:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:17 INFO  : Context for 'APU' is selected.
16:55:17 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
16:55:18 INFO  : 'psu_init' command is executed.
16:55:19 INFO  : 'after 1000' command is executed.
16:55:19 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:55:20 INFO  : 'after 1000' command is executed.
16:55:20 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:55:20 INFO  : 'catch {psu_protection}' command is executed.
16:55:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:55:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:55:21 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:55:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:55:21 INFO  : 'con' command is executed.
16:55:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:55:21 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
17:05:21 INFO  : Disconnected from the channel tcfchan#17.
17:05:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:22 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:05:22 INFO  : 'jtag frequency' command is executed.
17:05:22 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:05:22 INFO  : Context for 'APU' is selected.
17:05:23 INFO  : System reset is completed.
17:05:26 INFO  : 'after 3000' command is executed.
17:05:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:05:31 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
17:05:31 INFO  : Context for 'APU' is selected.
17:05:31 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
17:05:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:31 INFO  : Context for 'APU' is selected.
17:05:31 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
17:05:32 INFO  : 'psu_init' command is executed.
17:05:33 INFO  : 'after 1000' command is executed.
17:05:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:05:34 INFO  : 'after 1000' command is executed.
17:05:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:05:34 INFO  : 'catch {psu_protection}' command is executed.
17:05:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:05:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:05:35 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:05:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:05:35 INFO  : 'con' command is executed.
17:05:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:05:35 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
17:06:56 INFO  : Disconnected from the channel tcfchan#18.
17:06:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:58 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:06:58 INFO  : 'jtag frequency' command is executed.
17:06:58 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:06:58 INFO  : Context for 'APU' is selected.
17:06:58 INFO  : System reset is completed.
17:07:01 INFO  : 'after 3000' command is executed.
17:07:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:07:07 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
17:07:07 INFO  : Context for 'APU' is selected.
17:07:07 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
17:07:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:07 INFO  : Context for 'APU' is selected.
17:07:07 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
17:07:08 INFO  : 'psu_init' command is executed.
17:07:09 INFO  : 'after 1000' command is executed.
17:07:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:07:10 INFO  : 'after 1000' command is executed.
17:07:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:07:10 INFO  : 'catch {psu_protection}' command is executed.
17:07:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:07:11 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:07:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:11 INFO  : 'con' command is executed.
17:07:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:07:11 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
17:12:24 INFO  : Disconnected from the channel tcfchan#19.
17:12:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:12:26 INFO  : 'jtag frequency' command is executed.
17:12:26 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:12:26 INFO  : Context for 'APU' is selected.
17:12:27 INFO  : System reset is completed.
17:12:30 INFO  : 'after 3000' command is executed.
17:12:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:12:35 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
17:12:35 INFO  : Context for 'APU' is selected.
17:12:35 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
17:12:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:35 INFO  : Context for 'APU' is selected.
17:12:35 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
17:12:36 INFO  : 'psu_init' command is executed.
17:12:37 INFO  : 'after 1000' command is executed.
17:12:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:12:38 INFO  : 'after 1000' command is executed.
17:12:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:12:38 INFO  : 'catch {psu_protection}' command is executed.
17:12:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:12:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:12:39 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:12:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:12:39 INFO  : 'con' command is executed.
17:12:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:12:39 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
17:20:00 INFO  : Disconnected from the channel tcfchan#20.
17:20:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:02 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:20:02 INFO  : 'jtag frequency' command is executed.
17:20:02 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:20:02 INFO  : Context for 'APU' is selected.
17:20:03 INFO  : System reset is completed.
17:20:06 INFO  : 'after 3000' command is executed.
17:20:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:20:11 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
17:20:11 INFO  : Context for 'APU' is selected.
17:20:11 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
17:20:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:11 INFO  : Context for 'APU' is selected.
17:20:11 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
17:20:13 INFO  : 'psu_init' command is executed.
17:20:14 INFO  : 'after 1000' command is executed.
17:20:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:20:15 INFO  : 'after 1000' command is executed.
17:20:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:20:15 INFO  : 'catch {psu_protection}' command is executed.
17:20:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:20:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:20:15 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:20:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:20:16 INFO  : 'con' command is executed.
17:20:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:20:16 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
17:21:07 INFO  : Disconnected from the channel tcfchan#21.
17:21:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:08 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:21:08 INFO  : 'jtag frequency' command is executed.
17:21:08 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:21:08 INFO  : Context for 'APU' is selected.
17:21:09 INFO  : System reset is completed.
17:21:12 INFO  : 'after 3000' command is executed.
17:21:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:21:17 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
17:21:17 INFO  : Context for 'APU' is selected.
17:21:17 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
17:21:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:17 INFO  : Context for 'APU' is selected.
17:21:17 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
17:21:19 INFO  : 'psu_init' command is executed.
17:21:20 INFO  : 'after 1000' command is executed.
17:21:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:21:21 INFO  : 'after 1000' command is executed.
17:21:21 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:21:21 INFO  : 'catch {psu_protection}' command is executed.
17:21:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:21:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:21:21 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:21:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:21:22 INFO  : 'con' command is executed.
17:21:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:21:22 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
17:29:48 INFO  : Disconnected from the channel tcfchan#22.
17:29:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:29:49 INFO  : 'jtag frequency' command is executed.
17:29:49 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:29:49 INFO  : Context for 'APU' is selected.
17:29:50 INFO  : System reset is completed.
17:29:53 INFO  : 'after 3000' command is executed.
17:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:29:57 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
17:29:57 INFO  : Context for 'APU' is selected.
17:29:57 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
17:29:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:58 INFO  : Context for 'APU' is selected.
17:29:58 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
17:29:59 INFO  : 'psu_init' command is executed.
17:30:00 INFO  : 'after 1000' command is executed.
17:30:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:30:01 INFO  : 'after 1000' command is executed.
17:30:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:30:01 INFO  : 'catch {psu_protection}' command is executed.
17:30:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:02 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:30:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:02 INFO  : 'con' command is executed.
17:30:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:30:02 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
18:19:17 INFO  : Disconnected from the channel tcfchan#23.
18:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:19:18 INFO  : 'jtag frequency' command is executed.
18:19:18 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:19:18 INFO  : Context for 'APU' is selected.
18:19:19 INFO  : System reset is completed.
18:19:22 INFO  : 'after 3000' command is executed.
18:19:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:19:27 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
18:19:27 INFO  : Context for 'APU' is selected.
18:19:27 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
18:19:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:27 INFO  : Context for 'APU' is selected.
18:19:27 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
18:19:28 INFO  : 'psu_init' command is executed.
18:19:29 INFO  : 'after 1000' command is executed.
18:19:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:19:30 INFO  : 'after 1000' command is executed.
18:19:30 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:19:30 INFO  : 'catch {psu_protection}' command is executed.
18:19:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:19:31 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:19:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:31 INFO  : 'con' command is executed.
18:19:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:19:31 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
18:23:10 INFO  : Disconnected from the channel tcfchan#24.
18:23:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:11 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:23:11 INFO  : 'jtag frequency' command is executed.
18:23:11 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:23:11 INFO  : Context for 'APU' is selected.
18:23:12 INFO  : System reset is completed.
18:23:15 INFO  : 'after 3000' command is executed.
18:23:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:23:18 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
18:23:18 INFO  : Context for 'APU' is selected.
18:23:18 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
18:23:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:18 INFO  : Context for 'APU' is selected.
18:23:18 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
18:23:19 INFO  : 'psu_init' command is executed.
18:23:20 INFO  : 'after 1000' command is executed.
18:23:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:23:21 INFO  : 'after 1000' command is executed.
18:23:21 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:23:21 INFO  : 'catch {psu_protection}' command is executed.
18:23:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:23:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:23:22 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:23:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:23:22 INFO  : 'con' command is executed.
18:23:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:23:22 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
18:24:18 INFO  : Disconnected from the channel tcfchan#25.
18:24:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:24:19 INFO  : 'jtag frequency' command is executed.
18:24:19 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:24:19 INFO  : Context for 'APU' is selected.
18:24:20 INFO  : System reset is completed.
18:24:23 INFO  : 'after 3000' command is executed.
18:24:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:24:28 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
18:24:28 INFO  : Context for 'APU' is selected.
18:24:28 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
18:24:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:28 INFO  : Context for 'APU' is selected.
18:24:28 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
18:24:29 INFO  : 'psu_init' command is executed.
18:24:30 INFO  : 'after 1000' command is executed.
18:24:30 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:24:31 INFO  : 'after 1000' command is executed.
18:24:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:24:31 INFO  : 'catch {psu_protection}' command is executed.
18:24:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:24:32 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:24:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:32 INFO  : 'con' command is executed.
18:24:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:24:32 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
18:42:05 INFO  : Disconnected from the channel tcfchan#26.
18:42:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:42:07 INFO  : 'jtag frequency' command is executed.
18:42:07 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:42:07 INFO  : Context for 'APU' is selected.
18:42:07 INFO  : System reset is completed.
18:42:10 INFO  : 'after 3000' command is executed.
18:42:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:42:14 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
18:42:14 INFO  : Context for 'APU' is selected.
18:42:14 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
18:42:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:14 INFO  : Context for 'APU' is selected.
18:42:14 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
18:42:15 INFO  : 'psu_init' command is executed.
18:42:16 INFO  : 'after 1000' command is executed.
18:42:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:42:17 INFO  : 'after 1000' command is executed.
18:42:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:42:17 INFO  : 'catch {psu_protection}' command is executed.
18:42:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:42:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:42:18 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:42:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:42:18 INFO  : 'con' command is executed.
18:42:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:42:18 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
18:42:55 INFO  : Disconnected from the channel tcfchan#27.
18:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:42:56 INFO  : 'jtag frequency' command is executed.
18:42:56 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:42:56 INFO  : Context for 'APU' is selected.
18:42:57 INFO  : System reset is completed.
18:43:00 INFO  : 'after 3000' command is executed.
18:43:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:43:05 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
18:43:05 INFO  : Context for 'APU' is selected.
18:43:05 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
18:43:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:05 INFO  : Context for 'APU' is selected.
18:43:05 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
18:43:06 INFO  : 'psu_init' command is executed.
18:43:07 INFO  : 'after 1000' command is executed.
18:43:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:43:08 INFO  : 'after 1000' command is executed.
18:43:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:43:08 INFO  : 'catch {psu_protection}' command is executed.
18:43:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:43:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:43:09 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:43:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:43:09 INFO  : 'con' command is executed.
18:43:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:43:09 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
18:49:20 INFO  : Disconnected from the channel tcfchan#28.
18:49:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:49:21 INFO  : 'jtag frequency' command is executed.
18:49:21 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:49:21 INFO  : Context for 'APU' is selected.
18:49:22 INFO  : System reset is completed.
18:49:25 INFO  : 'after 3000' command is executed.
18:49:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:49:30 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
18:49:30 INFO  : Context for 'APU' is selected.
18:49:30 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
18:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:30 INFO  : Context for 'APU' is selected.
18:49:30 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
18:49:31 INFO  : 'psu_init' command is executed.
18:49:32 INFO  : 'after 1000' command is executed.
18:49:32 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:49:33 INFO  : 'after 1000' command is executed.
18:49:33 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:49:33 INFO  : 'catch {psu_protection}' command is executed.
18:49:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:49:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:49:34 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:49:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:49:34 INFO  : 'con' command is executed.
18:49:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:49:34 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
19:06:50 INFO  : Disconnected from the channel tcfchan#29.
19:06:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:51 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:06:51 INFO  : 'jtag frequency' command is executed.
19:06:51 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:06:51 INFO  : Context for 'APU' is selected.
19:06:52 INFO  : System reset is completed.
19:06:55 INFO  : 'after 3000' command is executed.
19:06:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
19:07:00 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
19:07:00 INFO  : Context for 'APU' is selected.
19:07:00 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
19:07:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:00 INFO  : Context for 'APU' is selected.
19:07:00 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
19:07:02 INFO  : 'psu_init' command is executed.
19:07:03 INFO  : 'after 1000' command is executed.
19:07:03 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:07:04 INFO  : 'after 1000' command is executed.
19:07:04 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:07:04 INFO  : 'catch {psu_protection}' command is executed.
19:07:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:07:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:07:05 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
19:07:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:07:05 INFO  : 'con' command is executed.
19:07:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

19:07:05 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
19:12:26 ERROR : (XSDB Server)Terminato

19:12:26 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
14:12:35 INFO  : Registering command handlers for SDK TCF services
14:12:36 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
14:12:38 INFO  : XSCT server has started successfully.
14:12:38 INFO  : Successfully done setting XSCT server connection channel  
14:12:38 INFO  : Successfully done setting SDK workspace  
14:12:38 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
14:12:38 INFO  : Checking for hwspec changes in the project clk_err.
14:13:42 INFO  : Registering command handlers for SDK TCF services
14:13:42 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
14:13:44 INFO  : XSCT server has started successfully.
14:13:44 INFO  : Successfully done setting XSCT server connection channel  
14:13:44 INFO  : Successfully done setting SDK workspace  
14:13:44 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
14:13:44 INFO  : Checking for hwspec changes in the project clk_err.
14:18:19 INFO  : Project 'filtro0_HW' created. You can now create BSPs and application projects targeting this hardware platform.
14:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:11 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:29:11 INFO  : 'jtag frequency' command is executed.
14:29:11 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:29:11 INFO  : Context for 'APU' is selected.
14:29:12 INFO  : System reset is completed.
14:29:15 INFO  : 'after 3000' command is executed.
14:29:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:29:18 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/design_2_wrapper.bit"
14:29:18 INFO  : Context for 'APU' is selected.
14:29:19 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/system.hdf'.
14:29:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:19 INFO  : Context for 'APU' is selected.
14:29:19 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/psu_init.tcl' is done.
14:29:19 INFO  : 'psu_init' command is executed.
14:29:20 INFO  : 'after 1000' command is executed.
14:29:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:29:21 INFO  : 'after 1000' command is executed.
14:29:21 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:29:21 INFO  : 'catch {psu_protection}' command is executed.
14:29:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:29:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:29:22 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_SW/Debug/filtro0_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:29:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_SW/Debug/filtro0_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:29:22 INFO  : 'con' command is executed.
14:29:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:29:22 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/filtro0.tcl'
14:30:34 INFO  : Disconnected from the channel tcfchan#1.
14:30:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:30:35 INFO  : 'jtag frequency' command is executed.
14:30:35 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:30:35 INFO  : Context for 'APU' is selected.
14:30:36 INFO  : System reset is completed.
14:30:39 INFO  : 'after 3000' command is executed.
14:30:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:30:44 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/design_2_wrapper.bit"
14:30:44 INFO  : Context for 'APU' is selected.
14:30:44 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/system.hdf'.
14:30:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:44 INFO  : Context for 'APU' is selected.
14:30:44 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/psu_init.tcl' is done.
14:30:45 INFO  : 'psu_init' command is executed.
14:30:46 INFO  : 'after 1000' command is executed.
14:30:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:30:47 INFO  : 'after 1000' command is executed.
14:30:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:30:47 INFO  : 'catch {psu_protection}' command is executed.
14:30:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:30:47 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_SW/Debug/filtro0_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:30:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_SW/Debug/filtro0_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:48 INFO  : 'con' command is executed.
14:30:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:30:48 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/filtro0.tcl'
14:32:09 INFO  : Disconnected from the channel tcfchan#2.
14:32:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:32:24 INFO  : 'jtag frequency' command is executed.
14:32:24 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:32:24 INFO  : Context for 'APU' is selected.
14:32:25 INFO  : System reset is completed.
14:32:28 INFO  : 'after 3000' command is executed.
14:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:32:32 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/design_2_wrapper.bit"
14:32:32 INFO  : Context for 'APU' is selected.
14:32:32 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/system.hdf'.
14:32:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:32 INFO  : Context for 'APU' is selected.
14:32:32 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/psu_init.tcl' is done.
14:32:33 INFO  : 'psu_init' command is executed.
14:32:34 INFO  : 'after 1000' command is executed.
14:32:34 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:32:35 INFO  : 'after 1000' command is executed.
14:32:35 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:32:35 INFO  : 'catch {psu_protection}' command is executed.
14:32:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:32:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:32:36 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_SW/Debug/filtro0_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:32:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_SW/Debug/filtro0_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:32:36 INFO  : 'con' command is executed.
14:32:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:32:36 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/filtro0.tcl'
14:33:19 INFO  : Disconnected from the channel tcfchan#3.
14:33:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:33:21 INFO  : 'jtag frequency' command is executed.
14:33:21 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:33:21 INFO  : Context for 'APU' is selected.
14:33:22 INFO  : System reset is completed.
14:33:25 INFO  : 'after 3000' command is executed.
14:33:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:33:30 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/design_2_wrapper.bit"
14:33:30 INFO  : Context for 'APU' is selected.
14:33:30 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/system.hdf'.
14:33:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:30 INFO  : Context for 'APU' is selected.
14:33:30 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/psu_init.tcl' is done.
14:33:31 INFO  : 'psu_init' command is executed.
14:33:32 INFO  : 'after 1000' command is executed.
14:33:32 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:33:33 INFO  : 'after 1000' command is executed.
14:33:33 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:33:33 INFO  : 'catch {psu_protection}' command is executed.
14:33:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:33:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:33:34 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_SW/Debug/filtro0_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:33:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_SW/Debug/filtro0_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:33:34 INFO  : 'con' command is executed.
14:33:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:33:34 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/filtro0.tcl'
14:34:34 INFO  : Disconnected from the channel tcfchan#4.
14:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:34:35 INFO  : 'jtag frequency' command is executed.
14:34:35 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:34:35 INFO  : Context for 'APU' is selected.
14:34:36 INFO  : System reset is completed.
14:34:39 INFO  : 'after 3000' command is executed.
14:34:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:34:43 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/design_2_wrapper.bit"
14:34:43 INFO  : Context for 'APU' is selected.
14:34:43 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/system.hdf'.
14:34:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:43 INFO  : Context for 'APU' is selected.
14:34:43 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/psu_init.tcl' is done.
14:34:44 INFO  : 'psu_init' command is executed.
14:34:45 INFO  : 'after 1000' command is executed.
14:34:45 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:34:46 INFO  : 'after 1000' command is executed.
14:34:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:34:46 INFO  : 'catch {psu_protection}' command is executed.
14:34:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:34:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:34:47 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_SW/Debug/filtro0_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_SW/Debug/filtro0_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:34:47 INFO  : 'con' command is executed.
14:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:34:47 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/filtro0.tcl'
14:36:35 INFO  : Disconnected from the channel tcfchan#5.
14:36:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:36 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:36:36 INFO  : 'jtag frequency' command is executed.
14:36:36 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:36:36 INFO  : Context for 'APU' is selected.
14:36:37 INFO  : System reset is completed.
14:36:40 INFO  : 'after 3000' command is executed.
14:36:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:36:44 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/design_2_wrapper.bit"
14:36:44 INFO  : Context for 'APU' is selected.
14:36:44 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/system.hdf'.
14:36:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:44 INFO  : Context for 'APU' is selected.
14:36:44 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/psu_init.tcl' is done.
14:36:45 INFO  : 'psu_init' command is executed.
14:36:46 INFO  : 'after 1000' command is executed.
14:36:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:36:47 INFO  : 'after 1000' command is executed.
14:36:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:36:47 INFO  : 'catch {psu_protection}' command is executed.
14:36:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:36:48 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_SW/Debug/filtro0_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:36:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_SW/Debug/filtro0_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:48 INFO  : 'con' command is executed.
14:36:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:36:48 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/filtro0.tcl'
14:36:55 INFO  : Disconnected from the channel tcfchan#6.
14:36:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:57 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:36:57 INFO  : 'jtag frequency' command is executed.
14:36:57 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:36:57 INFO  : Context for 'APU' is selected.
14:36:58 INFO  : System reset is completed.
14:37:01 INFO  : 'after 3000' command is executed.
14:37:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:37:06 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
14:37:06 INFO  : Context for 'APU' is selected.
14:37:07 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
14:37:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:07 INFO  : Context for 'APU' is selected.
14:37:07 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
14:37:07 INFO  : 'psu_init' command is executed.
14:37:08 INFO  : 'after 1000' command is executed.
14:37:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:37:09 INFO  : 'after 1000' command is executed.
14:37:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:37:10 INFO  : 'catch {psu_protection}' command is executed.
14:37:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:37:10 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:37:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:10 INFO  : 'con' command is executed.
14:37:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:37:10 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
14:38:18 INFO  : Disconnected from the channel tcfchan#7.
14:38:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:38:19 INFO  : 'jtag frequency' command is executed.
14:38:19 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:38:19 INFO  : Context for 'APU' is selected.
14:38:20 INFO  : System reset is completed.
14:38:23 INFO  : 'after 3000' command is executed.
14:38:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:38:28 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/design_2_wrapper.bit"
14:38:28 INFO  : Context for 'APU' is selected.
14:38:29 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/system.hdf'.
14:38:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:29 INFO  : Context for 'APU' is selected.
14:38:29 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/psu_init.tcl' is done.
14:38:29 INFO  : 'psu_init' command is executed.
14:38:30 INFO  : 'after 1000' command is executed.
14:38:30 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:38:31 INFO  : 'after 1000' command is executed.
14:38:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:38:31 INFO  : 'catch {psu_protection}' command is executed.
14:38:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:38:32 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_SW/Debug/filtro0_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:38:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_SW/Debug/filtro0_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:32 INFO  : 'con' command is executed.
14:38:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:38:32 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/filtro0.tcl'
14:39:54 INFO  : Disconnected from the channel tcfchan#8.
14:39:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:04 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  8476 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

14:40:04 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
14:40:05 INFO  : XSCT server has started successfully.
14:40:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:40:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:40:28 INFO  : 'jtag frequency' command is executed.
14:40:28 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:40:28 INFO  : Context for 'APU' is selected.
14:40:28 INFO  : System reset is completed.
14:40:31 INFO  : 'after 3000' command is executed.
14:40:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:40:35 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/design_2_wrapper.bit"
14:40:35 INFO  : Context for 'APU' is selected.
14:40:35 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/system.hdf'.
14:40:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:35 INFO  : Context for 'APU' is selected.
14:40:35 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/psu_init.tcl' is done.
14:40:36 INFO  : 'psu_init' command is executed.
14:40:37 INFO  : 'after 1000' command is executed.
14:40:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:40:38 INFO  : 'after 1000' command is executed.
14:40:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:40:38 INFO  : 'catch {psu_protection}' command is executed.
14:40:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:40:39 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_SW/Debug/filtro0_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:40:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/filtro0_SW/Debug/filtro0_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:39 INFO  : 'con' command is executed.
14:40:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:40:39 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/filtro0.tcl'
14:41:57 INFO  : Disconnected from the channel tcfchan#1.
14:41:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:42:05 INFO  : 'jtag frequency' command is executed.
14:42:05 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:42:05 INFO  : Context for 'APU' is selected.
14:42:06 INFO  : System reset is completed.
14:42:09 INFO  : 'after 3000' command is executed.
14:42:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:42:12 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
14:42:12 INFO  : Context for 'APU' is selected.
14:42:12 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
14:42:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:12 INFO  : Context for 'APU' is selected.
14:42:12 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
14:42:13 INFO  : 'psu_init' command is executed.
14:42:14 INFO  : 'after 1000' command is executed.
14:42:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:42:15 INFO  : 'after 1000' command is executed.
14:42:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:42:15 INFO  : 'catch {psu_protection}' command is executed.
14:42:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:42:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:42:16 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:42:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:42:16 INFO  : 'con' command is executed.
14:42:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:42:16 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
15:05:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601643830000,  Project:1601563157000
15:05:00 INFO  : Project clk_err's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:05:04 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /clk_err/system.hdf.
15:05:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:05:25 INFO  : 
15:05:26 INFO  : Updating hardware inferred compiler options for clr_err_SW.
15:05:26 INFO  : Clearing existing target manager status.
15:05:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:05:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:06:21 INFO  : Disconnected from the channel tcfchan#2.
15:06:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:06:25 INFO  : 'jtag frequency' command is executed.
15:06:25 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:06:25 INFO  : Context for 'APU' is selected.
15:06:26 INFO  : System reset is completed.
15:06:29 INFO  : 'after 3000' command is executed.
15:06:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:06:32 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
15:06:32 INFO  : Context for 'APU' is selected.
15:06:32 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
15:06:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:32 INFO  : Context for 'APU' is selected.
15:06:32 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
15:06:33 INFO  : 'psu_init' command is executed.
15:06:34 INFO  : 'after 1000' command is executed.
15:06:34 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:06:35 INFO  : 'after 1000' command is executed.
15:06:35 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:06:35 INFO  : 'catch {psu_protection}' command is executed.
15:06:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
configparams force-mem-access 0
----------------End of Script----------------

15:06:35 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
15:06:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:57 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:06:57 INFO  : 'jtag frequency' command is executed.
15:06:57 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:06:57 INFO  : Context for 'APU' is selected.
15:06:58 INFO  : System reset is completed.
15:07:01 INFO  : 'after 3000' command is executed.
15:07:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:07:05 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
15:07:05 INFO  : Context for 'APU' is selected.
15:07:05 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
15:07:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:05 INFO  : Context for 'APU' is selected.
15:07:05 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
15:07:06 INFO  : 'psu_init' command is executed.
15:07:07 INFO  : 'after 1000' command is executed.
15:07:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:07:08 INFO  : 'after 1000' command is executed.
15:07:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:07:08 INFO  : 'catch {psu_protection}' command is executed.
15:07:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:07:08 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:07:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:09 INFO  : 'con' command is executed.
15:07:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:07:09 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
15:11:50 INFO  : Disconnected from the channel tcfchan#3.
15:11:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:58 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 14788 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:11:58 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:12:00 INFO  : XSCT server has started successfully.
15:12:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:12:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:22 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:12:22 INFO  : 'jtag frequency' command is executed.
15:12:22 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:12:22 INFO  : Context for 'APU' is selected.
15:12:23 INFO  : System reset is completed.
15:12:26 INFO  : 'after 3000' command is executed.
15:12:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:12:29 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
15:12:29 INFO  : Context for 'APU' is selected.
15:12:29 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
15:12:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:29 INFO  : Context for 'APU' is selected.
15:12:29 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
15:12:30 INFO  : 'psu_init' command is executed.
15:12:31 INFO  : 'after 1000' command is executed.
15:12:31 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:12:32 INFO  : 'after 1000' command is executed.
15:12:32 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:12:32 INFO  : 'catch {psu_protection}' command is executed.
15:12:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:12:33 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:12:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:33 INFO  : 'con' command is executed.
15:12:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:12:33 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
15:13:11 INFO  : Disconnected from the channel tcfchan#1.
15:13:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:19 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 27522 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:13:19 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:13:20 INFO  : XSCT server has started successfully.
15:13:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:13:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:13:33 INFO  : 'jtag frequency' command is executed.
15:13:33 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:13:34 INFO  : Context for 'APU' is selected.
15:13:34 INFO  : System reset is completed.
15:13:37 INFO  : 'after 3000' command is executed.
15:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:13:41 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
15:13:41 INFO  : Context for 'APU' is selected.
15:13:41 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
15:13:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:41 INFO  : Context for 'APU' is selected.
15:13:41 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
15:13:42 INFO  : 'psu_init' command is executed.
15:13:43 INFO  : 'after 1000' command is executed.
15:13:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:13:44 INFO  : 'after 1000' command is executed.
15:13:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:13:44 INFO  : 'catch {psu_protection}' command is executed.
15:13:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:13:45 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:13:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:45 INFO  : 'con' command is executed.
15:13:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:13:45 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
15:29:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601645321000,  Project:1601643830000
15:29:20 INFO  : Project clk_err's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:29:21 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /clk_err/system.hdf.
15:29:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:29:37 INFO  : 
15:29:37 INFO  : Updating hardware inferred compiler options for clr_err_SW.
15:29:37 INFO  : Clearing existing target manager status.
15:29:37 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:29:39 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:30:38 INFO  : Disconnected from the channel tcfchan#1.
15:30:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:40 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:30:40 INFO  : 'jtag frequency' command is executed.
15:30:40 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:30:40 INFO  : Context for 'APU' is selected.
15:30:41 INFO  : System reset is completed.
15:30:44 INFO  : 'after 3000' command is executed.
15:30:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:30:47 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
15:30:47 INFO  : Context for 'APU' is selected.
15:30:47 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
15:30:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:47 INFO  : Context for 'APU' is selected.
15:30:47 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
15:30:48 INFO  : 'psu_init' command is executed.
15:30:49 INFO  : 'after 1000' command is executed.
15:30:49 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:30:50 INFO  : 'after 1000' command is executed.
15:30:50 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:30:50 INFO  : 'catch {psu_protection}' command is executed.
15:30:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:30:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:30:51 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:30:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:30:51 INFO  : 'con' command is executed.
15:30:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:30:51 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
15:32:07 INFO  : Disconnected from the channel tcfchan#2.
15:32:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:15 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 27740 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:32:15 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:32:17 INFO  : XSCT server has started successfully.
15:32:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:32 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:32:32 INFO  : 'jtag frequency' command is executed.
15:32:32 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:32:32 INFO  : Context for 'APU' is selected.
15:32:33 INFO  : System reset is completed.
15:32:36 INFO  : 'after 3000' command is executed.
15:32:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:32:39 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
15:32:39 INFO  : Context for 'APU' is selected.
15:32:39 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
15:32:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:39 INFO  : Context for 'APU' is selected.
15:32:39 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
15:32:40 INFO  : 'psu_init' command is executed.
15:32:41 INFO  : 'after 1000' command is executed.
15:32:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:32:42 INFO  : 'after 1000' command is executed.
15:32:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:32:42 INFO  : 'catch {psu_protection}' command is executed.
15:32:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:32:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:32:43 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:32:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:32:43 INFO  : 'con' command is executed.
15:32:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:32:43 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
15:52:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1601646720000,  Project:1601645321000
15:52:30 INFO  : Project clk_err's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:52:31 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf into /clk_err/system.hdf.
15:52:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:52:50 INFO  : 
15:52:51 INFO  : Updating hardware inferred compiler options for clr_err_SW.
15:52:51 INFO  : Clearing existing target manager status.
15:52:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:52:52 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:54:07 INFO  : Disconnected from the channel tcfchan#1.
15:54:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:09 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:54:09 INFO  : 'jtag frequency' command is executed.
15:54:09 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:54:09 INFO  : Context for 'APU' is selected.
15:54:10 INFO  : System reset is completed.
15:54:13 INFO  : 'after 3000' command is executed.
15:54:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:54:16 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
15:54:16 INFO  : Context for 'APU' is selected.
15:54:16 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
15:54:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:16 INFO  : Context for 'APU' is selected.
15:54:16 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
15:54:17 INFO  : 'psu_init' command is executed.
15:54:18 INFO  : 'after 1000' command is executed.
15:54:18 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:54:19 INFO  : 'after 1000' command is executed.
15:54:19 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:54:19 INFO  : 'catch {psu_protection}' command is executed.
15:54:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:54:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:54:20 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:54:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:54:20 INFO  : 'con' command is executed.
15:54:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:54:20 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
17:21:58 INFO  : Disconnected from the channel tcfchan#2.
17:21:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:06 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  4031 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

17:22:06 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:22:08 INFO  : XSCT server has started successfully.
17:22:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:23 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:22:23 INFO  : 'jtag frequency' command is executed.
17:22:23 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:22:23 INFO  : Context for 'APU' is selected.
17:22:24 INFO  : System reset is completed.
17:22:27 INFO  : 'after 3000' command is executed.
17:22:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:22:31 ERROR : fpga configuration failed. DONE PIN is not HIGH
17:22:31 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
17:22:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
----------------End of Script----------------

17:22:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:22:37 INFO  : 'jtag frequency' command is executed.
17:22:37 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:22:37 INFO  : Context for 'APU' is selected.
17:22:37 INFO  : System reset is completed.
17:22:41 INFO  : 'after 3000' command is executed.
17:22:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:22:44 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
17:22:44 INFO  : Context for 'APU' is selected.
17:22:44 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
17:22:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:44 INFO  : Context for 'APU' is selected.
17:22:44 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
17:22:45 INFO  : 'psu_init' command is executed.
17:22:46 INFO  : 'after 1000' command is executed.
17:22:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:22:47 INFO  : 'after 1000' command is executed.
17:22:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:22:47 INFO  : 'catch {psu_protection}' command is executed.
17:22:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:22:48 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:22:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:48 INFO  : 'con' command is executed.
17:22:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:22:48 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
17:23:51 INFO  : Disconnected from the channel tcfchan#1.
17:23:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:59 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194: 21833 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

17:23:59 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:24:00 INFO  : XSCT server has started successfully.
17:24:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:23 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:24:23 INFO  : 'jtag frequency' command is executed.
17:24:23 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:24:23 INFO  : Context for 'APU' is selected.
17:24:24 INFO  : System reset is completed.
17:24:27 INFO  : 'after 3000' command is executed.
17:24:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:24:30 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
17:24:30 INFO  : Context for 'APU' is selected.
17:24:31 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
17:24:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:31 INFO  : Context for 'APU' is selected.
17:24:31 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
17:24:32 INFO  : 'psu_init' command is executed.
17:24:33 INFO  : 'after 1000' command is executed.
17:24:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:24:34 INFO  : 'after 1000' command is executed.
17:24:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:24:34 INFO  : 'catch {psu_protection}' command is executed.
17:24:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:24:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:24:34 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:24:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:24:34 INFO  : 'con' command is executed.
17:24:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:24:34 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
17:34:12 ERROR : (XSDB Server)Terminato

17:34:12 WARN  : xsct server communication channel is not established.
17:34:12 WARN  : xsct server communication channel is not established.
14:19:02 INFO  : Registering command handlers for SDK TCF services
14:19:03 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
14:19:06 INFO  : XSCT server has started successfully.
14:19:06 INFO  : Successfully done setting XSCT server connection channel  
14:19:06 INFO  : Successfully done setting SDK workspace  
14:19:06 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
14:19:06 INFO  : Checking for hwspec changes in the project clk_err.
14:19:55 INFO  : Registering command handlers for SDK TCF services
14:19:56 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
14:19:58 INFO  : XSCT server has started successfully.
14:19:58 INFO  : Successfully done setting XSCT server connection channel  
14:19:58 INFO  : Successfully done setting SDK workspace  
14:19:58 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
14:19:59 INFO  : Checking for hwspec changes in the project clk_err.
14:20:53 INFO  : Project 'minitest1_HW' created. You can now create BSPs and application projects targeting this hardware platform.
15:04:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:05:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:05:59 INFO  : 'jtag frequency' command is executed.
15:05:59 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:05:59 INFO  : Context for 'APU' is selected.
15:06:00 INFO  : System reset is completed.
15:06:03 INFO  : 'after 3000' command is executed.
15:06:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:06:06 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
15:06:06 INFO  : Context for 'APU' is selected.
15:06:07 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
15:06:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:07 INFO  : Context for 'APU' is selected.
15:06:07 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
15:06:07 INFO  : 'psu_init' command is executed.
15:06:08 INFO  : 'after 1000' command is executed.
15:06:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:06:09 INFO  : 'after 1000' command is executed.
15:06:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:06:10 INFO  : 'catch {psu_protection}' command is executed.
15:06:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:06:10 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:06:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:10 INFO  : 'con' command is executed.
15:06:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:06:10 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
15:07:27 INFO  : Disconnected from the channel tcfchan#1.
15:07:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:07:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:44 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:07:44 INFO  : 'jtag frequency' command is executed.
15:07:44 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:07:44 INFO  : Context for 'APU' is selected.
15:07:45 INFO  : System reset is completed.
15:07:48 INFO  : 'after 3000' command is executed.
15:07:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:07:51 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
15:07:51 INFO  : Context for 'APU' is selected.
15:07:51 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
15:07:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:51 INFO  : Context for 'APU' is selected.
15:07:51 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
15:07:52 INFO  : 'psu_init' command is executed.
15:07:53 INFO  : 'after 1000' command is executed.
15:07:53 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:07:54 INFO  : 'after 1000' command is executed.
15:07:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:07:54 INFO  : 'catch {psu_protection}' command is executed.
15:07:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:07:55 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:07:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:55 INFO  : 'con' command is executed.
15:07:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:07:55 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
15:08:42 INFO  : Disconnected from the channel tcfchan#2.
15:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:43 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:08:43 INFO  : 'jtag frequency' command is executed.
15:08:43 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:08:43 INFO  : Context for 'APU' is selected.
15:08:44 INFO  : System reset is completed.
15:08:47 INFO  : 'after 3000' command is executed.
15:08:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:08:50 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
15:08:50 INFO  : Context for 'APU' is selected.
15:08:51 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
15:08:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:51 INFO  : Context for 'APU' is selected.
15:08:51 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
15:08:51 INFO  : 'psu_init' command is executed.
15:08:52 INFO  : 'after 1000' command is executed.
15:08:52 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:08:53 INFO  : 'after 1000' command is executed.
15:08:53 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:08:53 INFO  : 'catch {psu_protection}' command is executed.
15:08:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:08:54 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:08:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:54 INFO  : 'con' command is executed.
15:08:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:08:54 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
15:10:09 INFO  : Disconnected from the channel tcfchan#3.
15:10:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:10:10 INFO  : 'jtag frequency' command is executed.
15:10:10 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:10:10 INFO  : Context for 'APU' is selected.
15:10:11 INFO  : System reset is completed.
15:10:14 INFO  : 'after 3000' command is executed.
15:10:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:10:17 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
15:10:17 INFO  : Context for 'APU' is selected.
15:10:17 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
15:10:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:17 INFO  : Context for 'APU' is selected.
15:10:17 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
15:10:18 INFO  : 'psu_init' command is executed.
15:10:19 INFO  : 'after 1000' command is executed.
15:10:19 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:10:20 INFO  : 'after 1000' command is executed.
15:10:20 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:10:20 INFO  : 'catch {psu_protection}' command is executed.
15:10:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:10:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:10:20 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:10:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:10:21 INFO  : 'con' command is executed.
15:10:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:10:21 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
15:12:41 INFO  : Disconnected from the channel tcfchan#4.
15:12:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:12:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:12:56 INFO  : 'jtag frequency' command is executed.
15:12:56 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:12:56 INFO  : Context for 'APU' is selected.
15:12:57 INFO  : System reset is completed.
15:13:00 INFO  : 'after 3000' command is executed.
15:13:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:13:04 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
15:13:05 INFO  : Context for 'APU' is selected.
15:13:05 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
15:13:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:05 INFO  : Context for 'APU' is selected.
15:13:05 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
15:13:05 INFO  : 'psu_init' command is executed.
15:13:06 INFO  : 'after 1000' command is executed.
15:13:06 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:13:07 INFO  : 'after 1000' command is executed.
15:13:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:13:07 INFO  : 'catch {psu_protection}' command is executed.
15:13:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:13:08 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:13:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:08 INFO  : 'con' command is executed.
15:13:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:13:08 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
15:13:30 INFO  : Disconnected from the channel tcfchan#5.
15:13:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:13:31 INFO  : 'jtag frequency' command is executed.
15:13:31 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:13:31 INFO  : Context for 'APU' is selected.
15:13:32 INFO  : System reset is completed.
15:13:35 INFO  : 'after 3000' command is executed.
15:13:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:13:41 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
15:13:41 INFO  : Context for 'APU' is selected.
15:13:41 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
15:13:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:41 INFO  : Context for 'APU' is selected.
15:13:41 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
15:13:42 INFO  : 'psu_init' command is executed.
15:13:43 INFO  : 'after 1000' command is executed.
15:13:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:13:44 INFO  : 'after 1000' command is executed.
15:13:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:13:44 INFO  : 'catch {psu_protection}' command is executed.
15:13:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:13:44 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:13:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:44 INFO  : 'con' command is executed.
15:13:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:13:44 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
15:14:17 INFO  : Disconnected from the channel tcfchan#6.
15:14:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:14:19 INFO  : 'jtag frequency' command is executed.
15:14:19 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:14:19 INFO  : Context for 'APU' is selected.
15:14:19 INFO  : System reset is completed.
15:14:22 INFO  : 'after 3000' command is executed.
15:14:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:14:27 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
15:14:27 INFO  : Context for 'APU' is selected.
15:14:27 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
15:14:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:27 INFO  : Context for 'APU' is selected.
15:14:27 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
15:14:28 INFO  : 'psu_init' command is executed.
15:14:29 INFO  : 'after 1000' command is executed.
15:14:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:14:30 INFO  : 'after 1000' command is executed.
15:14:30 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:14:30 INFO  : 'catch {psu_protection}' command is executed.
15:14:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:14:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:14:31 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:14:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:14:31 INFO  : 'con' command is executed.
15:14:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:14:31 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
15:16:49 INFO  : Disconnected from the channel tcfchan#7.
15:16:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:51 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:16:51 INFO  : 'jtag frequency' command is executed.
15:16:51 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:16:51 INFO  : Context for 'APU' is selected.
15:16:52 INFO  : System reset is completed.
15:16:55 INFO  : 'after 3000' command is executed.
15:16:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:16:59 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
15:16:59 INFO  : Context for 'APU' is selected.
15:16:59 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
15:16:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:59 INFO  : Context for 'APU' is selected.
15:16:59 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
15:17:00 INFO  : 'psu_init' command is executed.
15:17:01 INFO  : 'after 1000' command is executed.
15:17:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:17:02 INFO  : 'after 1000' command is executed.
15:17:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:17:02 INFO  : 'catch {psu_protection}' command is executed.
15:17:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:17:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:17:02 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:17:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:17:02 INFO  : 'con' command is executed.
15:17:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:17:02 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
15:45:30 INFO  : Disconnected from the channel tcfchan#8.
15:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:45:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:46:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:46:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:47:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:47:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:48:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:48:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:49:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:50:16 INFO  : Registering command handlers for SDK TCF services
15:50:17 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:50:19 INFO  : XSCT server has started successfully.
15:50:19 INFO  : Successfully done setting XSCT server connection channel  
15:50:19 INFO  : Successfully done setting SDK workspace  
15:50:19 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
15:50:19 INFO  : Checking for hwspec changes in the project clk_err.
15:50:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:45 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:50:45 INFO  : 'jtag frequency' command is executed.
15:50:45 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:50:45 INFO  : Context for 'APU' is selected.
15:50:46 INFO  : System reset is completed.
15:50:49 INFO  : 'after 3000' command is executed.
15:50:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:50:52 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
15:50:52 INFO  : Context for 'APU' is selected.
15:50:53 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
15:50:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:53 INFO  : Context for 'APU' is selected.
15:50:53 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
15:50:54 INFO  : 'psu_init' command is executed.
15:50:55 INFO  : 'after 1000' command is executed.
15:50:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:50:56 INFO  : 'after 1000' command is executed.
15:50:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:50:56 INFO  : 'catch {psu_protection}' command is executed.
15:50:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:50:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:50:56 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:50:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:50:56 INFO  : 'con' command is executed.
15:50:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:50:56 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
15:53:41 INFO  : Disconnected from the channel tcfchan#1.
15:53:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:53:42 INFO  : 'jtag frequency' command is executed.
15:53:42 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:53:42 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  PSU
     5  RPU (Reset)
        6  Cortex-R5 #0 (RPU Reset)
        7  Cortex-R5 #1 (RPU Reset)
     8  APU
        9* Cortex-A53 #0 (Running)
       10  Cortex-A53 #1 (Power On Reset)
       11  Cortex-A53 #2 (Power On Reset)
       12  Cortex-A53 #3 (Power On Reset)
15:53:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 0
----------------End of Script----------------

15:53:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:53:48 INFO  : 'jtag frequency' command is executed.
15:53:48 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:53:48 INFO  : Context for 'APU' is selected.
15:53:49 INFO  : System reset is completed.
15:53:52 INFO  : 'after 3000' command is executed.
15:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:53:55 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
15:53:55 INFO  : Context for 'APU' is selected.
15:53:55 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
15:53:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:55 INFO  : Context for 'APU' is selected.
15:53:55 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
15:53:56 INFO  : 'psu_init' command is executed.
15:53:57 INFO  : 'after 1000' command is executed.
15:53:57 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:53:58 INFO  : 'after 1000' command is executed.
15:53:58 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:53:58 INFO  : 'catch {psu_protection}' command is executed.
15:53:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:53:59 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:53:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:59 INFO  : 'con' command is executed.
15:53:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:53:59 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
16:01:49 INFO  : Disconnected from the channel tcfchan#2.
16:01:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:02:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:04 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:02:04 INFO  : 'jtag frequency' command is executed.
16:02:04 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:02:04 INFO  : Context for 'APU' is selected.
16:02:05 INFO  : System reset is completed.
16:02:08 INFO  : 'after 3000' command is executed.
16:02:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:02:11 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
16:02:11 INFO  : Context for 'APU' is selected.
16:02:11 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
16:02:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:11 INFO  : Context for 'APU' is selected.
16:02:11 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
16:02:12 INFO  : 'psu_init' command is executed.
16:02:13 INFO  : 'after 1000' command is executed.
16:02:13 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:02:14 INFO  : 'after 1000' command is executed.
16:02:14 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:02:14 INFO  : 'catch {psu_protection}' command is executed.
16:02:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:02:15 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:02:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:15 INFO  : 'con' command is executed.
16:02:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:02:15 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
16:03:09 INFO  : Disconnected from the channel tcfchan#3.
16:03:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:03:10 INFO  : 'jtag frequency' command is executed.
16:03:10 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:03:10 INFO  : Context for 'APU' is selected.
16:03:11 INFO  : System reset is completed.
16:03:14 INFO  : 'after 3000' command is executed.
16:03:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:03:19 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
16:03:19 INFO  : Context for 'APU' is selected.
16:03:19 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
16:03:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:19 INFO  : Context for 'APU' is selected.
16:03:19 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
16:03:20 INFO  : 'psu_init' command is executed.
16:03:21 INFO  : 'after 1000' command is executed.
16:03:21 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:03:22 INFO  : 'after 1000' command is executed.
16:03:22 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:03:22 INFO  : 'catch {psu_protection}' command is executed.
16:03:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:22 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:22 INFO  : 'con' command is executed.
16:03:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:03:22 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
16:10:57 INFO  : Disconnected from the channel tcfchan#4.
16:10:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:58 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:10:58 INFO  : 'jtag frequency' command is executed.
16:10:58 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:10:58 INFO  : Context for 'APU' is selected.
16:10:59 INFO  : System reset is completed.
16:11:02 INFO  : 'after 3000' command is executed.
16:11:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:11:07 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
16:11:08 INFO  : Context for 'APU' is selected.
16:11:08 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
16:11:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:08 INFO  : Context for 'APU' is selected.
16:11:08 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
16:11:08 INFO  : 'psu_init' command is executed.
16:11:09 INFO  : 'after 1000' command is executed.
16:11:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:11:10 INFO  : 'after 1000' command is executed.
16:11:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:11:10 INFO  : 'catch {psu_protection}' command is executed.
16:11:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:11:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:11:11 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:11:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:11:11 INFO  : 'con' command is executed.
16:11:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:11:11 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
16:12:44 INFO  : Disconnected from the channel tcfchan#5.
16:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:12:46 INFO  : 'jtag frequency' command is executed.
16:12:46 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:12:46 INFO  : Context for 'APU' is selected.
16:12:47 INFO  : System reset is completed.
16:12:50 INFO  : 'after 3000' command is executed.
16:12:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:12:53 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
16:12:53 INFO  : Context for 'APU' is selected.
16:12:53 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
16:12:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:53 INFO  : Context for 'APU' is selected.
16:12:53 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
16:12:54 INFO  : 'psu_init' command is executed.
16:12:55 INFO  : 'after 1000' command is executed.
16:12:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:12:56 INFO  : 'after 1000' command is executed.
16:12:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:12:56 INFO  : 'catch {psu_protection}' command is executed.
16:12:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:12:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:12:56 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:12:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:12:57 INFO  : 'con' command is executed.
16:12:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:12:57 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
16:13:21 INFO  : Disconnected from the channel tcfchan#6.
16:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:22 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:13:22 INFO  : 'jtag frequency' command is executed.
16:13:22 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:13:23 INFO  : Context for 'APU' is selected.
16:13:23 INFO  : System reset is completed.
16:13:26 INFO  : 'after 3000' command is executed.
16:13:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:13:31 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
16:13:31 INFO  : Context for 'APU' is selected.
16:13:31 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
16:13:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:31 INFO  : Context for 'APU' is selected.
16:13:31 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
16:13:32 INFO  : 'psu_init' command is executed.
16:13:33 INFO  : 'after 1000' command is executed.
16:13:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:13:34 INFO  : 'after 1000' command is executed.
16:13:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:13:34 INFO  : 'catch {psu_protection}' command is executed.
16:13:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:13:34 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:13:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:34 INFO  : 'con' command is executed.
16:13:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:13:34 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
16:44:17 INFO  : Disconnected from the channel tcfchan#7.
16:44:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:44:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:32 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:44:32 INFO  : 'jtag frequency' command is executed.
16:44:32 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:44:32 INFO  : Context for 'APU' is selected.
16:44:33 INFO  : System reset is completed.
16:44:36 INFO  : 'after 3000' command is executed.
16:44:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:44:41 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
16:44:41 INFO  : Context for 'APU' is selected.
16:44:41 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
16:44:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:41 INFO  : Context for 'APU' is selected.
16:44:41 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
16:44:42 INFO  : 'psu_init' command is executed.
16:44:43 INFO  : 'after 1000' command is executed.
16:44:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:44:44 INFO  : 'after 1000' command is executed.
16:44:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:44:44 INFO  : 'catch {psu_protection}' command is executed.
16:44:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:44:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:44:44 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:44:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:44:45 INFO  : 'con' command is executed.
16:44:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:44:45 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
16:50:36 INFO  : Disconnected from the channel tcfchan#8.
16:50:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:50:37 INFO  : 'jtag frequency' command is executed.
16:50:37 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:50:37 INFO  : Context for 'APU' is selected.
16:50:38 INFO  : System reset is completed.
16:50:41 INFO  : 'after 3000' command is executed.
16:50:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:50:46 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
16:50:46 INFO  : Context for 'APU' is selected.
16:50:46 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
16:50:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:46 INFO  : Context for 'APU' is selected.
16:50:46 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
16:50:46 INFO  : 'psu_init' command is executed.
16:50:47 INFO  : 'after 1000' command is executed.
16:50:48 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:50:49 INFO  : 'after 1000' command is executed.
16:50:49 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:50:49 INFO  : 'catch {psu_protection}' command is executed.
16:50:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:50:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:50:49 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:50:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:50:49 INFO  : 'con' command is executed.
16:50:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:50:49 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
16:53:24 INFO  : Disconnected from the channel tcfchan#9.
16:53:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:53:25 INFO  : 'jtag frequency' command is executed.
16:53:25 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:53:25 INFO  : Context for 'APU' is selected.
16:53:26 INFO  : System reset is completed.
16:53:29 INFO  : 'after 3000' command is executed.
16:53:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:53:34 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
16:53:34 INFO  : Context for 'APU' is selected.
16:53:34 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
16:53:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:34 INFO  : Context for 'APU' is selected.
16:53:34 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
16:53:35 INFO  : 'psu_init' command is executed.
16:53:36 INFO  : 'after 1000' command is executed.
16:53:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:53:37 INFO  : 'after 1000' command is executed.
16:53:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:53:37 INFO  : 'catch {psu_protection}' command is executed.
16:53:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:53:37 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:53:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:38 INFO  : 'con' command is executed.
16:53:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:53:38 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
18:16:26 ERROR : (XSDB Server)Terminato

14:31:39 INFO  : Registering command handlers for SDK TCF services
14:31:40 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
14:31:42 INFO  : XSCT server has started successfully.
14:31:42 INFO  : Successfully done setting XSCT server connection channel  
14:31:42 INFO  : Successfully done setting SDK workspace  
14:31:42 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
14:31:42 INFO  : Checking for hwspec changes in the project clk_err.
14:40:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:29 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:40:29 INFO  : 'jtag frequency' command is executed.
14:40:29 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:40:29 INFO  : Context for 'APU' is selected.
14:40:30 INFO  : System reset is completed.
14:40:33 INFO  : 'after 3000' command is executed.
14:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:40:36 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
14:40:36 INFO  : Context for 'APU' is selected.
14:40:36 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
14:40:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:36 INFO  : Context for 'APU' is selected.
14:40:36 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
14:40:37 INFO  : 'psu_init' command is executed.
14:40:38 INFO  : 'after 1000' command is executed.
14:40:38 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:40:39 INFO  : 'after 1000' command is executed.
14:40:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:40:39 INFO  : 'catch {psu_protection}' command is executed.
14:40:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:40:40 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
14:40:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:40 INFO  : 'con' command is executed.
14:40:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:40:40 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
14:59:35 INFO  : Disconnected from the channel tcfchan#1.
14:59:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:59:37 INFO  : 'jtag frequency' command is executed.
14:59:37 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:59:37 INFO  : Context for 'APU' is selected.
14:59:38 INFO  : System reset is completed.
14:59:41 INFO  : 'after 3000' command is executed.
14:59:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:59:46 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
14:59:46 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"". available targets:
  1* PS TAP
     2  PMU
     3  PL
  4  PSU
     5  RPU (Reset)
        6  Cortex-R5 #0 (RPU Reset)
        7  Cortex-R5 #1 (RPU Reset)
     8  APU (L2 Cache Reset)
        9  Cortex-A53 #0 (APU Reset)
       10  Cortex-A53 #1 (APU Reset)
       11  Cortex-A53 #2 (APU Reset)
       12  Cortex-A53 #3 (APU Reset)
14:59:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 0
----------------End of Script----------------

14:59:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:59:55 INFO  : 'jtag frequency' command is executed.
14:59:55 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:59:55 INFO  : Context for 'APU' is selected.
14:59:56 INFO  : System reset is completed.
14:59:59 INFO  : 'after 3000' command is executed.
14:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:00:05 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
15:00:05 INFO  : Context for 'APU' is selected.
15:00:05 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
15:00:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:05 INFO  : Context for 'APU' is selected.
15:00:05 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
15:00:06 INFO  : 'psu_init' command is executed.
15:00:07 INFO  : 'after 1000' command is executed.
15:00:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:00:08 INFO  : 'after 1000' command is executed.
15:00:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:00:08 INFO  : 'catch {psu_protection}' command is executed.
15:00:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:00:09 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:00:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:09 INFO  : 'con' command is executed.
15:00:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:00:09 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
17:50:50 INFO  : Copied contents of /home/kidre/Scaricati/minitest_wrapper.hdf into /minitest1_HW/system.hdf.
17:51:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:51:03 INFO  : 
17:51:04 INFO  : Updating hardware inferred compiler options for minitest1_1_SW.
17:51:04 INFO  : Clearing existing target manager status.
17:51:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:51:05 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:54:32 INFO  : Disconnected from the channel tcfchan#2.
17:54:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:34 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:54:34 INFO  : 'jtag frequency' command is executed.
17:54:34 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:54:34 INFO  : Context for 'APU' is selected.
17:54:35 INFO  : System reset is completed.
17:54:38 INFO  : 'after 3000' command is executed.
17:54:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:54:43 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
17:54:43 INFO  : Context for 'APU' is selected.
17:54:43 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
17:54:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:44 INFO  : Context for 'APU' is selected.
17:54:44 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
17:54:44 INFO  : 'psu_init' command is executed.
17:54:46 INFO  : 'after 1000' command is executed.
17:54:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:54:47 INFO  : 'after 1000' command is executed.
17:54:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:54:47 INFO  : 'catch {psu_protection}' command is executed.
17:54:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:54:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:54:47 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
17:54:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:54:47 INFO  : 'con' command is executed.
17:54:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:54:47 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
17:59:13 INFO  : Disconnected from the channel tcfchan#3.
17:59:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:59:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:59:53 INFO  : 'jtag frequency' command is executed.
17:59:53 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:59:53 INFO  : Context for 'APU' is selected.
17:59:54 INFO  : System reset is completed.
17:59:57 INFO  : 'after 3000' command is executed.
17:59:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:00:02 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
18:00:02 INFO  : Context for 'APU' is selected.
18:00:02 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
18:00:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:02 INFO  : Context for 'APU' is selected.
18:00:02 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
18:00:03 INFO  : 'psu_init' command is executed.
18:00:04 INFO  : 'after 1000' command is executed.
18:00:04 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:00:05 INFO  : 'after 1000' command is executed.
18:00:05 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:00:05 INFO  : 'catch {psu_protection}' command is executed.
18:00:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:00:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:00:06 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:00:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:00:06 INFO  : 'con' command is executed.
18:00:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:00:06 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
18:06:22 INFO  : Disconnected from the channel tcfchan#4.
18:06:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:23 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:06:23 INFO  : 'jtag frequency' command is executed.
18:06:23 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:06:24 INFO  : Context for 'APU' is selected.
18:06:24 INFO  : System reset is completed.
18:06:27 INFO  : 'after 3000' command is executed.
18:06:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:06:30 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
18:06:31 INFO  : Context for 'APU' is selected.
18:06:31 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
18:06:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:31 INFO  : Context for 'APU' is selected.
18:06:31 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
18:06:31 INFO  : 'psu_init' command is executed.
18:06:32 INFO  : 'after 1000' command is executed.
18:06:32 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:06:33 INFO  : 'after 1000' command is executed.
18:06:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:06:34 INFO  : 'catch {psu_protection}' command is executed.
18:06:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:06:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:06:34 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:06:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:06:34 INFO  : 'con' command is executed.
18:06:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:06:34 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
18:08:42 INFO  : Disconnected from the channel tcfchan#5.
18:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:43 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:08:43 INFO  : 'jtag frequency' command is executed.
18:08:43 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:08:43 INFO  : Context for 'APU' is selected.
18:08:44 INFO  : System reset is completed.
18:08:47 INFO  : 'after 3000' command is executed.
18:08:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:08:52 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit"
18:08:52 INFO  : Context for 'APU' is selected.
18:08:52 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf'.
18:08:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:52 INFO  : Context for 'APU' is selected.
18:08:52 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl' is done.
18:08:53 INFO  : 'psu_init' command is executed.
18:08:54 INFO  : 'after 1000' command is executed.
18:08:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:08:55 INFO  : 'after 1000' command is executed.
18:08:55 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:08:55 INFO  : 'catch {psu_protection}' command is executed.
18:08:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:08:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:08:56 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:08:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_1_SW/Debug/minitest1_1_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:08:56 INFO  : 'con' command is executed.
18:08:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:08:56 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/minitest1_1_sw.elf_on_local.tcl'
18:21:05 INFO  : Disconnected from the channel tcfchan#6.
18:21:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:08 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:21:08 INFO  : 'jtag frequency' command is executed.
18:21:08 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:21:08 INFO  : Context for 'APU' is selected.
18:21:08 INFO  : System reset is completed.
18:21:11 INFO  : 'after 3000' command is executed.
18:21:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:21:16 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
18:21:16 INFO  : Context for 'APU' is selected.
18:21:16 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
18:21:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:16 INFO  : Context for 'APU' is selected.
18:21:16 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
18:21:17 INFO  : 'psu_init' command is executed.
18:21:18 INFO  : 'after 1000' command is executed.
18:21:18 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:21:19 INFO  : 'after 1000' command is executed.
18:21:19 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:21:19 INFO  : 'catch {psu_protection}' command is executed.
18:21:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:21:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:21:20 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
18:21:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:21:20 INFO  : 'con' command is executed.
18:21:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:21:20 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
18:54:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1602003257000,  Project:1601999334000
18:54:21 INFO  : Project minitest1_HW's source hardware specification located at /home/kidre/Scaricati/minitest_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:54:36 INFO  : Copied contents of /home/kidre/Scaricati/minitest_wrapper.hdf into /minitest1_HW/system.hdf.
18:54:36 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:54:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:54:36 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:54:43 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:54:43 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:54:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:54:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:54:48 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:54:48 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:54:48 INFO  : Project minitest1_HW's source hardware specification location will not be monitored anymore.
18:54:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:55:56 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:55:56 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:55:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:01 INFO  : Disconnected from the channel tcfchan#7.
18:56:05 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:05 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:22 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:22 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:23 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File
ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:23 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:29 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:29 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:29 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:29 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:29 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:29 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:29 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:29 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:29 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:29 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:29 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:29 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:30 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:30 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:45 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:45 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:46 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:46 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:49 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:49 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:49 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:49 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:50 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:50 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:50 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:50 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:57 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:57 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:57 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:57 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:57 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:57 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:56:57 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:56:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:56:57 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:57:04 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:57:04 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:57:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:57:04 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:57:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:57:04 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:57:05 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:57:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:57:05 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:57:27 INFO  : Registering command handlers for SDK TCF services
18:57:28 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
18:57:30 INFO  : XSCT server has started successfully.
18:57:31 INFO  : Successfully done setting XSCT server connection channel  
18:57:31 INFO  : Successfully done setting SDK workspace  
18:57:31 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
18:57:31 INFO  : Checking for hwspec changes in the project clk_err.
18:57:46 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:57:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:57:46 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:57:46 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:57:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:57:46 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:57:50 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:57:50 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:57:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:57:59 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:57:59 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:57:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:58:00 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:58:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:58:00 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:58:00 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:58:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:58:00 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:58:00 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:58:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:58:00 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:58:00 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:58:00 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:58:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:58:01 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:58:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:58:01 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:58:03 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:58:03 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:58:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:58:03 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:58:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:58:03 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:58:04 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:58:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:58:04 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:58:34 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:58:34 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:58:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:58:34 INFO  : Project minitest1_HW's source hardware specification location will not be monitored anymore.
18:58:34 INFO  : The new hardware specification file contains the same information as the current specification file. No changes were done to the workspace.
18:58:40 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:58:40 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:58:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:58:41 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:58:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:58:41 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:58:41 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:58:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:58:41 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:58:52 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:58:52 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:58:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:59:58 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:59:58 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:59:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:59:58 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:59:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:59:58 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:59:58 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

18:59:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

18:59:58 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:00:14 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

19:00:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:00:14 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:00:26 ERROR : (XSDB Server)ERROR: [HDF 64-4] /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf is not valid Hardware Handoff File

19:00:26 ERROR : Failed to openhw "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/minitest1_HW/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:00:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:01:09 INFO  : Project 'sa2' created. You can now create BSPs and application projects targeting this hardware platform.
19:04:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:04:01 INFO  : 'jtag frequency' command is executed.
19:04:01 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:04:01 INFO  : Context for 'APU' is selected.
19:04:02 INFO  : System reset is completed.
19:04:05 INFO  : 'after 3000' command is executed.
19:04:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
19:04:08 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/minitest_wrapper.bit"
19:04:08 INFO  : Context for 'APU' is selected.
19:04:09 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/system.hdf'.
19:04:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:09 INFO  : Context for 'APU' is selected.
19:04:09 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/psu_init.tcl' is done.
19:04:10 INFO  : 'psu_init' command is executed.
19:04:11 INFO  : 'after 1000' command is executed.
19:04:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:04:12 INFO  : 'after 1000' command is executed.
19:04:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:04:12 INFO  : 'catch {psu_protection}' command is executed.
19:04:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:04:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:04:13 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2_sw/Debug/sa2_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
19:04:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2_sw/Debug/sa2_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:04:13 INFO  : 'con' command is executed.
19:04:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

19:04:13 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/sa2_sw.elf_on_local.tcl'
19:05:00 INFO  : Disconnected from the channel tcfchan#1.
14:21:22 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
14:21:23 INFO  : XSCT server has started successfully.
14:21:23 INFO  : Successfully done setting XSCT server connection channel  
14:21:23 INFO  : Successfully done setting SDK workspace  
14:21:32 INFO  : Registering command handlers for SDK TCF services
14:21:32 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
14:21:33 INFO  : Checking for hwspec changes in the project clk_err.
15:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:44 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:26:44 INFO  : 'jtag frequency' command is executed.
15:26:44 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:26:44 INFO  : Context for 'APU' is selected.
15:26:45 INFO  : System reset is completed.
15:26:48 INFO  : 'after 3000' command is executed.
15:26:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:26:52 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/minitest_wrapper.bit"
15:26:52 INFO  : Context for 'APU' is selected.
15:26:52 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/system.hdf'.
15:26:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:52 INFO  : Context for 'APU' is selected.
15:26:52 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/psu_init.tcl' is done.
15:26:53 INFO  : 'psu_init' command is executed.
15:26:54 INFO  : 'after 1000' command is executed.
15:26:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:26:55 INFO  : 'after 1000' command is executed.
15:26:55 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:26:55 INFO  : 'catch {psu_protection}' command is executed.
15:26:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:56 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2_sw/Debug/sa2_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2_sw/Debug/sa2_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:56 INFO  : 'con' command is executed.
15:26:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:26:56 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/sa2_sw.elf_on_local.tcl'
15:28:51 INFO  : Disconnected from the channel tcfchan#1.
15:28:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:29:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:13 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  5927 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:29:13 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:29:15 INFO  : XSCT server has started successfully.
15:29:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:29:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:29 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:29:29 INFO  : 'jtag frequency' command is executed.
15:29:29 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:29:29 INFO  : Context for 'APU' is selected.
15:29:30 INFO  : System reset is completed.
15:29:33 INFO  : 'after 3000' command is executed.
15:29:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:29:36 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/minitest_wrapper.bit"
15:29:36 INFO  : Context for 'APU' is selected.
15:29:36 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/system.hdf'.
15:29:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:36 INFO  : Context for 'APU' is selected.
15:29:36 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/psu_init.tcl' is done.
15:29:37 INFO  : 'psu_init' command is executed.
15:29:38 INFO  : 'after 1000' command is executed.
15:29:38 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:29:39 INFO  : 'after 1000' command is executed.
15:29:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:29:39 INFO  : 'catch {psu_protection}' command is executed.
15:29:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:29:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:29:40 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2_sw/Debug/sa2_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:29:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2_sw/Debug/sa2_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:29:40 INFO  : 'con' command is executed.
15:29:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:29:40 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/sa2_sw.elf_on_local.tcl'
15:30:09 INFO  : Disconnected from the channel tcfchan#1.
15:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:30:12 INFO  : 'jtag frequency' command is executed.
15:30:12 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:30:12 INFO  : Context for 'APU' is selected.
15:30:12 INFO  : System reset is completed.
15:30:15 INFO  : 'after 3000' command is executed.
15:30:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:30:20 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
15:30:20 INFO  : Context for 'APU' is selected.
15:30:20 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
15:30:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:20 INFO  : Context for 'APU' is selected.
15:30:20 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
15:30:21 INFO  : 'psu_init' command is executed.
15:30:22 INFO  : 'after 1000' command is executed.
15:30:22 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:30:23 INFO  : 'after 1000' command is executed.
15:30:23 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:30:23 INFO  : 'catch {psu_protection}' command is executed.
15:30:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:30:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:30:24 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:30:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:30:24 INFO  : 'con' command is executed.
15:30:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:30:24 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
15:30:43 INFO  : Disconnected from the channel tcfchan#2.
15:30:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:50 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  8988 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

15:30:50 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:30:51 INFO  : XSCT server has started successfully.
15:30:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:30:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:04 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:31:04 INFO  : 'jtag frequency' command is executed.
15:31:04 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:31:04 INFO  : Context for 'APU' is selected.
15:31:05 INFO  : System reset is completed.
15:31:08 INFO  : 'after 3000' command is executed.
15:31:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:31:11 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/minitest_wrapper.bit"
15:31:11 INFO  : Context for 'APU' is selected.
15:31:11 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/system.hdf'.
15:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:11 INFO  : Context for 'APU' is selected.
15:31:11 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/psu_init.tcl' is done.
15:31:12 INFO  : 'psu_init' command is executed.
15:31:13 INFO  : 'after 1000' command is executed.
15:31:13 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:31:14 INFO  : 'after 1000' command is executed.
15:31:14 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:31:14 INFO  : 'catch {psu_protection}' command is executed.
15:31:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:15 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2_sw/Debug/sa2_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2_sw/Debug/sa2_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:15 INFO  : 'con' command is executed.
15:31:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:31:15 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/sa2_sw.elf_on_local.tcl'
15:32:48 INFO  : Disconnected from the channel tcfchan#1.
15:32:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:32:56 INFO  : 'jtag frequency' command is executed.
15:32:56 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:32:56 INFO  : Context for 'APU' is selected.
15:32:57 INFO  : System reset is completed.
15:33:00 INFO  : 'after 3000' command is executed.
15:33:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:33:03 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
15:33:03 INFO  : Context for 'APU' is selected.
15:33:04 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
15:33:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:04 INFO  : Context for 'APU' is selected.
15:33:04 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
15:33:05 INFO  : 'psu_init' command is executed.
15:33:06 INFO  : 'after 1000' command is executed.
15:33:06 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:33:07 INFO  : 'after 1000' command is executed.
15:33:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:33:07 INFO  : 'catch {psu_protection}' command is executed.
15:33:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:08 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:08 INFO  : 'con' command is executed.
15:33:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:33:08 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
15:40:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1602078031000,  Project:1602003592000
15:40:31 INFO  : Project sa2's source hardware specification located at /home/kidre/Scaricati/minitest_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:40:40 INFO  : Copied contents of /home/kidre/Scaricati/minitest_wrapper.hdf into /sa2/system.hdf.
15:40:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:40:53 INFO  : 
15:40:53 INFO  : Updating hardware inferred compiler options for sa2_sw.
15:40:53 INFO  : Clearing existing target manager status.
15:40:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:40:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:41:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1602078037000,  Project:1602078033000
15:41:00 INFO  : Project sa2's source hardware specification located at /home/kidre/Scaricati/minitest_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:41:09 INFO  : Copied contents of /home/kidre/Scaricati/minitest_wrapper.hdf into /sa2/system.hdf.
15:41:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:41:22 INFO  : 
15:41:23 INFO  : Updating hardware inferred compiler options for sa2_sw.
15:41:23 INFO  : Clearing existing target manager status.
15:41:23 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:41:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:43:22 INFO  : Disconnected from the channel tcfchan#2.
15:43:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:43:24 INFO  : 'jtag frequency' command is executed.
15:43:24 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:43:24 INFO  : Context for 'APU' is selected.
15:43:25 INFO  : System reset is completed.
15:43:28 INFO  : 'after 3000' command is executed.
15:43:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:43:33 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/minitest_wrapper.bit"
15:43:33 INFO  : Context for 'APU' is selected.
15:43:33 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/system.hdf'.
15:43:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:33 INFO  : Context for 'APU' is selected.
15:43:33 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/psu_init.tcl' is done.
15:43:34 INFO  : 'psu_init' command is executed.
15:43:35 INFO  : 'after 1000' command is executed.
15:43:35 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:43:36 INFO  : 'after 1000' command is executed.
15:43:36 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:43:36 INFO  : 'catch {psu_protection}' command is executed.
15:43:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:43:37 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2_sw/Debug/sa2_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:43:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2_sw/Debug/sa2_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:37 INFO  : 'con' command is executed.
15:43:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:43:37 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/sa2_sw.elf_on_local.tcl'
15:46:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1602078364000,  Project:1602078037000
15:46:05 INFO  : Project sa2's source hardware specification located at /home/kidre/Scaricati/minitest_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:46:08 INFO  : Project sa2's source hardware specification location will not be monitored anymore.
15:47:04 INFO  : Project 'prova_ult' created. You can now create BSPs and application projects targeting this hardware platform.
15:52:18 INFO  : Disconnected from the channel tcfchan#3.
15:52:35 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:52:36 INFO  : XSCT server has started successfully.
15:52:36 INFO  : Successfully done setting XSCT server connection channel  
15:52:36 INFO  : Successfully done setting SDK workspace  
15:52:45 INFO  : Registering command handlers for SDK TCF services
15:52:45 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/design_2_wrapper.hdf.
15:52:46 INFO  : Checking for hwspec changes in the project clk_err.
15:53:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:53:55 INFO  : 'jtag frequency' command is executed.
15:53:55 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:53:55 INFO  : Context for 'APU' is selected.
15:53:56 INFO  : System reset is completed.
15:53:59 INFO  : 'after 3000' command is executed.
15:53:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:54:02 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/minitest_wrapper.bit"
15:54:02 INFO  : Context for 'APU' is selected.
15:54:02 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/system.hdf'.
15:54:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:02 INFO  : Context for 'APU' is selected.
15:54:02 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/psu_init.tcl' is done.
15:54:03 INFO  : 'psu_init' command is executed.
15:54:04 INFO  : 'after 1000' command is executed.
15:54:04 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:54:05 INFO  : 'after 1000' command is executed.
15:54:05 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:54:05 INFO  : 'catch {psu_protection}' command is executed.
15:54:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:54:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:54:06 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2_sw/Debug/sa2_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:54:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sa2_sw/Debug/sa2_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:54:06 INFO  : 'con' command is executed.
15:54:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:54:06 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/sa2_sw.elf_on_local.tcl'
15:54:32 INFO  : Disconnected from the channel tcfchan#1.
15:54:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:34 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:54:34 INFO  : 'jtag frequency' command is executed.
15:54:34 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:54:34 INFO  : Context for 'APU' is selected.
15:54:35 INFO  : System reset is completed.
15:54:38 INFO  : 'after 3000' command is executed.
15:54:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:54:43 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_ult/minitest_wrapper.bit"
15:54:43 INFO  : Context for 'APU' is selected.
15:54:44 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_ult/system.hdf'.
15:54:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:44 INFO  : Context for 'APU' is selected.
15:54:44 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_ult/psu_init.tcl' is done.
15:54:45 INFO  : 'psu_init' command is executed.
15:54:46 INFO  : 'after 1000' command is executed.
15:54:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:54:47 INFO  : 'after 1000' command is executed.
15:54:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:54:47 INFO  : 'catch {psu_protection}' command is executed.
15:54:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:54:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:54:47 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_ult_SW/Debug/prova_ult_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
15:54:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_ult/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_ult/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_ult/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_ult_SW/Debug/prova_ult_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:54:47 INFO  : 'con' command is executed.
15:54:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:54:47 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:25:48 ERROR : (XSDB Server)Chiusura

19:07:33 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
19:07:35 INFO  : XSCT server has started successfully.
19:07:35 INFO  : Successfully done setting XSCT server connection channel  
19:07:44 INFO  : Successfully done setting SDK workspace  
19:07:48 INFO  : Registering command handlers for SDK TCF services
19:07:49 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper.hdf.
19:11:06 INFO  : Example project ma_bsp_0_xaxidma_example_simple_poll_1 has been created successfully.
15:01:49 INFO  : Registering command handlers for SDK TCF services
15:01:50 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:01:52 INFO  : XSCT server has started successfully.
15:01:52 INFO  : Successfully done setting XSCT server connection channel  
15:01:52 INFO  : Successfully done setting SDK workspace  
15:01:52 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper.hdf.
15:01:52 INFO  : Checking for hwspec changes in the project ma_wrapper_hw_platform_0.
16:22:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1602166876000,  Project:1602090406000
16:22:42 INFO  : Project ma_wrapper_hw_platform_0's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:22:45 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper.hdf into /ma_wrapper_hw_platform_0/system.hdf.
16:23:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:23:05 INFO  : 
16:23:06 INFO  : Updating hardware inferred compiler options for ma_bsp_0_xaxidma_example_simple_poll_1.
16:23:06 INFO  : Clearing existing target manager status.
16:23:06 INFO  : Closing and re-opening the MSS file of ther project ma_bsp_0
16:23:06 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:23:07 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:32:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:32:35 INFO  : 'jtag frequency' command is executed.
16:32:35 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:32:35 INFO  : Context for 'APU' is selected.
16:32:36 INFO  : System reset is completed.
16:32:39 INFO  : 'after 3000' command is executed.
16:32:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:32:43 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/ma_wrapper.bit"
16:32:43 INFO  : Context for 'APU' is selected.
16:32:43 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf'.
16:32:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:43 INFO  : Context for 'APU' is selected.
16:32:43 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl' is done.
16:32:44 INFO  : 'psu_init' command is executed.
16:32:45 INFO  : 'after 1000' command is executed.
16:32:45 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:32:46 INFO  : 'after 1000' command is executed.
16:32:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:32:46 INFO  : 'catch {psu_protection}' command is executed.
16:32:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:47 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/ma_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:47 INFO  : 'con' command is executed.
16:32:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:32:47 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/dma(1).tcl'
16:34:25 INFO  : Disconnected from the channel tcfchan#1.
16:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:27 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:34:27 INFO  : 'jtag frequency' command is executed.
16:34:27 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:34:27 INFO  : Context for 'APU' is selected.
16:34:28 INFO  : System reset is completed.
16:34:31 INFO  : 'after 3000' command is executed.
16:34:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:34:34 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
16:34:34 INFO  : Context for 'APU' is selected.
16:34:35 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
16:34:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:35 INFO  : Context for 'APU' is selected.
16:34:35 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
16:34:36 INFO  : 'psu_init' command is executed.
16:34:37 INFO  : 'after 1000' command is executed.
16:34:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:34:38 INFO  : 'after 1000' command is executed.
16:34:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:34:38 INFO  : 'catch {psu_protection}' command is executed.
16:34:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:34:39 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:34:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:39 INFO  : 'con' command is executed.
16:34:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:34:39 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
16:38:15 INFO  : Disconnected from the channel tcfchan#2.
16:38:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:24 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.1/bin/loader: riga 194:  3929 Errore di segmentazione (core dump creato) "$RDI_PROG" "$@"

16:38:24 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:38:26 INFO  : XSCT server has started successfully.
16:38:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:38:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:38:46 INFO  : 'jtag frequency' command is executed.
16:38:46 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:38:46 INFO  : Context for 'APU' is selected.
16:38:47 INFO  : System reset is completed.
16:38:50 INFO  : 'after 3000' command is executed.
16:38:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:38:55 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit"
16:38:55 INFO  : Context for 'APU' is selected.
16:38:56 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf'.
16:38:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:56 INFO  : Context for 'APU' is selected.
16:38:56 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl' is done.
16:38:57 INFO  : 'psu_init' command is executed.
16:38:58 INFO  : 'after 1000' command is executed.
16:38:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:38:59 INFO  : 'after 1000' command is executed.
16:38:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:38:59 INFO  : 'catch {psu_protection}' command is executed.
16:38:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:38:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:39:00 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf' is downloaded to processor 'psu_cortexa53_0'.
16:39:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clk_err/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/clr_err_SW/Debug/clr_err_SW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:39:00 INFO  : 'con' command is executed.
16:39:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:39:00 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/clr_err_sw.elf_on_local.tcl'
16:40:34 INFO  : Disconnected from the channel tcfchan#1.
16:40:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:40:42 INFO  : 'jtag frequency' command is executed.
16:40:42 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:40:42 INFO  : Context for 'APU' is selected.
16:40:43 INFO  : System reset is completed.
16:40:46 INFO  : 'after 3000' command is executed.
16:40:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:40:51 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/ma_wrapper.bit"
16:40:51 INFO  : Context for 'APU' is selected.
16:40:51 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf'.
16:40:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:51 INFO  : Context for 'APU' is selected.
16:40:51 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl' is done.
16:40:52 INFO  : 'psu_init' command is executed.
16:40:53 INFO  : 'after 1000' command is executed.
16:40:53 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:40:54 INFO  : 'after 1000' command is executed.
16:40:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:40:54 INFO  : 'catch {psu_protection}' command is executed.
16:40:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:40:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:40:55 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:40:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/ma_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:40:55 INFO  : 'con' command is executed.
16:40:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:40:55 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/dma(1).tcl'
18:26:59 INFO  : Registering command handlers for SDK TCF services
18:27:00 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
18:27:02 INFO  : XSCT server has started successfully.
18:27:02 INFO  : Successfully done setting XSCT server connection channel  
18:27:02 INFO  : Successfully done setting SDK workspace  
18:27:02 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper.hdf.
18:27:02 INFO  : Checking for hwspec changes in the project ma_wrapper_hw_platform_0.
18:27:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1602174222000,  Project:1602166876000
18:27:15 INFO  : The hardware specification for project 'ma_wrapper_hw_platform_0' is different from /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper.hdf.
18:27:20 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper.hdf into /ma_wrapper_hw_platform_0/system.hdf.
18:27:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:27:50 INFO  : 
18:27:51 INFO  : Updating hardware inferred compiler options for ma_bsp_0_xaxidma_example_simple_poll_1.
18:27:51 INFO  : Clearing existing target manager status.
18:31:36 INFO  : Registering command handlers for SDK TCF services
18:31:37 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
18:31:39 INFO  : XSCT server has started successfully.
18:31:39 INFO  : Successfully done setting XSCT server connection channel  
18:31:39 INFO  : Successfully done setting SDK workspace  
18:31:39 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper.hdf.
18:31:39 INFO  : Checking for hwspec changes in the project ma_wrapper_hw_platform_0.
18:33:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:33:30 INFO  : 'jtag frequency' command is executed.
18:33:30 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:33:30 INFO  : Context for 'APU' is selected.
18:33:31 INFO  : System reset is completed.
18:33:34 INFO  : 'after 3000' command is executed.
18:33:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:33:37 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/ma_wrapper.bit"
18:33:37 INFO  : Context for 'APU' is selected.
18:33:37 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf'.
18:33:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:38 INFO  : Context for 'APU' is selected.
18:33:38 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl' is done.
18:33:38 INFO  : 'psu_init' command is executed.
18:33:39 INFO  : 'after 1000' command is executed.
18:33:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:33:40 INFO  : 'after 1000' command is executed.
18:33:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:33:40 INFO  : 'catch {psu_protection}' command is executed.
18:33:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:33:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:33:41 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf' is downloaded to processor 'psu_cortexa53_0'.
18:33:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/ma_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:33:41 INFO  : 'con' command is executed.
18:33:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:33:41 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/dma.tcl'
18:34:10 INFO  : Disconnected from the channel tcfchan#1.
18:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:34:12 INFO  : 'jtag frequency' command is executed.
18:34:12 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:34:12 INFO  : Context for 'APU' is selected.
18:34:12 INFO  : System reset is completed.
18:34:15 INFO  : 'after 3000' command is executed.
18:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:34:21 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/ma_wrapper.bit"
18:34:21 INFO  : Context for 'APU' is selected.
18:34:21 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf'.
18:34:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:21 INFO  : Context for 'APU' is selected.
18:34:21 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl' is done.
18:34:22 INFO  : 'psu_init' command is executed.
18:34:23 INFO  : 'after 1000' command is executed.
18:34:23 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:34:24 INFO  : 'after 1000' command is executed.
18:34:24 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:34:24 INFO  : 'catch {psu_protection}' command is executed.
18:34:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:34:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:34:24 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf' is downloaded to processor 'psu_cortexa53_0'.
18:34:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/ma_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:34:25 INFO  : 'con' command is executed.
18:34:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:34:25 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/dma.tcl'
18:36:14 INFO  : Disconnected from the channel tcfchan#2.
18:36:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:15 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:36:15 INFO  : 'jtag frequency' command is executed.
18:36:15 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:36:15 INFO  : Context for 'APU' is selected.
18:36:16 INFO  : System reset is completed.
18:36:19 INFO  : 'after 3000' command is executed.
18:36:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:36:24 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/ma_wrapper.bit"
18:36:24 INFO  : Context for 'APU' is selected.
18:36:24 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf'.
18:36:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:24 INFO  : Context for 'APU' is selected.
18:36:24 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl' is done.
18:36:25 INFO  : 'psu_init' command is executed.
18:36:26 INFO  : 'after 1000' command is executed.
18:36:26 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:36:27 INFO  : 'after 1000' command is executed.
18:36:27 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:36:27 INFO  : 'catch {psu_protection}' command is executed.
18:36:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:36:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:36:28 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf' is downloaded to processor 'psu_cortexa53_0'.
18:36:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/ma_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:36:28 INFO  : 'con' command is executed.
18:36:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:36:28 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/dma.tcl'
18:36:50 INFO  : Disconnected from the channel tcfchan#3.
18:36:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:37:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:37:07 INFO  : 'jtag frequency' command is executed.
18:37:07 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:37:07 INFO  : Context for 'APU' is selected.
18:37:08 INFO  : System reset is completed.
18:37:11 INFO  : 'after 3000' command is executed.
18:37:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:37:15 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/ma_wrapper.bit"
18:37:15 INFO  : Context for 'APU' is selected.
18:37:15 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf'.
18:37:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:15 INFO  : Context for 'APU' is selected.
18:37:15 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl' is done.
18:37:16 INFO  : 'psu_init' command is executed.
18:37:17 INFO  : 'after 1000' command is executed.
18:37:17 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:37:18 INFO  : 'after 1000' command is executed.
18:37:18 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:37:18 INFO  : 'catch {psu_protection}' command is executed.
18:37:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:37:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:37:19 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf' is downloaded to processor 'psu_cortexa53_0'.
18:37:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/ma_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:37:19 INFO  : 'con' command is executed.
18:37:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:37:19 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/dma.tcl'
18:37:39 INFO  : Disconnected from the channel tcfchan#4.
18:37:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:40 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:37:40 INFO  : 'jtag frequency' command is executed.
18:37:40 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:37:41 INFO  : Context for 'APU' is selected.
18:37:41 INFO  : System reset is completed.
18:37:44 INFO  : 'after 3000' command is executed.
18:37:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:37:49 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/ma_wrapper.bit"
18:37:49 INFO  : Context for 'APU' is selected.
18:37:49 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf'.
18:37:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:49 INFO  : Context for 'APU' is selected.
18:37:49 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl' is done.
18:37:50 INFO  : 'psu_init' command is executed.
18:37:51 INFO  : 'after 1000' command is executed.
18:37:51 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:37:52 INFO  : 'after 1000' command is executed.
18:37:52 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:37:52 INFO  : 'catch {psu_protection}' command is executed.
18:37:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:37:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:37:53 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf' is downloaded to processor 'psu_cortexa53_0'.
18:37:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/ma_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:37:53 INFO  : 'con' command is executed.
18:37:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:37:53 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/dma.tcl'
19:05:27 WARN  : xsct server communication channel is not established.
19:05:27 ERROR : (XSDB Server)Terminato

15:34:45 INFO  : Registering command handlers for SDK TCF services
15:34:46 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:34:48 INFO  : XSCT server has started successfully.
15:34:48 INFO  : Successfully done setting XSCT server connection channel  
15:34:48 INFO  : Successfully done setting SDK workspace  
15:34:48 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_wrapper.hdf.
15:35:56 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:35:57 INFO  : XSCT server has started successfully.
15:35:57 INFO  : Successfully done setting XSCT server connection channel  
15:36:03 INFO  : Successfully done setting SDK workspace  
15:36:07 INFO  : Registering command handlers for SDK TCF services
15:36:08 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_wrapper.hdf.
15:36:09 INFO  : Checking for hwspec changes in the project memcp_wrapper_hw_platform_0.
15:37:38 INFO  : Project 'memcp_hw' created. You can now create BSPs and application projects targeting this hardware platform.
15:51:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:51:21 INFO  : 'jtag frequency' command is executed.
15:51:21 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:51:21 INFO  : Context for 'APU' is selected.
15:51:22 INFO  : System reset is completed.
15:51:25 INFO  : 'after 3000' command is executed.
15:51:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:51:31 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/memcp_wrapper.bit"
15:51:31 INFO  : Context for 'APU' is selected.
15:51:31 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/system.hdf'.
15:51:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:31 INFO  : Context for 'APU' is selected.
15:51:31 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/psu_init.tcl' is done.
15:51:32 INFO  : 'psu_init' command is executed.
15:51:33 INFO  : 'after 1000' command is executed.
15:51:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:51:34 INFO  : 'after 1000' command is executed.
15:51:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:51:34 INFO  : 'catch {psu_protection}' command is executed.
15:51:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:51:35 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_sw/Debug/memcp_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:51:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/memcp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_sw/Debug/memcp_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:35 INFO  : 'con' command is executed.
15:51:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:51:35 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:11:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1602252362000,  Project:1602250243000
16:11:36 INFO  : Project memcp_hw's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:11:41 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_wrapper.hdf into /memcp_hw/system.hdf.
16:11:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:11:57 INFO  : 
16:11:58 INFO  : Updating hardware inferred compiler options for memcp_sw.
16:11:58 INFO  : Clearing existing target manager status.
16:11:58 INFO  : Closing and re-opening the MSS file of ther project memcp_bsp_0
16:12:00 INFO  : Closing and re-opening the MSS file of ther project memcp_bsp_0
16:12:01 INFO  : Closing and re-opening the MSS file of ther project memcp_bsp_0
16:12:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:12:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:12:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1602252362000,  Project:1602250243000
16:12:02 INFO  : Project memcp_wrapper_hw_platform_0's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:12:17 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_wrapper.hdf into /memcp_wrapper_hw_platform_0/system.hdf.
16:12:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:12:30 INFO  : Clearing existing target manager status.
16:12:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:12:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:13:05 INFO  : Disconnected from the channel tcfchan#1.
16:13:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:13:07 INFO  : 'jtag frequency' command is executed.
16:13:07 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:13:07 INFO  : Context for 'APU' is selected.
16:13:07 INFO  : System reset is completed.
16:13:10 INFO  : 'after 3000' command is executed.
16:13:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:13:16 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/memcp_wrapper.bit"
16:13:16 INFO  : Context for 'APU' is selected.
16:13:16 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/system.hdf'.
16:13:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:16 INFO  : Context for 'APU' is selected.
16:13:16 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/psu_init.tcl' is done.
16:13:17 INFO  : 'psu_init' command is executed.
16:13:18 INFO  : 'after 1000' command is executed.
16:13:18 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:13:19 INFO  : 'after 1000' command is executed.
16:13:19 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:13:19 INFO  : 'catch {psu_protection}' command is executed.
16:13:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:13:19 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_sw/Debug/memcp_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
16:13:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/memcp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_sw/Debug/memcp_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:19 INFO  : 'con' command is executed.
16:13:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:13:19 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:19:33 INFO  : Project 'memcp_pclk_hw' created. You can now create BSPs and application projects targeting this hardware platform.
16:23:16 INFO  : Disconnected from the channel tcfchan#2.
16:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:23:18 INFO  : 'jtag frequency' command is executed.
16:23:18 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:23:18 INFO  : Context for 'APU' is selected.
16:23:18 INFO  : System reset is completed.
16:23:21 INFO  : 'after 3000' command is executed.
16:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:23:28 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_pclk_hw/memcp_wrapper.bit"
16:23:28 INFO  : Context for 'APU' is selected.
16:23:28 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_pclk_hw/system.hdf'.
16:23:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:28 INFO  : Context for 'APU' is selected.
16:23:28 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_pclk_hw/psu_init.tcl' is done.
16:23:29 INFO  : 'psu_init' command is executed.
16:23:30 INFO  : 'after 1000' command is executed.
16:23:30 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:23:31 INFO  : 'after 1000' command is executed.
16:23:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:23:31 INFO  : 'catch {psu_protection}' command is executed.
16:23:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:23:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:23:31 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mem_plck_sw/Debug/mem_plck_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
16:23:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_pclk_hw/memcp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_pclk_hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_pclk_hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mem_plck_sw/Debug/mem_plck_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:23:31 INFO  : 'con' command is executed.
16:23:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:23:31 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/_mem_plck_sw.elf_on_local.tcl'
16:24:22 INFO  : Disconnected from the channel tcfchan#3.
17:00:00 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
17:00:01 INFO  : XSCT server has started successfully.
17:00:01 INFO  : Successfully done setting XSCT server connection channel  
17:00:01 INFO  : Successfully done setting SDK workspace  
17:00:10 INFO  : Registering command handlers for SDK TCF services
17:00:10 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_wrapper.hdf.
17:00:11 INFO  : Checking for hwspec changes in the project memcp_hw.
17:00:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1602255551000,  Project:1602252362000
17:00:54 INFO  : Project memcp_hw's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:01:01 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_wrapper.hdf into /memcp_hw/system.hdf.
17:01:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:01:12 INFO  : 
17:01:13 INFO  : Updating hardware inferred compiler options for memcp_sw.
17:01:13 INFO  : Clearing existing target manager status.
17:01:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1602255551000,  Project:1602252362000
17:01:18 INFO  : Project memcp_wrapper_hw_platform_0's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:01:20 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_wrapper.hdf into /memcp_wrapper_hw_platform_0/system.hdf.
17:01:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:01:29 INFO  : Clearing existing target manager status.
17:01:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:01:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:02:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:02:35 INFO  : 'jtag frequency' command is executed.
17:02:35 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:02:35 INFO  : Context for 'APU' is selected.
17:02:36 INFO  : System reset is completed.
17:02:39 INFO  : 'after 3000' command is executed.
17:02:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:02:43 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/memcp_wrapper.bit"
17:02:43 INFO  : Context for 'APU' is selected.
17:02:43 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/system.hdf'.
17:02:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:43 INFO  : Context for 'APU' is selected.
17:02:43 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/psu_init.tcl' is done.
17:02:44 INFO  : 'psu_init' command is executed.
17:02:45 INFO  : 'after 1000' command is executed.
17:02:45 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:02:46 INFO  : 'after 1000' command is executed.
17:02:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:02:46 INFO  : 'catch {psu_protection}' command is executed.
17:02:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:02:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:02:46 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_sw/Debug/memcp_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
17:02:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/memcp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_sw/Debug/memcp_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:02:47 INFO  : 'con' command is executed.
17:02:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:02:47 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:56:48 ERROR : (XSDB Server)exit due to repeated abort signals

18:28:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1602260704000,  Project:1602255551000
18:28:22 INFO  : Project memcp_hw's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:28:24 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
18:28:26 INFO  : XSCT server has started successfully.
18:28:33 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_wrapper.hdf into /memcp_hw/system.hdf.
18:28:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:28:46 INFO  : 
18:28:47 INFO  : Updating hardware inferred compiler options for memcp_sw.
18:28:47 INFO  : Clearing existing target manager status.
18:28:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1602260704000,  Project:1602255551000
18:28:52 INFO  : Project memcp_wrapper_hw_platform_0's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:30:15 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_wrapper.hdf into /memcp_wrapper_hw_platform_0/system.hdf.
18:30:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:30:26 INFO  : Clearing existing target manager status.
18:30:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:30:26 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:31:16 WARN  : channel "tcfchan#1" closed
18:31:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:31:18 INFO  : 'jtag frequency' command is executed.
18:31:18 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:31:18 INFO  : Context for 'APU' is selected.
18:31:19 INFO  : System reset is completed.
18:31:22 INFO  : 'after 3000' command is executed.
18:31:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:31:25 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/memcp_wrapper.bit"
18:31:25 INFO  : Context for 'APU' is selected.
18:31:26 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/system.hdf'.
18:31:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:26 INFO  : Context for 'APU' is selected.
18:31:26 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/psu_init.tcl' is done.
18:31:26 INFO  : 'psu_init' command is executed.
18:31:27 INFO  : 'after 1000' command is executed.
18:31:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:31:28 INFO  : 'after 1000' command is executed.
18:31:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:31:29 INFO  : 'catch {psu_protection}' command is executed.
18:31:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:31:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:31:29 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_sw/Debug/memcp_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
18:31:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/memcp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_hw/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/memcp_sw/Debug/memcp_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:31:29 INFO  : 'con' command is executed.
18:31:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:31:29 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:43:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1602261817000,  Project:1602174222000
18:43:37 INFO  : Project ma_wrapper_hw_platform_0's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:43:44 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper.hdf into /ma_wrapper_hw_platform_0/system.hdf.
18:43:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:43:56 INFO  : 
18:43:57 INFO  : Updating hardware inferred compiler options for ma_bsp_0_xaxidma_example_simple_poll_1.
18:43:57 INFO  : Clearing existing target manager status.
18:43:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:43:59 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:45:57 INFO  : Disconnected from the channel tcfchan#1.
18:45:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:45:59 INFO  : 'jtag frequency' command is executed.
18:45:59 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:45:59 INFO  : Context for 'APU' is selected.
18:46:00 INFO  : System reset is completed.
18:46:03 INFO  : 'after 3000' command is executed.
18:46:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:46:07 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/minitest_wrapper.bit"
18:46:07 INFO  : Context for 'APU' is selected.
18:46:07 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf'.
18:46:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:07 INFO  : Context for 'APU' is selected.
18:46:07 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl' is done.
18:46:08 INFO  : 'psu_init' command is executed.
18:46:09 INFO  : 'after 1000' command is executed.
18:46:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:46:10 INFO  : 'after 1000' command is executed.
18:46:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:46:10 INFO  : 'catch {psu_protection}' command is executed.
18:46:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:46:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:46:11 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf' is downloaded to processor 'psu_cortexa53_0'.
18:46:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:46:11 INFO  : 'con' command is executed.
18:46:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:46:11 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ma.tcl'
18:48:12 INFO  : Disconnected from the channel tcfchan#2.
18:48:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:48:13 INFO  : 'jtag frequency' command is executed.
18:48:13 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:48:13 INFO  : Context for 'APU' is selected.
18:48:14 INFO  : System reset is completed.
18:48:17 INFO  : 'after 3000' command is executed.
18:48:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:48:21 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/minitest_wrapper.bit"
18:48:22 INFO  : Context for 'APU' is selected.
18:48:22 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf'.
18:48:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:22 INFO  : Context for 'APU' is selected.
18:48:22 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl' is done.
18:48:22 INFO  : 'psu_init' command is executed.
18:48:23 INFO  : 'after 1000' command is executed.
18:48:23 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:48:24 INFO  : 'after 1000' command is executed.
18:48:24 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:48:24 INFO  : 'catch {psu_protection}' command is executed.
18:48:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:48:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:48:25 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf' is downloaded to processor 'psu_cortexa53_0'.
18:48:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:48:25 INFO  : 'con' command is executed.
18:48:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:48:25 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ma.tcl'
18:50:33 INFO  : Disconnected from the channel tcfchan#3.
18:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:34 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:50:34 INFO  : 'jtag frequency' command is executed.
18:50:34 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:50:34 INFO  : Context for 'APU' is selected.
18:50:35 INFO  : System reset is completed.
18:50:38 INFO  : 'after 3000' command is executed.
18:50:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:50:43 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/minitest_wrapper.bit"
18:50:43 INFO  : Context for 'APU' is selected.
18:50:43 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf'.
18:50:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:43 INFO  : Context for 'APU' is selected.
18:50:43 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl' is done.
18:50:44 INFO  : 'psu_init' command is executed.
18:50:45 INFO  : 'after 1000' command is executed.
18:50:45 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:50:46 INFO  : 'after 1000' command is executed.
18:50:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:50:46 INFO  : 'catch {psu_protection}' command is executed.
18:50:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:50:46 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf' is downloaded to processor 'psu_cortexa53_0'.
18:50:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/ma_bsp_0_xaxidma_example_simple_poll_1/Debug/ma_bsp_0_xaxidma_example_simple_poll_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:46 INFO  : 'con' command is executed.
18:50:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:50:46 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/ma.tcl'
18:52:44 ERROR : (XSDB Server)Terminato

22:32:40 INFO  : Registering command handlers for SDK TCF services
22:32:41 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
22:32:43 INFO  : XSCT server has started successfully.
22:32:44 INFO  : Successfully done setting XSCT server connection channel  
22:32:44 INFO  : Successfully done setting SDK workspace  
22:32:44 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper.hdf.
22:33:50 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
22:33:51 INFO  : XSCT server has started successfully.
22:33:51 INFO  : Successfully done setting XSCT server connection channel  
22:33:58 INFO  : Successfully done setting SDK workspace  
22:34:02 INFO  : Registering command handlers for SDK TCF services
22:34:03 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper.hdf.
22:34:04 INFO  : Checking for hwspec changes in the project prova_gr_wrapper_hw_platform_0.
22:49:30 INFO  : No changes in MSS file content so not generating sources.
22:51:15 INFO  : No changes in MSS file content so not generating sources.
22:58:59 INFO  : Registering command handlers for SDK TCF services
22:59:00 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
22:59:02 INFO  : XSCT server has started successfully.
22:59:02 INFO  : Successfully done setting XSCT server connection channel  
22:59:02 INFO  : Successfully done setting SDK workspace  
22:59:02 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper.hdf.
22:59:02 INFO  : Checking for hwspec changes in the project prova_gr_wrapper_hw_platform_0.
23:01:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:01:01 INFO  : 'jtag frequency' command is executed.
23:01:01 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:01:01 INFO  : Context for 'APU' is selected.
23:01:02 INFO  : System reset is completed.
23:01:05 INFO  : 'after 3000' command is executed.
23:01:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:01:08 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit"
23:01:08 INFO  : Context for 'APU' is selected.
23:01:08 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf'.
23:01:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:08 INFO  : Context for 'APU' is selected.
23:01:08 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl' is done.
23:01:09 INFO  : 'psu_init' command is executed.
23:01:10 INFO  : 'after 1000' command is executed.
23:01:10 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:01:11 INFO  : 'after 1000' command is executed.
23:01:11 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:01:11 INFO  : 'catch {psu_protection}' command is executed.
23:01:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:01:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:01:12 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf' is downloaded to processor 'psu_cortexa53_0'.
23:01:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:01:12 INFO  : 'con' command is executed.
23:01:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:01:12 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
23:05:27 INFO  : Disconnected from the channel tcfchan#1.
23:05:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:05:28 INFO  : 'jtag frequency' command is executed.
23:05:28 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:05:28 INFO  : Context for 'APU' is selected.
23:05:29 INFO  : System reset is completed.
23:05:32 INFO  : 'after 3000' command is executed.
23:05:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:05:35 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit"
23:05:35 INFO  : Context for 'APU' is selected.
23:05:35 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf'.
23:05:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:35 INFO  : Context for 'APU' is selected.
23:05:35 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl' is done.
23:05:36 INFO  : 'psu_init' command is executed.
23:05:37 INFO  : 'after 1000' command is executed.
23:05:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:05:38 INFO  : 'after 1000' command is executed.
23:05:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:05:38 INFO  : 'catch {psu_protection}' command is executed.
23:05:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:05:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:05:39 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf' is downloaded to processor 'psu_cortexa53_0'.
23:05:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:05:39 INFO  : 'con' command is executed.
23:05:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:05:39 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
23:09:42 INFO  : Disconnected from the channel tcfchan#2.
23:09:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:44 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:09:44 INFO  : 'jtag frequency' command is executed.
23:09:44 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:09:44 INFO  : Context for 'APU' is selected.
23:09:44 INFO  : System reset is completed.
23:09:47 INFO  : 'after 3000' command is executed.
23:09:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:09:51 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit"
23:09:51 INFO  : Context for 'APU' is selected.
23:09:51 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf'.
23:09:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:51 INFO  : Context for 'APU' is selected.
23:09:51 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl' is done.
23:09:52 INFO  : 'psu_init' command is executed.
23:09:53 INFO  : 'after 1000' command is executed.
23:09:53 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:09:54 INFO  : 'after 1000' command is executed.
23:09:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:09:54 INFO  : 'catch {psu_protection}' command is executed.
23:09:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:09:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:09:54 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf' is downloaded to processor 'psu_cortexa53_0'.
23:09:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:09:55 INFO  : 'con' command is executed.
23:09:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:09:55 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
23:11:26 INFO  : Disconnected from the channel tcfchan#3.
23:11:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:27 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:11:27 INFO  : 'jtag frequency' command is executed.
23:11:27 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:11:27 INFO  : Context for 'APU' is selected.
23:11:28 INFO  : System reset is completed.
23:11:31 INFO  : 'after 3000' command is executed.
23:11:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:11:36 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit"
23:11:36 INFO  : Context for 'APU' is selected.
23:11:36 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf'.
23:11:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:36 INFO  : Context for 'APU' is selected.
23:11:36 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl' is done.
23:11:37 INFO  : 'psu_init' command is executed.
23:11:38 INFO  : 'after 1000' command is executed.
23:11:38 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:11:39 INFO  : 'after 1000' command is executed.
23:11:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:11:39 INFO  : 'catch {psu_protection}' command is executed.
23:11:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:11:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:11:40 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf' is downloaded to processor 'psu_cortexa53_0'.
23:11:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:11:40 INFO  : 'con' command is executed.
23:11:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:11:40 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
23:15:36 INFO  : Disconnected from the channel tcfchan#4.
23:15:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:15:37 INFO  : 'jtag frequency' command is executed.
23:15:37 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:15:37 INFO  : Context for 'APU' is selected.
23:15:38 INFO  : System reset is completed.
23:15:41 INFO  : 'after 3000' command is executed.
23:15:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:15:45 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit"
23:15:45 INFO  : Context for 'APU' is selected.
23:15:45 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf'.
23:15:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:45 INFO  : Context for 'APU' is selected.
23:15:45 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl' is done.
23:15:46 INFO  : 'psu_init' command is executed.
23:15:47 INFO  : 'after 1000' command is executed.
23:15:47 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:15:48 INFO  : 'after 1000' command is executed.
23:15:48 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:15:48 INFO  : 'catch {psu_protection}' command is executed.
23:15:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:15:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:15:49 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf' is downloaded to processor 'psu_cortexa53_0'.
23:15:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:15:49 INFO  : 'con' command is executed.
23:15:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:15:49 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
23:25:17 INFO  : Disconnected from the channel tcfchan#5.
23:25:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:25:18 INFO  : 'jtag frequency' command is executed.
23:25:18 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:25:18 INFO  : Context for 'APU' is selected.
23:25:19 INFO  : System reset is completed.
23:25:22 INFO  : 'after 3000' command is executed.
23:25:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:25:25 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit"
23:25:25 INFO  : Context for 'APU' is selected.
23:25:25 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf'.
23:25:25 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:25 INFO  : Context for 'APU' is selected.
23:25:25 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl' is done.
23:25:26 INFO  : 'psu_init' command is executed.
23:25:27 INFO  : 'after 1000' command is executed.
23:25:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:25:28 INFO  : 'after 1000' command is executed.
23:25:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:25:28 INFO  : 'catch {psu_protection}' command is executed.
23:25:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:25:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:25:29 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf' is downloaded to processor 'psu_cortexa53_0'.
23:25:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:25:29 INFO  : 'con' command is executed.
23:25:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:25:29 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
23:30:46 INFO  : Disconnected from the channel tcfchan#6.
23:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:30:47 INFO  : 'jtag frequency' command is executed.
23:30:47 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:30:47 INFO  : Context for 'APU' is selected.
23:30:48 INFO  : System reset is completed.
23:30:51 INFO  : 'after 3000' command is executed.
23:30:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:30:57 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit"
23:30:57 INFO  : Context for 'APU' is selected.
23:30:57 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf'.
23:30:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:57 INFO  : Context for 'APU' is selected.
23:30:57 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl' is done.
23:30:58 INFO  : 'psu_init' command is executed.
23:30:59 INFO  : 'after 1000' command is executed.
23:30:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:31:00 INFO  : 'after 1000' command is executed.
23:31:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:31:00 INFO  : 'catch {psu_protection}' command is executed.
23:31:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:31:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:31:00 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf' is downloaded to processor 'psu_cortexa53_0'.
23:31:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:31:01 INFO  : 'con' command is executed.
23:31:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:31:01 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
23:40:20 INFO  : Disconnected from the channel tcfchan#7.
23:40:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:40:21 INFO  : 'jtag frequency' command is executed.
23:40:21 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:40:21 INFO  : Context for 'APU' is selected.
23:40:22 INFO  : System reset is completed.
23:40:25 INFO  : 'after 3000' command is executed.
23:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:40:28 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit"
23:40:28 INFO  : Context for 'APU' is selected.
23:40:28 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf'.
23:40:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:28 INFO  : Context for 'APU' is selected.
23:40:28 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl' is done.
23:40:29 INFO  : 'psu_init' command is executed.
23:40:30 INFO  : 'after 1000' command is executed.
23:40:30 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:40:31 INFO  : 'after 1000' command is executed.
23:40:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:40:31 INFO  : 'catch {psu_protection}' command is executed.
23:40:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:40:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:40:32 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf' is downloaded to processor 'psu_cortexa53_0'.
23:40:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:40:32 INFO  : 'con' command is executed.
23:40:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:40:32 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
23:56:09 ERROR : (XSDB Server)Terminato

15:22:33 INFO  : Registering command handlers for SDK TCF services
15:22:34 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
15:22:36 INFO  : XSCT server has started successfully.
15:22:36 INFO  : Successfully done setting XSCT server connection channel  
15:22:36 INFO  : Successfully done setting SDK workspace  
15:22:36 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper.hdf.
15:22:36 INFO  : Checking for hwspec changes in the project prova_gr_wrapper_hw_platform_0.
16:58:32 INFO  : Registering command handlers for SDK TCF services
16:58:32 INFO  : Launching XSCT server: xsct -n -interactive /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/temp_xsdb_launch_script.tcl
16:58:35 INFO  : XSCT server has started successfully.
16:58:35 INFO  : Successfully done setting XSCT server connection channel  
16:58:35 INFO  : Successfully done setting SDK workspace  
16:58:35 INFO  : Processing command line option -hwspec /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper.hdf.
16:58:35 INFO  : Checking for hwspec changes in the project prova_gr_wrapper_hw_platform_0.
17:00:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:51 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:00:51 INFO  : 'jtag frequency' command is executed.
17:00:51 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:00:51 INFO  : Context for 'APU' is selected.
17:00:51 INFO  : System reset is completed.
17:00:54 INFO  : 'after 3000' command is executed.
17:00:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:01:00 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit"
17:01:00 INFO  : Context for 'APU' is selected.
17:01:00 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf'.
17:01:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:00 INFO  : Context for 'APU' is selected.
17:01:00 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl' is done.
17:01:01 INFO  : 'psu_init' command is executed.
17:01:02 INFO  : 'after 1000' command is executed.
17:01:02 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:01:03 INFO  : 'after 1000' command is executed.
17:01:03 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:01:03 INFO  : 'catch {psu_protection}' command is executed.
17:01:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:01:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:01:04 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf' is downloaded to processor 'psu_cortexa53_0'.
17:01:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:01:04 INFO  : 'con' command is executed.
17:01:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:01:04 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
17:03:01 INFO  : Disconnected from the channel tcfchan#1.
17:03:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:02 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:03:02 INFO  : 'jtag frequency' command is executed.
17:03:02 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:03:02 INFO  : Context for 'APU' is selected.
17:03:03 INFO  : System reset is completed.
17:03:06 INFO  : 'after 3000' command is executed.
17:03:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:03:09 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit"
17:03:09 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"". available targets:
  1* PS TAP
     2  PMU
     3  PL
  4  PSU
     5  RPU (Reset)
        6  Cortex-R5 #0 (RPU Reset)
        7  Cortex-R5 #1 (RPU Reset)
     8  APU (L2 Cache Reset)
        9  Cortex-A53 #0 (APU Reset)
       10  Cortex-A53 #1 (APU Reset)
       11  Cortex-A53 #2 (APU Reset)
       12  Cortex-A53 #3 (APU Reset)
17:03:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 0
----------------End of Script----------------

17:03:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:03:16 INFO  : 'jtag frequency' command is executed.
17:03:16 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:03:16 INFO  : Context for 'APU' is selected.
17:03:17 INFO  : System reset is completed.
17:03:20 INFO  : 'after 3000' command is executed.
17:03:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:03:25 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit"
17:03:25 INFO  : Context for 'APU' is selected.
17:03:25 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf'.
17:03:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:25 INFO  : Context for 'APU' is selected.
17:03:25 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl' is done.
17:03:26 INFO  : 'psu_init' command is executed.
17:03:27 INFO  : 'after 1000' command is executed.
17:03:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:03:28 INFO  : 'after 1000' command is executed.
17:03:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:03:28 INFO  : 'catch {psu_protection}' command is executed.
17:03:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:03:29 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf' is downloaded to processor 'psu_cortexa53_0'.
17:03:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:29 INFO  : 'con' command is executed.
17:03:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:03:29 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
17:05:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:06 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:05:06 INFO  : 'jtag frequency' command is executed.
17:05:06 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:05:06 INFO  : Context for 'APU' is selected.
17:05:07 INFO  : System reset is completed.
17:05:10 INFO  : 'after 3000' command is executed.
17:05:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:05:18 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit"
17:05:18 INFO  : Context for 'APU' is selected.
17:05:18 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf'.
17:05:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:18 INFO  : Context for 'APU' is selected.
17:05:18 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl' is done.
17:05:19 INFO  : 'psu_init' command is executed.
17:05:20 INFO  : 'after 1000' command is executed.
17:05:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:05:21 INFO  : 'after 1000' command is executed.
17:05:21 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:05:21 INFO  : 'catch {psu_protection}' command is executed.
17:05:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:05:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:05:22 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf' is downloaded to processor 'psu_cortexa53_0'.
17:05:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/----gr/Debug/----gr.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:05:22 INFO  : 'con' command is executed.
17:05:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:05:22 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(1).tcl'
17:09:15 INFO  : Project 'sola_im' created. You can now create BSPs and application projects targeting this hardware platform.
17:12:47 INFO  : Disconnected from the channel tcfchan#2.
17:12:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:12:49 INFO  : 'jtag frequency' command is executed.
17:12:49 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:12:49 INFO  : Context for 'APU' is selected.
17:12:50 INFO  : System reset is completed.
17:12:53 INFO  : 'after 3000' command is executed.
17:12:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:12:58 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sola_im/minitest_wrapper.bit"
17:12:58 INFO  : Context for 'APU' is selected.
17:12:58 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sola_im/system.hdf'.
17:12:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:58 INFO  : Context for 'APU' is selected.
17:12:58 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sola_im/psu_init.tcl' is done.
17:12:59 INFO  : 'psu_init' command is executed.
17:13:00 INFO  : 'after 1000' command is executed.
17:13:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:13:01 INFO  : 'after 1000' command is executed.
17:13:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:13:01 INFO  : 'catch {psu_protection}' command is executed.
17:13:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:13:02 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sola_im_sw/Debug/sola_im_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
17:13:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sola_im/minitest_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sola_im/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sola_im/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/sola_im_sw/Debug/sola_im_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:02 INFO  : 'con' command is executed.
17:13:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:13:02 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(2).tcl'
17:16:46 INFO  : Project 'mio_des' created. You can now create BSPs and application projects targeting this hardware platform.
17:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:51 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:20:51 INFO  : 'jtag frequency' command is executed.
17:20:51 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:20:51 INFO  : Context for 'APU' is selected.
17:20:52 INFO  : System reset is completed.
17:20:55 INFO  : 'after 3000' command is executed.
17:20:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:21:00 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/prova_gr_wrapper.bit"
17:21:01 INFO  : Context for 'APU' is selected.
17:21:01 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/system.hdf'.
17:21:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:01 INFO  : Context for 'APU' is selected.
17:21:01 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/psu_init.tcl' is done.
17:21:02 INFO  : 'psu_init' command is executed.
17:21:03 INFO  : 'after 1000' command is executed.
17:21:03 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:21:04 INFO  : 'after 1000' command is executed.
17:21:04 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:21:04 INFO  : 'catch {psu_protection}' command is executed.
17:21:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:21:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:21:05 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des_sw/Debug/mio_des_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
17:21:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des_sw/Debug/mio_des_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:21:05 INFO  : 'con' command is executed.
17:21:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:21:05 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(2).tcl'
17:22:45 INFO  : Disconnected from the channel tcfchan#3.
17:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:22:46 INFO  : 'jtag frequency' command is executed.
17:22:46 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:22:46 INFO  : Context for 'APU' is selected.
17:22:47 INFO  : System reset is completed.
17:22:50 INFO  : 'after 3000' command is executed.
17:22:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:22:56 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/prova_gr_wrapper.bit"
17:22:56 INFO  : Context for 'APU' is selected.
17:22:56 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/system.hdf'.
17:22:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:56 INFO  : Context for 'APU' is selected.
17:22:56 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/psu_init.tcl' is done.
17:22:57 INFO  : 'psu_init' command is executed.
17:22:58 INFO  : 'after 1000' command is executed.
17:22:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:22:59 INFO  : 'after 1000' command is executed.
17:22:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:22:59 INFO  : 'catch {psu_protection}' command is executed.
17:22:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:23:00 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des_sw/Debug/mio_des_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
17:23:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des_sw/Debug/mio_des_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:23:00 INFO  : 'con' command is executed.
17:23:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:23:00 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(2).tcl'
17:23:37 INFO  : Disconnected from the channel tcfchan#4.
17:23:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:38 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:23:38 INFO  : 'jtag frequency' command is executed.
17:23:38 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:23:38 INFO  : Context for 'APU' is selected.
17:23:39 INFO  : System reset is completed.
17:23:42 INFO  : 'after 3000' command is executed.
17:23:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:23:46 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/prova_gr_wrapper.bit"
17:23:46 INFO  : Context for 'APU' is selected.
17:23:46 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/system.hdf'.
17:23:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:46 INFO  : Context for 'APU' is selected.
17:23:46 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/psu_init.tcl' is done.
17:23:48 INFO  : 'psu_init' command is executed.
17:23:49 INFO  : 'after 1000' command is executed.
17:23:49 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:23:50 INFO  : 'after 1000' command is executed.
17:23:50 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:23:50 INFO  : 'catch {psu_protection}' command is executed.
17:23:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:23:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:23:50 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des_sw/Debug/mio_des_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
17:23:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des_sw/Debug/mio_des_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:23:51 INFO  : 'con' command is executed.
17:23:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:23:51 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(2).tcl'
17:24:09 INFO  : Disconnected from the channel tcfchan#5.
17:24:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:11 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:24:11 INFO  : 'jtag frequency' command is executed.
17:24:11 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:24:11 INFO  : Context for 'APU' is selected.
17:24:12 INFO  : System reset is completed.
17:24:15 INFO  : 'after 3000' command is executed.
17:24:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:24:20 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/prova_gr_wrapper.bit"
17:24:20 INFO  : Context for 'APU' is selected.
17:24:20 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/system.hdf'.
17:24:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:20 INFO  : Context for 'APU' is selected.
17:24:20 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/psu_init.tcl' is done.
17:24:21 INFO  : 'psu_init' command is executed.
17:24:22 INFO  : 'after 1000' command is executed.
17:24:22 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:24:23 INFO  : 'after 1000' command is executed.
17:24:23 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:24:23 INFO  : 'catch {psu_protection}' command is executed.
17:24:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:24:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:24:24 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des_sw/Debug/mio_des_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
17:24:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des_sw/Debug/mio_des_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:24:24 INFO  : 'con' command is executed.
17:24:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:24:24 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(2).tcl'
18:02:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1602604627000,  Project:1602275201000
18:02:09 INFO  : Project mio_des's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:02:12 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper.hdf into /mio_des/system.hdf.
18:02:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:02:35 INFO  : 
18:02:35 INFO  : Updating hardware inferred compiler options for mio_des_sw.
18:02:35 INFO  : Clearing existing target manager status.
18:02:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:02:37 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:02:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1602604627000,  Project:1602275201000
18:02:37 INFO  : Project prova_gr_wrapper_hw_platform_0's source hardware specification located at /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:02:52 INFO  : Copied contents of /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/prova_gr_wrapper.hdf into /prova_gr_wrapper_hw_platform_0/system.hdf.
18:03:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:03:10 INFO  : Clearing existing target manager status.
18:03:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:03:10 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:03:28 INFO  : Disconnected from the channel tcfchan#6.
18:03:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:03:30 INFO  : 'jtag frequency' command is executed.
18:03:30 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:03:30 INFO  : Context for 'APU' is selected.
18:03:31 INFO  : System reset is completed.
18:03:34 INFO  : 'after 3000' command is executed.
18:03:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:03:38 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/prova_gr_wrapper.bit"
18:03:38 INFO  : Context for 'APU' is selected.
18:03:38 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/system.hdf'.
18:03:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:38 INFO  : Context for 'APU' is selected.
18:03:38 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/psu_init.tcl' is done.
18:03:39 INFO  : 'psu_init' command is executed.
18:03:40 INFO  : 'after 1000' command is executed.
18:03:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:03:41 INFO  : 'after 1000' command is executed.
18:03:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:03:41 INFO  : 'catch {psu_protection}' command is executed.
18:03:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:03:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:03:42 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des_sw/Debug/mio_des_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
18:03:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des_sw/Debug/mio_des_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:03:42 INFO  : 'con' command is executed.
18:03:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:03:42 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(2).tcl'
18:06:17 INFO  : Disconnected from the channel tcfchan#7.
18:06:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:06:19 INFO  : 'jtag frequency' command is executed.
18:06:19 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:06:19 INFO  : Context for 'APU' is selected.
18:06:19 INFO  : System reset is completed.
18:06:23 INFO  : 'after 3000' command is executed.
18:06:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:06:28 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/prova_gr_wrapper.bit"
18:06:28 INFO  : Context for 'APU' is selected.
18:06:28 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/system.hdf'.
18:06:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:28 INFO  : Context for 'APU' is selected.
18:06:28 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/psu_init.tcl' is done.
18:06:29 INFO  : 'psu_init' command is executed.
18:06:30 INFO  : 'after 1000' command is executed.
18:06:30 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:06:31 INFO  : 'after 1000' command is executed.
18:06:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:06:31 INFO  : 'catch {psu_protection}' command is executed.
18:06:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:06:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:06:32 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des_sw/Debug/mio_des_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
18:06:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des_sw/Debug/mio_des_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:06:32 INFO  : 'con' command is executed.
18:06:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:06:32 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(2).tcl'
18:06:57 INFO  : Disconnected from the channel tcfchan#8.
18:06:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:58 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:06:58 INFO  : 'jtag frequency' command is executed.
18:06:58 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:06:58 INFO  : Context for 'APU' is selected.
18:06:59 INFO  : System reset is completed.
18:07:02 INFO  : 'after 3000' command is executed.
18:07:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:07:07 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/prova_gr_wrapper.bit"
18:07:07 INFO  : Context for 'APU' is selected.
18:07:07 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/system.hdf'.
18:07:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:07 INFO  : Context for 'APU' is selected.
18:07:07 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/psu_init.tcl' is done.
18:07:08 INFO  : 'psu_init' command is executed.
18:07:09 INFO  : 'after 1000' command is executed.
18:07:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:07:10 INFO  : 'after 1000' command is executed.
18:07:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:07:10 INFO  : 'catch {psu_protection}' command is executed.
18:07:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:07:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:07:11 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des_sw/Debug/mio_des_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
18:07:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des_sw/Debug/mio_des_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:07:11 INFO  : 'con' command is executed.
18:07:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:07:11 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(2).tcl'
18:08:00 INFO  : Disconnected from the channel tcfchan#9.
18:08:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:08:01 INFO  : 'jtag frequency' command is executed.
18:08:01 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:08:01 INFO  : Context for 'APU' is selected.
18:08:02 INFO  : System reset is completed.
18:08:05 INFO  : 'after 3000' command is executed.
18:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:08:10 INFO  : FPGA configured successfully with bitstream "/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/prova_gr_wrapper.bit"
18:08:10 INFO  : Context for 'APU' is selected.
18:08:10 INFO  : Hardware design information is loaded from '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/system.hdf'.
18:08:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:10 INFO  : Context for 'APU' is selected.
18:08:10 INFO  : Sourcing of '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/psu_init.tcl' is done.
18:08:12 INFO  : 'psu_init' command is executed.
18:08:13 INFO  : 'after 1000' command is executed.
18:08:13 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:08:14 INFO  : 'after 1000' command is executed.
18:08:14 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:08:14 INFO  : 'catch {psu_protection}' command is executed.
18:08:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:08:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:08:15 INFO  : The application '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des_sw/Debug/mio_des_sw.elf' is downloaded to processor 'psu_cortexa53_0'.
18:08:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/prova_gr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/mio_des_sw/Debug/mio_des_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:08:15 INFO  : 'con' command is executed.
18:08:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:08:15 INFO  : Launch script is exported to file '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_(2).tcl'
18:13:08 WARN  : channel "tcfchan#2" closed
18:13:08 WARN  : channel "tcfchan#3" closed
18:13:08 INFO  : Disconnected from the channel tcfchan#10.
