INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-3824] variable 'dx' must explicitly be declared as automatic or static [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:39]
WARNING: [VRFC 10-3824] variable 'dy' must explicitly be declared as automatic or static [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/ball.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ball
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/color_mapper_new.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper_new
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/cursor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cursor
WARNING: [VRFC 10-3824] variable 'decoded_x' must explicitly be declared as automatic or static [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/cursor.sv:49]
WARNING: [VRFC 10-3824] variable 'decoded_y' must explicitly be declared as automatic or static [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/cursor.sv:50]
WARNING: [VRFC 10-3824] variable 'decoded_click' must explicitly be declared as automatic or static [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/cursor.sv:51]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/duck1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duck1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/game_a_button.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_a_button
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sim_1/new/game_a_isolated_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_control_duck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_usb_hdmi_top
