Warning (10268): Verilog HDL information at dds.v(155): always construct contains both blocking and non-blocking assignments File: E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v Line: 155
Warning (10268): Verilog HDL information at dds.v(218): always construct contains both blocking and non-blocking assignments File: E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v Line: 218
