
TP_Bus_Reseau.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ac0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  08006c90  08006c90  00007c90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f10  08006f10  00008068  2**0
                  CONTENTS
  4 .ARM          00000008  08006f10  08006f10  00007f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f18  08006f18  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f18  08006f18  00007f18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f1c  08006f1c  00007f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006f20  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000290  20000068  08006f88  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f8  08006f88  000082f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000da02  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002147  00000000  00000000  00015a9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c10  00000000  00000000  00017be8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000978  00000000  00000000  000187f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022eec  00000000  00000000  00019170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010557  00000000  00000000  0003c05c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf555  00000000  00000000  0004c5b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011bb08  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ca0  00000000  00000000  0011bb4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0011f7ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006c78 	.word	0x08006c78

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08006c78 	.word	0x08006c78

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_d2f>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b64:	bf24      	itt	cs
 8000b66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b6e:	d90d      	bls.n	8000b8c <__aeabi_d2f+0x30>
 8000b70:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b7c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b84:	bf08      	it	eq
 8000b86:	f020 0001 	biceq.w	r0, r0, #1
 8000b8a:	4770      	bx	lr
 8000b8c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b90:	d121      	bne.n	8000bd6 <__aeabi_d2f+0x7a>
 8000b92:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b96:	bfbc      	itt	lt
 8000b98:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b9c:	4770      	bxlt	lr
 8000b9e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ba2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba6:	f1c2 0218 	rsb	r2, r2, #24
 8000baa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	f040 0001 	orrne.w	r0, r0, #1
 8000bbc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc8:	ea40 000c 	orr.w	r0, r0, ip
 8000bcc:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd4:	e7cc      	b.n	8000b70 <__aeabi_d2f+0x14>
 8000bd6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bda:	d107      	bne.n	8000bec <__aeabi_d2f+0x90>
 8000bdc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be0:	bf1e      	ittt	ne
 8000be2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000be6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bea:	4770      	bxne	lr
 8000bec:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bf0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bf4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop

08000bfc <__aeabi_ldivmod>:
 8000bfc:	b97b      	cbnz	r3, 8000c1e <__aeabi_ldivmod+0x22>
 8000bfe:	b972      	cbnz	r2, 8000c1e <__aeabi_ldivmod+0x22>
 8000c00:	2900      	cmp	r1, #0
 8000c02:	bfbe      	ittt	lt
 8000c04:	2000      	movlt	r0, #0
 8000c06:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c0a:	e006      	blt.n	8000c1a <__aeabi_ldivmod+0x1e>
 8000c0c:	bf08      	it	eq
 8000c0e:	2800      	cmpeq	r0, #0
 8000c10:	bf1c      	itt	ne
 8000c12:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c16:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1a:	f000 b9b5 	b.w	8000f88 <__aeabi_idiv0>
 8000c1e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c22:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c26:	2900      	cmp	r1, #0
 8000c28:	db09      	blt.n	8000c3e <__aeabi_ldivmod+0x42>
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	db1a      	blt.n	8000c64 <__aeabi_ldivmod+0x68>
 8000c2e:	f000 f84d 	bl	8000ccc <__udivmoddi4>
 8000c32:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c3a:	b004      	add	sp, #16
 8000c3c:	4770      	bx	lr
 8000c3e:	4240      	negs	r0, r0
 8000c40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	db1b      	blt.n	8000c80 <__aeabi_ldivmod+0x84>
 8000c48:	f000 f840 	bl	8000ccc <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4240      	negs	r0, r0
 8000c58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c5c:	4252      	negs	r2, r2
 8000c5e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c62:	4770      	bx	lr
 8000c64:	4252      	negs	r2, r2
 8000c66:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c6a:	f000 f82f 	bl	8000ccc <__udivmoddi4>
 8000c6e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c72:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c76:	b004      	add	sp, #16
 8000c78:	4240      	negs	r0, r0
 8000c7a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7e:	4770      	bx	lr
 8000c80:	4252      	negs	r2, r2
 8000c82:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c86:	f000 f821 	bl	8000ccc <__udivmoddi4>
 8000c8a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c92:	b004      	add	sp, #16
 8000c94:	4252      	negs	r2, r2
 8000c96:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c9a:	4770      	bx	lr

08000c9c <__aeabi_uldivmod>:
 8000c9c:	b953      	cbnz	r3, 8000cb4 <__aeabi_uldivmod+0x18>
 8000c9e:	b94a      	cbnz	r2, 8000cb4 <__aeabi_uldivmod+0x18>
 8000ca0:	2900      	cmp	r1, #0
 8000ca2:	bf08      	it	eq
 8000ca4:	2800      	cmpeq	r0, #0
 8000ca6:	bf1c      	itt	ne
 8000ca8:	f04f 31ff 	movne.w	r1, #4294967295
 8000cac:	f04f 30ff 	movne.w	r0, #4294967295
 8000cb0:	f000 b96a 	b.w	8000f88 <__aeabi_idiv0>
 8000cb4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cbc:	f000 f806 	bl	8000ccc <__udivmoddi4>
 8000cc0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc8:	b004      	add	sp, #16
 8000cca:	4770      	bx	lr

08000ccc <__udivmoddi4>:
 8000ccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cd0:	9d08      	ldr	r5, [sp, #32]
 8000cd2:	460c      	mov	r4, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14e      	bne.n	8000d76 <__udivmoddi4+0xaa>
 8000cd8:	4694      	mov	ip, r2
 8000cda:	458c      	cmp	ip, r1
 8000cdc:	4686      	mov	lr, r0
 8000cde:	fab2 f282 	clz	r2, r2
 8000ce2:	d962      	bls.n	8000daa <__udivmoddi4+0xde>
 8000ce4:	b14a      	cbz	r2, 8000cfa <__udivmoddi4+0x2e>
 8000ce6:	f1c2 0320 	rsb	r3, r2, #32
 8000cea:	4091      	lsls	r1, r2
 8000cec:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf4:	4319      	orrs	r1, r3
 8000cf6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfe:	fa1f f68c 	uxth.w	r6, ip
 8000d02:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d06:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d0a:	fb07 1114 	mls	r1, r7, r4, r1
 8000d0e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d12:	fb04 f106 	mul.w	r1, r4, r6
 8000d16:	4299      	cmp	r1, r3
 8000d18:	d90a      	bls.n	8000d30 <__udivmoddi4+0x64>
 8000d1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d22:	f080 8112 	bcs.w	8000f4a <__udivmoddi4+0x27e>
 8000d26:	4299      	cmp	r1, r3
 8000d28:	f240 810f 	bls.w	8000f4a <__udivmoddi4+0x27e>
 8000d2c:	3c02      	subs	r4, #2
 8000d2e:	4463      	add	r3, ip
 8000d30:	1a59      	subs	r1, r3, r1
 8000d32:	fa1f f38e 	uxth.w	r3, lr
 8000d36:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d3a:	fb07 1110 	mls	r1, r7, r0, r1
 8000d3e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d42:	fb00 f606 	mul.w	r6, r0, r6
 8000d46:	429e      	cmp	r6, r3
 8000d48:	d90a      	bls.n	8000d60 <__udivmoddi4+0x94>
 8000d4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d52:	f080 80fc 	bcs.w	8000f4e <__udivmoddi4+0x282>
 8000d56:	429e      	cmp	r6, r3
 8000d58:	f240 80f9 	bls.w	8000f4e <__udivmoddi4+0x282>
 8000d5c:	4463      	add	r3, ip
 8000d5e:	3802      	subs	r0, #2
 8000d60:	1b9b      	subs	r3, r3, r6
 8000d62:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d66:	2100      	movs	r1, #0
 8000d68:	b11d      	cbz	r5, 8000d72 <__udivmoddi4+0xa6>
 8000d6a:	40d3      	lsrs	r3, r2
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	e9c5 3200 	strd	r3, r2, [r5]
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	428b      	cmp	r3, r1
 8000d78:	d905      	bls.n	8000d86 <__udivmoddi4+0xba>
 8000d7a:	b10d      	cbz	r5, 8000d80 <__udivmoddi4+0xb4>
 8000d7c:	e9c5 0100 	strd	r0, r1, [r5]
 8000d80:	2100      	movs	r1, #0
 8000d82:	4608      	mov	r0, r1
 8000d84:	e7f5      	b.n	8000d72 <__udivmoddi4+0xa6>
 8000d86:	fab3 f183 	clz	r1, r3
 8000d8a:	2900      	cmp	r1, #0
 8000d8c:	d146      	bne.n	8000e1c <__udivmoddi4+0x150>
 8000d8e:	42a3      	cmp	r3, r4
 8000d90:	d302      	bcc.n	8000d98 <__udivmoddi4+0xcc>
 8000d92:	4290      	cmp	r0, r2
 8000d94:	f0c0 80f0 	bcc.w	8000f78 <__udivmoddi4+0x2ac>
 8000d98:	1a86      	subs	r6, r0, r2
 8000d9a:	eb64 0303 	sbc.w	r3, r4, r3
 8000d9e:	2001      	movs	r0, #1
 8000da0:	2d00      	cmp	r5, #0
 8000da2:	d0e6      	beq.n	8000d72 <__udivmoddi4+0xa6>
 8000da4:	e9c5 6300 	strd	r6, r3, [r5]
 8000da8:	e7e3      	b.n	8000d72 <__udivmoddi4+0xa6>
 8000daa:	2a00      	cmp	r2, #0
 8000dac:	f040 8090 	bne.w	8000ed0 <__udivmoddi4+0x204>
 8000db0:	eba1 040c 	sub.w	r4, r1, ip
 8000db4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db8:	fa1f f78c 	uxth.w	r7, ip
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dc2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dc6:	fb08 4416 	mls	r4, r8, r6, r4
 8000dca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dce:	fb07 f006 	mul.w	r0, r7, r6
 8000dd2:	4298      	cmp	r0, r3
 8000dd4:	d908      	bls.n	8000de8 <__udivmoddi4+0x11c>
 8000dd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dda:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dde:	d202      	bcs.n	8000de6 <__udivmoddi4+0x11a>
 8000de0:	4298      	cmp	r0, r3
 8000de2:	f200 80cd 	bhi.w	8000f80 <__udivmoddi4+0x2b4>
 8000de6:	4626      	mov	r6, r4
 8000de8:	1a1c      	subs	r4, r3, r0
 8000dea:	fa1f f38e 	uxth.w	r3, lr
 8000dee:	fbb4 f0f8 	udiv	r0, r4, r8
 8000df2:	fb08 4410 	mls	r4, r8, r0, r4
 8000df6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dfa:	fb00 f707 	mul.w	r7, r0, r7
 8000dfe:	429f      	cmp	r7, r3
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x148>
 8000e02:	eb1c 0303 	adds.w	r3, ip, r3
 8000e06:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x146>
 8000e0c:	429f      	cmp	r7, r3
 8000e0e:	f200 80b0 	bhi.w	8000f72 <__udivmoddi4+0x2a6>
 8000e12:	4620      	mov	r0, r4
 8000e14:	1bdb      	subs	r3, r3, r7
 8000e16:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e1a:	e7a5      	b.n	8000d68 <__udivmoddi4+0x9c>
 8000e1c:	f1c1 0620 	rsb	r6, r1, #32
 8000e20:	408b      	lsls	r3, r1
 8000e22:	fa22 f706 	lsr.w	r7, r2, r6
 8000e26:	431f      	orrs	r7, r3
 8000e28:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e2c:	fa04 f301 	lsl.w	r3, r4, r1
 8000e30:	ea43 030c 	orr.w	r3, r3, ip
 8000e34:	40f4      	lsrs	r4, r6
 8000e36:	fa00 f801 	lsl.w	r8, r0, r1
 8000e3a:	0c38      	lsrs	r0, r7, #16
 8000e3c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e40:	fbb4 fef0 	udiv	lr, r4, r0
 8000e44:	fa1f fc87 	uxth.w	ip, r7
 8000e48:	fb00 441e 	mls	r4, r0, lr, r4
 8000e4c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e50:	fb0e f90c 	mul.w	r9, lr, ip
 8000e54:	45a1      	cmp	r9, r4
 8000e56:	fa02 f201 	lsl.w	r2, r2, r1
 8000e5a:	d90a      	bls.n	8000e72 <__udivmoddi4+0x1a6>
 8000e5c:	193c      	adds	r4, r7, r4
 8000e5e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e62:	f080 8084 	bcs.w	8000f6e <__udivmoddi4+0x2a2>
 8000e66:	45a1      	cmp	r9, r4
 8000e68:	f240 8081 	bls.w	8000f6e <__udivmoddi4+0x2a2>
 8000e6c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e70:	443c      	add	r4, r7
 8000e72:	eba4 0409 	sub.w	r4, r4, r9
 8000e76:	fa1f f983 	uxth.w	r9, r3
 8000e7a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e7e:	fb00 4413 	mls	r4, r0, r3, r4
 8000e82:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e86:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e8a:	45a4      	cmp	ip, r4
 8000e8c:	d907      	bls.n	8000e9e <__udivmoddi4+0x1d2>
 8000e8e:	193c      	adds	r4, r7, r4
 8000e90:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e94:	d267      	bcs.n	8000f66 <__udivmoddi4+0x29a>
 8000e96:	45a4      	cmp	ip, r4
 8000e98:	d965      	bls.n	8000f66 <__udivmoddi4+0x29a>
 8000e9a:	3b02      	subs	r3, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ea2:	fba0 9302 	umull	r9, r3, r0, r2
 8000ea6:	eba4 040c 	sub.w	r4, r4, ip
 8000eaa:	429c      	cmp	r4, r3
 8000eac:	46ce      	mov	lr, r9
 8000eae:	469c      	mov	ip, r3
 8000eb0:	d351      	bcc.n	8000f56 <__udivmoddi4+0x28a>
 8000eb2:	d04e      	beq.n	8000f52 <__udivmoddi4+0x286>
 8000eb4:	b155      	cbz	r5, 8000ecc <__udivmoddi4+0x200>
 8000eb6:	ebb8 030e 	subs.w	r3, r8, lr
 8000eba:	eb64 040c 	sbc.w	r4, r4, ip
 8000ebe:	fa04 f606 	lsl.w	r6, r4, r6
 8000ec2:	40cb      	lsrs	r3, r1
 8000ec4:	431e      	orrs	r6, r3
 8000ec6:	40cc      	lsrs	r4, r1
 8000ec8:	e9c5 6400 	strd	r6, r4, [r5]
 8000ecc:	2100      	movs	r1, #0
 8000ece:	e750      	b.n	8000d72 <__udivmoddi4+0xa6>
 8000ed0:	f1c2 0320 	rsb	r3, r2, #32
 8000ed4:	fa20 f103 	lsr.w	r1, r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa24 f303 	lsr.w	r3, r4, r3
 8000ee0:	4094      	lsls	r4, r2
 8000ee2:	430c      	orrs	r4, r1
 8000ee4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000eec:	fa1f f78c 	uxth.w	r7, ip
 8000ef0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ef4:	fb08 3110 	mls	r1, r8, r0, r3
 8000ef8:	0c23      	lsrs	r3, r4, #16
 8000efa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efe:	fb00 f107 	mul.w	r1, r0, r7
 8000f02:	4299      	cmp	r1, r3
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x24c>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f0e:	d22c      	bcs.n	8000f6a <__udivmoddi4+0x29e>
 8000f10:	4299      	cmp	r1, r3
 8000f12:	d92a      	bls.n	8000f6a <__udivmoddi4+0x29e>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1a5b      	subs	r3, r3, r1
 8000f1a:	b2a4      	uxth	r4, r4
 8000f1c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f20:	fb08 3311 	mls	r3, r8, r1, r3
 8000f24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f28:	fb01 f307 	mul.w	r3, r1, r7
 8000f2c:	42a3      	cmp	r3, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x276>
 8000f30:	eb1c 0404 	adds.w	r4, ip, r4
 8000f34:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f38:	d213      	bcs.n	8000f62 <__udivmoddi4+0x296>
 8000f3a:	42a3      	cmp	r3, r4
 8000f3c:	d911      	bls.n	8000f62 <__udivmoddi4+0x296>
 8000f3e:	3902      	subs	r1, #2
 8000f40:	4464      	add	r4, ip
 8000f42:	1ae4      	subs	r4, r4, r3
 8000f44:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f48:	e739      	b.n	8000dbe <__udivmoddi4+0xf2>
 8000f4a:	4604      	mov	r4, r0
 8000f4c:	e6f0      	b.n	8000d30 <__udivmoddi4+0x64>
 8000f4e:	4608      	mov	r0, r1
 8000f50:	e706      	b.n	8000d60 <__udivmoddi4+0x94>
 8000f52:	45c8      	cmp	r8, r9
 8000f54:	d2ae      	bcs.n	8000eb4 <__udivmoddi4+0x1e8>
 8000f56:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f5a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f5e:	3801      	subs	r0, #1
 8000f60:	e7a8      	b.n	8000eb4 <__udivmoddi4+0x1e8>
 8000f62:	4631      	mov	r1, r6
 8000f64:	e7ed      	b.n	8000f42 <__udivmoddi4+0x276>
 8000f66:	4603      	mov	r3, r0
 8000f68:	e799      	b.n	8000e9e <__udivmoddi4+0x1d2>
 8000f6a:	4630      	mov	r0, r6
 8000f6c:	e7d4      	b.n	8000f18 <__udivmoddi4+0x24c>
 8000f6e:	46d6      	mov	lr, sl
 8000f70:	e77f      	b.n	8000e72 <__udivmoddi4+0x1a6>
 8000f72:	4463      	add	r3, ip
 8000f74:	3802      	subs	r0, #2
 8000f76:	e74d      	b.n	8000e14 <__udivmoddi4+0x148>
 8000f78:	4606      	mov	r6, r0
 8000f7a:	4623      	mov	r3, r4
 8000f7c:	4608      	mov	r0, r1
 8000f7e:	e70f      	b.n	8000da0 <__udivmoddi4+0xd4>
 8000f80:	3e02      	subs	r6, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	e730      	b.n	8000de8 <__udivmoddi4+0x11c>
 8000f86:	bf00      	nop

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <MPU9250_Init>:
#include "MPU9250.h"
#include "stdio.h"

int MPU9250_Init(I2C_HandleTypeDef *hi2c)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b088      	sub	sp, #32
 8000f90:	af04      	add	r7, sp, #16
 8000f92:	6078      	str	r0, [r7, #4]
    uint8_t check = 0;
 8000f94:	2300      	movs	r3, #0
 8000f96:	73fb      	strb	r3, [r7, #15]
    uint8_t data = 0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	73bb      	strb	r3, [r7, #14]

    // Lire WHO_AM_I (page 32 du datasheet) :contentReference[oaicite:1]{index=1}
    HAL_I2C_Mem_Read(hi2c, MPU9250_ADDR, MPU_WHOAMI_REG, 1, &check, 1, 100);
 8000f9c:	2364      	movs	r3, #100	@ 0x64
 8000f9e:	9302      	str	r3, [sp, #8]
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	9301      	str	r3, [sp, #4]
 8000fa4:	f107 030f 	add.w	r3, r7, #15
 8000fa8:	9300      	str	r3, [sp, #0]
 8000faa:	2301      	movs	r3, #1
 8000fac:	2275      	movs	r2, #117	@ 0x75
 8000fae:	21d0      	movs	r1, #208	@ 0xd0
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f002 fadf 	bl	8003574 <HAL_I2C_Mem_Read>

    if (check != MPU_WHOAMI_ANSWER) {
 8000fb6:	7bfb      	ldrb	r3, [r7, #15]
 8000fb8:	2b71      	cmp	r3, #113	@ 0x71
 8000fba:	d006      	beq.n	8000fca <MPU9250_Init+0x3e>
        printf("MPU9250 non detecte ! (0x%x)\r\n", check);
 8000fbc:	7bfb      	ldrb	r3, [r7, #15]
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	480d      	ldr	r0, [pc, #52]	@ (8000ff8 <MPU9250_Init+0x6c>)
 8000fc2:	f004 fd21 	bl	8005a08 <iprintf>
        return 1;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e012      	b.n	8000ff0 <MPU9250_Init+0x64>
    }

    printf("MPU9250 detecte OK !\r\n");
 8000fca:	480c      	ldr	r0, [pc, #48]	@ (8000ffc <MPU9250_Init+0x70>)
 8000fcc:	f004 fd84 	bl	8005ad8 <puts>

    // Sortir du sleep
    data = 0x00;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	73bb      	strb	r3, [r7, #14]
    HAL_I2C_Mem_Write(hi2c, MPU9250_ADDR, MPU_PWR_MGMT_1, 1, &data, 1, 100);
 8000fd4:	2364      	movs	r3, #100	@ 0x64
 8000fd6:	9302      	str	r3, [sp, #8]
 8000fd8:	2301      	movs	r3, #1
 8000fda:	9301      	str	r3, [sp, #4]
 8000fdc:	f107 030e 	add.w	r3, r7, #14
 8000fe0:	9300      	str	r3, [sp, #0]
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	226b      	movs	r2, #107	@ 0x6b
 8000fe6:	21d0      	movs	r1, #208	@ 0xd0
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f002 f9c9 	bl	8003380 <HAL_I2C_Mem_Write>

    return 0;
 8000fee:	2300      	movs	r3, #0
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	08006c90 	.word	0x08006c90
 8000ffc:	08006cb0 	.word	0x08006cb0

08001000 <MPU9250_Read_Accel>:


int MPU9250_Read_Accel(I2C_HandleTypeDef *hi2c, int16_t *Ax, int16_t *Ay, int16_t *Az)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08a      	sub	sp, #40	@ 0x28
 8001004:	af04      	add	r7, sp, #16
 8001006:	60f8      	str	r0, [r7, #12]
 8001008:	60b9      	str	r1, [r7, #8]
 800100a:	607a      	str	r2, [r7, #4]
 800100c:	603b      	str	r3, [r7, #0]
    uint8_t buf[6];

    // Lire 6 octets depuis ACCEL_XOUT_H (page 30) :contentReference[oaicite:2]{index=2}
    HAL_I2C_Mem_Read(hi2c, MPU9250_ADDR, MPU_ACCEL_XOUT_H, 1, buf, 6, 100);
 800100e:	2364      	movs	r3, #100	@ 0x64
 8001010:	9302      	str	r3, [sp, #8]
 8001012:	2306      	movs	r3, #6
 8001014:	9301      	str	r3, [sp, #4]
 8001016:	f107 0310 	add.w	r3, r7, #16
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	2301      	movs	r3, #1
 800101e:	223b      	movs	r2, #59	@ 0x3b
 8001020:	21d0      	movs	r1, #208	@ 0xd0
 8001022:	68f8      	ldr	r0, [r7, #12]
 8001024:	f002 faa6 	bl	8003574 <HAL_I2C_Mem_Read>

    *Ax = (int16_t)(buf[0] << 8 | buf[1]);
 8001028:	7c3b      	ldrb	r3, [r7, #16]
 800102a:	021b      	lsls	r3, r3, #8
 800102c:	b21a      	sxth	r2, r3
 800102e:	7c7b      	ldrb	r3, [r7, #17]
 8001030:	b21b      	sxth	r3, r3
 8001032:	4313      	orrs	r3, r2
 8001034:	b21a      	sxth	r2, r3
 8001036:	68bb      	ldr	r3, [r7, #8]
 8001038:	801a      	strh	r2, [r3, #0]
    *Ay = (int16_t)(buf[2] << 8 | buf[3]);
 800103a:	7cbb      	ldrb	r3, [r7, #18]
 800103c:	021b      	lsls	r3, r3, #8
 800103e:	b21a      	sxth	r2, r3
 8001040:	7cfb      	ldrb	r3, [r7, #19]
 8001042:	b21b      	sxth	r3, r3
 8001044:	4313      	orrs	r3, r2
 8001046:	b21a      	sxth	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	801a      	strh	r2, [r3, #0]
    *Az = (int16_t)(buf[4] << 8 | buf[5]);
 800104c:	7d3b      	ldrb	r3, [r7, #20]
 800104e:	021b      	lsls	r3, r3, #8
 8001050:	b21a      	sxth	r2, r3
 8001052:	7d7b      	ldrb	r3, [r7, #21]
 8001054:	b21b      	sxth	r3, r3
 8001056:	4313      	orrs	r3, r2
 8001058:	b21a      	sxth	r2, r3
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	801a      	strh	r2, [r3, #0]

    return 0;
 800105e:	2300      	movs	r3, #0
}
 8001060:	4618      	mov	r0, r3
 8001062:	3718      	adds	r7, #24
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <BMP280_ReadRegister>:
#include <stdio.h>


// Lire un registre simple
HAL_StatusTypeDef BMP280_ReadRegister(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *value)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af02      	add	r7, sp, #8
 800106e:	60f8      	str	r0, [r7, #12]
 8001070:	460b      	mov	r3, r1
 8001072:	607a      	str	r2, [r7, #4]
 8001074:	72fb      	strb	r3, [r7, #11]
    if (HAL_I2C_Master_Transmit(hi2c, BMP280_I2C_ADDRESS, &reg, 1, HAL_MAX_DELAY) != HAL_OK)
 8001076:	f107 020b 	add.w	r2, r7, #11
 800107a:	f04f 33ff 	mov.w	r3, #4294967295
 800107e:	9300      	str	r3, [sp, #0]
 8001080:	2301      	movs	r3, #1
 8001082:	21ee      	movs	r1, #238	@ 0xee
 8001084:	68f8      	ldr	r0, [r7, #12]
 8001086:	f001 fe4b 	bl	8002d20 <HAL_I2C_Master_Transmit>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <BMP280_ReadRegister+0x2c>
        return HAL_ERROR;
 8001090:	2301      	movs	r3, #1
 8001092:	e00e      	b.n	80010b2 <BMP280_ReadRegister+0x4a>

    if (HAL_I2C_Master_Receive(hi2c, BMP280_I2C_ADDRESS, value, 1, HAL_MAX_DELAY) != HAL_OK)
 8001094:	f04f 33ff 	mov.w	r3, #4294967295
 8001098:	9300      	str	r3, [sp, #0]
 800109a:	2301      	movs	r3, #1
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	21ee      	movs	r1, #238	@ 0xee
 80010a0:	68f8      	ldr	r0, [r7, #12]
 80010a2:	f001 ff3b 	bl	8002f1c <HAL_I2C_Master_Receive>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <BMP280_ReadRegister+0x48>
        return HAL_ERROR;
 80010ac:	2301      	movs	r3, #1
 80010ae:	e000      	b.n	80010b2 <BMP280_ReadRegister+0x4a>

    return HAL_OK;
 80010b0:	2300      	movs	r3, #0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3710      	adds	r7, #16
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <BMP280_ReadID>:


// Lire l'ID BMP280
HAL_StatusTypeDef BMP280_ReadID(I2C_HandleTypeDef *hi2c, uint8_t *id)
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b082      	sub	sp, #8
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
 80010c2:	6039      	str	r1, [r7, #0]
    return BMP280_ReadRegister(hi2c, BMP280_ID_REG, id);
 80010c4:	683a      	ldr	r2, [r7, #0]
 80010c6:	21d0      	movs	r1, #208	@ 0xd0
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f7ff ffcd 	bl	8001068 <BMP280_ReadRegister>
 80010ce:	4603      	mov	r3, r0
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <BMP280_Config>:


// Configurer BMP280 : T2, P16, mode normal
HAL_StatusTypeDef BMP280_Config(I2C_HandleTypeDef *hi2c)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af02      	add	r7, sp, #8
 80010de:	6078      	str	r0, [r7, #4]
    uint8_t config_data[2];
    config_data[0] = BMP280_CTRL_MEAS;  // registre 0xF4
 80010e0:	23f4      	movs	r3, #244	@ 0xf4
 80010e2:	733b      	strb	r3, [r7, #12]
    config_data[1] = 0x57;              // T2, P16, mode normal
 80010e4:	2357      	movs	r3, #87	@ 0x57
 80010e6:	737b      	strb	r3, [r7, #13]

    if (HAL_I2C_Master_Transmit(hi2c, BMP280_I2C_ADDRESS, config_data, 2, HAL_MAX_DELAY) != HAL_OK)
 80010e8:	f107 020c 	add.w	r2, r7, #12
 80010ec:	f04f 33ff 	mov.w	r3, #4294967295
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	2302      	movs	r3, #2
 80010f4:	21ee      	movs	r1, #238	@ 0xee
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f001 fe12 	bl	8002d20 <HAL_I2C_Master_Transmit>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <BMP280_Config+0x2e>
        return HAL_ERROR;
 8001102:	2301      	movs	r3, #1
 8001104:	e000      	b.n	8001108 <BMP280_Config+0x30>

    return HAL_OK;
 8001106:	2300      	movs	r3, #0
}
 8001108:	4618      	mov	r0, r3
 800110a:	3710      	adds	r7, #16
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <BMP280_ReadCalibration>:


// Lire les 24 octets d'talonnage
HAL_StatusTypeDef BMP280_ReadCalibration(I2C_HandleTypeDef *hi2c, BMP280_CalibData *calib)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b08c      	sub	sp, #48	@ 0x30
 8001114:	af02      	add	r7, sp, #8
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
    uint8_t calib_data[24];
    uint8_t start_addr = 0x88;
 800111a:	2388      	movs	r3, #136	@ 0x88
 800111c:	73fb      	strb	r3, [r7, #15]

    if (HAL_I2C_Master_Transmit(hi2c, BMP280_I2C_ADDRESS, &start_addr, 1, HAL_MAX_DELAY) != HAL_OK)
 800111e:	f107 020f 	add.w	r2, r7, #15
 8001122:	f04f 33ff 	mov.w	r3, #4294967295
 8001126:	9300      	str	r3, [sp, #0]
 8001128:	2301      	movs	r3, #1
 800112a:	21ee      	movs	r1, #238	@ 0xee
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f001 fdf7 	bl	8002d20 <HAL_I2C_Master_Transmit>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <BMP280_ReadCalibration+0x2c>
        return HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	e085      	b.n	8001248 <BMP280_ReadCalibration+0x138>

    if (HAL_I2C_Master_Receive(hi2c, BMP280_I2C_ADDRESS, calib_data, 24, HAL_MAX_DELAY) != HAL_OK)
 800113c:	f107 0210 	add.w	r2, r7, #16
 8001140:	f04f 33ff 	mov.w	r3, #4294967295
 8001144:	9300      	str	r3, [sp, #0]
 8001146:	2318      	movs	r3, #24
 8001148:	21ee      	movs	r1, #238	@ 0xee
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f001 fee6 	bl	8002f1c <HAL_I2C_Master_Receive>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <BMP280_ReadCalibration+0x4a>
        return HAL_ERROR;
 8001156:	2301      	movs	r3, #1
 8001158:	e076      	b.n	8001248 <BMP280_ReadCalibration+0x138>

    // format little-endian
    calib->dig_T1 = (uint16_t)(calib_data[1] << 8 | calib_data[0]);
 800115a:	7c7b      	ldrb	r3, [r7, #17]
 800115c:	021b      	lsls	r3, r3, #8
 800115e:	b21a      	sxth	r2, r3
 8001160:	7c3b      	ldrb	r3, [r7, #16]
 8001162:	b21b      	sxth	r3, r3
 8001164:	4313      	orrs	r3, r2
 8001166:	b21b      	sxth	r3, r3
 8001168:	b29a      	uxth	r2, r3
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	801a      	strh	r2, [r3, #0]
    calib->dig_T2 = (int16_t)(calib_data[3] << 8 | calib_data[2]);
 800116e:	7cfb      	ldrb	r3, [r7, #19]
 8001170:	021b      	lsls	r3, r3, #8
 8001172:	b21a      	sxth	r2, r3
 8001174:	7cbb      	ldrb	r3, [r7, #18]
 8001176:	b21b      	sxth	r3, r3
 8001178:	4313      	orrs	r3, r2
 800117a:	b21a      	sxth	r2, r3
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	805a      	strh	r2, [r3, #2]
    calib->dig_T3 = (int16_t)(calib_data[5] << 8 | calib_data[4]);
 8001180:	7d7b      	ldrb	r3, [r7, #21]
 8001182:	021b      	lsls	r3, r3, #8
 8001184:	b21a      	sxth	r2, r3
 8001186:	7d3b      	ldrb	r3, [r7, #20]
 8001188:	b21b      	sxth	r3, r3
 800118a:	4313      	orrs	r3, r2
 800118c:	b21a      	sxth	r2, r3
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	809a      	strh	r2, [r3, #4]

    calib->dig_P1 = (uint16_t)(calib_data[7] << 8 | calib_data[6]);
 8001192:	7dfb      	ldrb	r3, [r7, #23]
 8001194:	021b      	lsls	r3, r3, #8
 8001196:	b21a      	sxth	r2, r3
 8001198:	7dbb      	ldrb	r3, [r7, #22]
 800119a:	b21b      	sxth	r3, r3
 800119c:	4313      	orrs	r3, r2
 800119e:	b21b      	sxth	r3, r3
 80011a0:	b29a      	uxth	r2, r3
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	80da      	strh	r2, [r3, #6]
    calib->dig_P2 = (int16_t)(calib_data[9] << 8 | calib_data[8]);
 80011a6:	7e7b      	ldrb	r3, [r7, #25]
 80011a8:	021b      	lsls	r3, r3, #8
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	7e3b      	ldrb	r3, [r7, #24]
 80011ae:	b21b      	sxth	r3, r3
 80011b0:	4313      	orrs	r3, r2
 80011b2:	b21a      	sxth	r2, r3
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	811a      	strh	r2, [r3, #8]
    calib->dig_P3 = (int16_t)(calib_data[11] << 8 | calib_data[10]);
 80011b8:	7efb      	ldrb	r3, [r7, #27]
 80011ba:	021b      	lsls	r3, r3, #8
 80011bc:	b21a      	sxth	r2, r3
 80011be:	7ebb      	ldrb	r3, [r7, #26]
 80011c0:	b21b      	sxth	r3, r3
 80011c2:	4313      	orrs	r3, r2
 80011c4:	b21a      	sxth	r2, r3
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	815a      	strh	r2, [r3, #10]
    calib->dig_P4 = (int16_t)(calib_data[13] << 8 | calib_data[12]);
 80011ca:	7f7b      	ldrb	r3, [r7, #29]
 80011cc:	021b      	lsls	r3, r3, #8
 80011ce:	b21a      	sxth	r2, r3
 80011d0:	7f3b      	ldrb	r3, [r7, #28]
 80011d2:	b21b      	sxth	r3, r3
 80011d4:	4313      	orrs	r3, r2
 80011d6:	b21a      	sxth	r2, r3
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	819a      	strh	r2, [r3, #12]
    calib->dig_P5 = (int16_t)(calib_data[15] << 8 | calib_data[14]);
 80011dc:	7ffb      	ldrb	r3, [r7, #31]
 80011de:	021b      	lsls	r3, r3, #8
 80011e0:	b21a      	sxth	r2, r3
 80011e2:	7fbb      	ldrb	r3, [r7, #30]
 80011e4:	b21b      	sxth	r3, r3
 80011e6:	4313      	orrs	r3, r2
 80011e8:	b21a      	sxth	r2, r3
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	81da      	strh	r2, [r3, #14]
    calib->dig_P6 = (int16_t)(calib_data[17] << 8 | calib_data[16]);
 80011ee:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80011f2:	021b      	lsls	r3, r3, #8
 80011f4:	b21a      	sxth	r2, r3
 80011f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011fa:	b21b      	sxth	r3, r3
 80011fc:	4313      	orrs	r3, r2
 80011fe:	b21a      	sxth	r2, r3
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	821a      	strh	r2, [r3, #16]
    calib->dig_P7 = (int16_t)(calib_data[19] << 8 | calib_data[18]);
 8001204:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001208:	021b      	lsls	r3, r3, #8
 800120a:	b21a      	sxth	r2, r3
 800120c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001210:	b21b      	sxth	r3, r3
 8001212:	4313      	orrs	r3, r2
 8001214:	b21a      	sxth	r2, r3
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	825a      	strh	r2, [r3, #18]
    calib->dig_P8 = (int16_t)(calib_data[21] << 8 | calib_data[20]);
 800121a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800121e:	021b      	lsls	r3, r3, #8
 8001220:	b21a      	sxth	r2, r3
 8001222:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001226:	b21b      	sxth	r3, r3
 8001228:	4313      	orrs	r3, r2
 800122a:	b21a      	sxth	r2, r3
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	829a      	strh	r2, [r3, #20]
    calib->dig_P9 = (int16_t)(calib_data[23] << 8 | calib_data[22]);
 8001230:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001234:	021b      	lsls	r3, r3, #8
 8001236:	b21a      	sxth	r2, r3
 8001238:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800123c:	b21b      	sxth	r3, r3
 800123e:	4313      	orrs	r3, r2
 8001240:	b21a      	sxth	r2, r3
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	82da      	strh	r2, [r3, #22]

    return HAL_OK;
 8001246:	2300      	movs	r3, #0
}
 8001248:	4618      	mov	r0, r3
 800124a:	3728      	adds	r7, #40	@ 0x28
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <BMP280_ReadRawValues>:


// Lire temprature + pression brutes
HAL_StatusTypeDef BMP280_ReadRawValues(I2C_HandleTypeDef *hi2c, int32_t *raw_temp, int32_t *raw_press)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b088      	sub	sp, #32
 8001254:	af02      	add	r7, sp, #8
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
    uint8_t start = 0xF7;
 800125c:	23f7      	movs	r3, #247	@ 0xf7
 800125e:	75fb      	strb	r3, [r7, #23]
    uint8_t data[6];

    if (HAL_I2C_Master_Transmit(hi2c, BMP280_I2C_ADDRESS, &start, 1, HAL_MAX_DELAY) != HAL_OK)
 8001260:	f107 0217 	add.w	r2, r7, #23
 8001264:	f04f 33ff 	mov.w	r3, #4294967295
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	2301      	movs	r3, #1
 800126c:	21ee      	movs	r1, #238	@ 0xee
 800126e:	68f8      	ldr	r0, [r7, #12]
 8001270:	f001 fd56 	bl	8002d20 <HAL_I2C_Master_Transmit>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <BMP280_ReadRawValues+0x2e>
        return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e025      	b.n	80012ca <BMP280_ReadRawValues+0x7a>

    if (HAL_I2C_Master_Receive(hi2c, BMP280_I2C_ADDRESS, data, 6, HAL_MAX_DELAY) != HAL_OK)
 800127e:	f107 0210 	add.w	r2, r7, #16
 8001282:	f04f 33ff 	mov.w	r3, #4294967295
 8001286:	9300      	str	r3, [sp, #0]
 8001288:	2306      	movs	r3, #6
 800128a:	21ee      	movs	r1, #238	@ 0xee
 800128c:	68f8      	ldr	r0, [r7, #12]
 800128e:	f001 fe45 	bl	8002f1c <HAL_I2C_Master_Receive>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <BMP280_ReadRawValues+0x4c>
        return HAL_ERROR;
 8001298:	2301      	movs	r3, #1
 800129a:	e016      	b.n	80012ca <BMP280_ReadRawValues+0x7a>

    // Pression 20 bits
    *raw_press = ((int32_t)data[0] << 12) |
 800129c:	7c3b      	ldrb	r3, [r7, #16]
 800129e:	031a      	lsls	r2, r3, #12
                 ((int32_t)data[1] << 4)  |
 80012a0:	7c7b      	ldrb	r3, [r7, #17]
 80012a2:	011b      	lsls	r3, r3, #4
    *raw_press = ((int32_t)data[0] << 12) |
 80012a4:	4313      	orrs	r3, r2
                 ( data[2] >> 4 );
 80012a6:	7cba      	ldrb	r2, [r7, #18]
 80012a8:	0912      	lsrs	r2, r2, #4
 80012aa:	b2d2      	uxtb	r2, r2
                 ((int32_t)data[1] << 4)  |
 80012ac:	431a      	orrs	r2, r3
    *raw_press = ((int32_t)data[0] << 12) |
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	601a      	str	r2, [r3, #0]

    // Temprature 20 bits
    *raw_temp = ((int32_t)data[3] << 12) |
 80012b2:	7cfb      	ldrb	r3, [r7, #19]
 80012b4:	031a      	lsls	r2, r3, #12
                ((int32_t)data[4] << 4)  |
 80012b6:	7d3b      	ldrb	r3, [r7, #20]
 80012b8:	011b      	lsls	r3, r3, #4
    *raw_temp = ((int32_t)data[3] << 12) |
 80012ba:	4313      	orrs	r3, r2
                ( data[5] >> 4 );
 80012bc:	7d7a      	ldrb	r2, [r7, #21]
 80012be:	0912      	lsrs	r2, r2, #4
 80012c0:	b2d2      	uxtb	r2, r2
                ((int32_t)data[4] << 4)  |
 80012c2:	431a      	orrs	r2, r3
    *raw_temp = ((int32_t)data[3] << 12) |
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3718      	adds	r7, #24
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
	...

080012d4 <BMP280_CompensateTemperature>:
static int32_t t_fine;

int32_t BMP280_CompensateTemperature(int32_t adc_T, BMP280_CalibData *cal)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b087      	sub	sp, #28
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	6039      	str	r1, [r7, #0]
    int32_t var1, var2, T;

    var1 = ((((adc_T >> 3) - ((int32_t)cal->dig_T1 << 1)))
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	10da      	asrs	r2, r3, #3
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	881b      	ldrh	r3, [r3, #0]
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	1ad3      	subs	r3, r2, r3
            * ((int32_t)cal->dig_T2)) >> 11;
 80012ea:	683a      	ldr	r2, [r7, #0]
 80012ec:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80012f0:	fb02 f303 	mul.w	r3, r2, r3
    var1 = ((((adc_T >> 3) - ((int32_t)cal->dig_T1 << 1)))
 80012f4:	12db      	asrs	r3, r3, #11
 80012f6:	617b      	str	r3, [r7, #20]

    var2 = (((((adc_T >> 4) - ((int32_t)cal->dig_T1))
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	111b      	asrs	r3, r3, #4
 80012fc:	683a      	ldr	r2, [r7, #0]
 80012fe:	8812      	ldrh	r2, [r2, #0]
 8001300:	1a9b      	subs	r3, r3, r2
            * ((adc_T >> 4) - ((int32_t)cal->dig_T1))) >> 12)
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	1112      	asrs	r2, r2, #4
 8001306:	6839      	ldr	r1, [r7, #0]
 8001308:	8809      	ldrh	r1, [r1, #0]
 800130a:	1a52      	subs	r2, r2, r1
 800130c:	fb02 f303 	mul.w	r3, r2, r3
 8001310:	131b      	asrs	r3, r3, #12
            * ((int32_t)cal->dig_T3)) >> 14;
 8001312:	683a      	ldr	r2, [r7, #0]
 8001314:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001318:	fb02 f303 	mul.w	r3, r2, r3
    var2 = (((((adc_T >> 4) - ((int32_t)cal->dig_T1))
 800131c:	139b      	asrs	r3, r3, #14
 800131e:	613b      	str	r3, [r7, #16]

    t_fine = var1 + var2;
 8001320:	697a      	ldr	r2, [r7, #20]
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	4413      	add	r3, r2
 8001326:	4a08      	ldr	r2, [pc, #32]	@ (8001348 <BMP280_CompensateTemperature+0x74>)
 8001328:	6013      	str	r3, [r2, #0]

    T = (t_fine * 5 + 128) >> 8;    // temprature 100
 800132a:	4b07      	ldr	r3, [pc, #28]	@ (8001348 <BMP280_CompensateTemperature+0x74>)
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	4613      	mov	r3, r2
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	4413      	add	r3, r2
 8001334:	3380      	adds	r3, #128	@ 0x80
 8001336:	121b      	asrs	r3, r3, #8
 8001338:	60fb      	str	r3, [r7, #12]

    return T;  // Exemple 2510 = 25.10C
 800133a:	68fb      	ldr	r3, [r7, #12]
}
 800133c:	4618      	mov	r0, r3
 800133e:	371c      	adds	r7, #28
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	20000084 	.word	0x20000084

0800134c <BMP280_CompensatePressure>:
uint32_t BMP280_CompensatePressure(int32_t adc_P, BMP280_CalibData *cal)
{
 800134c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001350:	b0cc      	sub	sp, #304	@ 0x130
 8001352:	af00      	add	r7, sp, #0
 8001354:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
 8001358:	f8c7 1110 	str.w	r1, [r7, #272]	@ 0x110
    int64_t var1, var2, p;

    var1 = ((int64_t)t_fine) - 128000;
 800135c:	4bb2      	ldr	r3, [pc, #712]	@ (8001628 <BMP280_CompensatePressure+0x2dc>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	17da      	asrs	r2, r3, #31
 8001362:	461c      	mov	r4, r3
 8001364:	4615      	mov	r5, r2
 8001366:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 800136a:	f145 3bff 	adc.w	fp, r5, #4294967295
 800136e:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	@ 0x128
    var2 = var1 * var1 * (int64_t)cal->dig_P6;
 8001372:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001376:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800137a:	fb03 f102 	mul.w	r1, r3, r2
 800137e:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001382:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001386:	fb02 f303 	mul.w	r3, r2, r3
 800138a:	18ca      	adds	r2, r1, r3
 800138c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001390:	fba3 8903 	umull	r8, r9, r3, r3
 8001394:	eb02 0309 	add.w	r3, r2, r9
 8001398:	4699      	mov	r9, r3
 800139a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800139e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80013a2:	b21b      	sxth	r3, r3
 80013a4:	17da      	asrs	r2, r3, #31
 80013a6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80013aa:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80013ae:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 80013b2:	4603      	mov	r3, r0
 80013b4:	fb03 f209 	mul.w	r2, r3, r9
 80013b8:	460b      	mov	r3, r1
 80013ba:	fb08 f303 	mul.w	r3, r8, r3
 80013be:	4413      	add	r3, r2
 80013c0:	4602      	mov	r2, r0
 80013c2:	fba8 1202 	umull	r1, r2, r8, r2
 80013c6:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80013ca:	460a      	mov	r2, r1
 80013cc:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 80013d0:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80013d4:	4413      	add	r3, r2
 80013d6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80013da:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	@ 0xc8
 80013de:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 80013e2:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var2 = var2 + ((var1 * (int64_t)cal->dig_P5) << 17);
 80013e6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80013ea:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80013ee:	b21b      	sxth	r3, r3
 80013f0:	17da      	asrs	r2, r3, #31
 80013f2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80013f6:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80013fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80013fe:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 8001402:	462a      	mov	r2, r5
 8001404:	fb02 f203 	mul.w	r2, r2, r3
 8001408:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800140c:	4621      	mov	r1, r4
 800140e:	fb01 f303 	mul.w	r3, r1, r3
 8001412:	441a      	add	r2, r3
 8001414:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001418:	4621      	mov	r1, r4
 800141a:	fba3 1301 	umull	r1, r3, r3, r1
 800141e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8001422:	460b      	mov	r3, r1
 8001424:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8001428:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800142c:	18d3      	adds	r3, r2, r3
 800142e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8001432:	f04f 0000 	mov.w	r0, #0
 8001436:	f04f 0100 	mov.w	r1, #0
 800143a:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 800143e:	462b      	mov	r3, r5
 8001440:	0459      	lsls	r1, r3, #17
 8001442:	4623      	mov	r3, r4
 8001444:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001448:	4623      	mov	r3, r4
 800144a:	0458      	lsls	r0, r3, #17
 800144c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001450:	1814      	adds	r4, r2, r0
 8001452:	64bc      	str	r4, [r7, #72]	@ 0x48
 8001454:	414b      	adcs	r3, r1
 8001456:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001458:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 800145c:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var2 = var2 + (((int64_t)cal->dig_P4) << 35);
 8001460:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001464:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001468:	b21b      	sxth	r3, r3
 800146a:	17da      	asrs	r2, r3, #31
 800146c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001470:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001474:	f04f 0000 	mov.w	r0, #0
 8001478:	f04f 0100 	mov.w	r1, #0
 800147c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001480:	00d9      	lsls	r1, r3, #3
 8001482:	2000      	movs	r0, #0
 8001484:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001488:	1814      	adds	r4, r2, r0
 800148a:	643c      	str	r4, [r7, #64]	@ 0x40
 800148c:	414b      	adcs	r3, r1
 800148e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001490:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001494:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120

    var1 = ((var1 * var1 * (int64_t)cal->dig_P3) >> 8) +
 8001498:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800149c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80014a0:	fb03 f102 	mul.w	r1, r3, r2
 80014a4:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80014a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80014ac:	fb02 f303 	mul.w	r3, r2, r3
 80014b0:	18ca      	adds	r2, r1, r3
 80014b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80014b6:	fba3 1303 	umull	r1, r3, r3, r3
 80014ba:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80014be:	460b      	mov	r3, r1
 80014c0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80014c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80014c8:	18d3      	adds	r3, r2, r3
 80014ca:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80014ce:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80014d2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80014d6:	b21b      	sxth	r3, r3
 80014d8:	17da      	asrs	r2, r3, #31
 80014da:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80014de:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80014e2:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 80014e6:	462b      	mov	r3, r5
 80014e8:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 80014ec:	4642      	mov	r2, r8
 80014ee:	fb02 f203 	mul.w	r2, r2, r3
 80014f2:	464b      	mov	r3, r9
 80014f4:	4621      	mov	r1, r4
 80014f6:	fb01 f303 	mul.w	r3, r1, r3
 80014fa:	4413      	add	r3, r2
 80014fc:	4622      	mov	r2, r4
 80014fe:	4641      	mov	r1, r8
 8001500:	fba2 1201 	umull	r1, r2, r2, r1
 8001504:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 8001508:	460a      	mov	r2, r1
 800150a:	f8c7 20f8 	str.w	r2, [r7, #248]	@ 0xf8
 800150e:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8001512:	4413      	add	r3, r2
 8001514:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001518:	f04f 0000 	mov.w	r0, #0
 800151c:	f04f 0100 	mov.w	r1, #0
 8001520:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001524:	4623      	mov	r3, r4
 8001526:	0a18      	lsrs	r0, r3, #8
 8001528:	462b      	mov	r3, r5
 800152a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800152e:	462b      	mov	r3, r5
 8001530:	1219      	asrs	r1, r3, #8
           ((var1 * (int64_t)cal->dig_P2) << 12);
 8001532:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001536:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800153a:	b21b      	sxth	r3, r3
 800153c:	17da      	asrs	r2, r3, #31
 800153e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001542:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001546:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800154a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800154e:	464a      	mov	r2, r9
 8001550:	fb02 f203 	mul.w	r2, r2, r3
 8001554:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001558:	4644      	mov	r4, r8
 800155a:	fb04 f303 	mul.w	r3, r4, r3
 800155e:	441a      	add	r2, r3
 8001560:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001564:	4644      	mov	r4, r8
 8001566:	fba3 4304 	umull	r4, r3, r3, r4
 800156a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800156e:	4623      	mov	r3, r4
 8001570:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8001574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001578:	18d3      	adds	r3, r2, r3
 800157a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800157e:	f04f 0200 	mov.w	r2, #0
 8001582:	f04f 0300 	mov.w	r3, #0
 8001586:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 800158a:	464c      	mov	r4, r9
 800158c:	0323      	lsls	r3, r4, #12
 800158e:	4644      	mov	r4, r8
 8001590:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001594:	4644      	mov	r4, r8
 8001596:	0322      	lsls	r2, r4, #12
    var1 = ((var1 * var1 * (int64_t)cal->dig_P3) >> 8) +
 8001598:	1884      	adds	r4, r0, r2
 800159a:	63bc      	str	r4, [r7, #56]	@ 0x38
 800159c:	eb41 0303 	adc.w	r3, r1, r3
 80015a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80015a2:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80015a6:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128

    var1 = (((((int64_t)1) << 47) + var1) * ((int64_t)cal->dig_P1)) >> 33;
 80015aa:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80015ae:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 80015b2:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 80015b6:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 80015ba:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80015be:	88db      	ldrh	r3, [r3, #6]
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	2200      	movs	r2, #0
 80015c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80015c8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80015cc:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 80015d0:	462b      	mov	r3, r5
 80015d2:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 80015d6:	4642      	mov	r2, r8
 80015d8:	fb02 f203 	mul.w	r2, r2, r3
 80015dc:	464b      	mov	r3, r9
 80015de:	4621      	mov	r1, r4
 80015e0:	fb01 f303 	mul.w	r3, r1, r3
 80015e4:	4413      	add	r3, r2
 80015e6:	4622      	mov	r2, r4
 80015e8:	4641      	mov	r1, r8
 80015ea:	fba2 1201 	umull	r1, r2, r2, r1
 80015ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80015f2:	460a      	mov	r2, r1
 80015f4:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 80015f8:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 80015fc:	4413      	add	r3, r2
 80015fe:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001602:	f04f 0200 	mov.w	r2, #0
 8001606:	f04f 0300 	mov.w	r3, #0
 800160a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800160e:	4629      	mov	r1, r5
 8001610:	104a      	asrs	r2, r1, #1
 8001612:	4629      	mov	r1, r5
 8001614:	17cb      	asrs	r3, r1, #31
 8001616:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128

    if (var1 == 0)
 800161a:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800161e:	4313      	orrs	r3, r2
 8001620:	d104      	bne.n	800162c <BMP280_CompensatePressure+0x2e0>
        return 0; // avoid error
 8001622:	2300      	movs	r3, #0
 8001624:	e163      	b.n	80018ee <BMP280_CompensatePressure+0x5a2>
 8001626:	bf00      	nop
 8001628:	20000084 	.word	0x20000084

    p = 1048576 - adc_P;
 800162c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001630:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001634:	17da      	asrs	r2, r3, #31
 8001636:	633b      	str	r3, [r7, #48]	@ 0x30
 8001638:	637a      	str	r2, [r7, #52]	@ 0x34
 800163a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800163e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    p = (((p << 31) - var2) * 3125) / var1;
 8001642:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001646:	105b      	asrs	r3, r3, #1
 8001648:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800164c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001650:	07db      	lsls	r3, r3, #31
 8001652:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001656:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800165a:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 800165e:	4621      	mov	r1, r4
 8001660:	1a89      	subs	r1, r1, r2
 8001662:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8001666:	4629      	mov	r1, r5
 8001668:	eb61 0303 	sbc.w	r3, r1, r3
 800166c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001670:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001674:	4622      	mov	r2, r4
 8001676:	462b      	mov	r3, r5
 8001678:	1891      	adds	r1, r2, r2
 800167a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800167c:	415b      	adcs	r3, r3
 800167e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001680:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001684:	4621      	mov	r1, r4
 8001686:	1851      	adds	r1, r2, r1
 8001688:	6239      	str	r1, [r7, #32]
 800168a:	4629      	mov	r1, r5
 800168c:	414b      	adcs	r3, r1
 800168e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001690:	f04f 0200 	mov.w	r2, #0
 8001694:	f04f 0300 	mov.w	r3, #0
 8001698:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800169c:	4649      	mov	r1, r9
 800169e:	018b      	lsls	r3, r1, #6
 80016a0:	4641      	mov	r1, r8
 80016a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016a6:	4641      	mov	r1, r8
 80016a8:	018a      	lsls	r2, r1, #6
 80016aa:	4641      	mov	r1, r8
 80016ac:	1889      	adds	r1, r1, r2
 80016ae:	61b9      	str	r1, [r7, #24]
 80016b0:	4649      	mov	r1, r9
 80016b2:	eb43 0101 	adc.w	r1, r3, r1
 80016b6:	61f9      	str	r1, [r7, #28]
 80016b8:	f04f 0200 	mov.w	r2, #0
 80016bc:	f04f 0300 	mov.w	r3, #0
 80016c0:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80016c4:	4649      	mov	r1, r9
 80016c6:	008b      	lsls	r3, r1, #2
 80016c8:	4641      	mov	r1, r8
 80016ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80016ce:	4641      	mov	r1, r8
 80016d0:	008a      	lsls	r2, r1, #2
 80016d2:	4610      	mov	r0, r2
 80016d4:	4619      	mov	r1, r3
 80016d6:	4603      	mov	r3, r0
 80016d8:	4622      	mov	r2, r4
 80016da:	189b      	adds	r3, r3, r2
 80016dc:	613b      	str	r3, [r7, #16]
 80016de:	460b      	mov	r3, r1
 80016e0:	462a      	mov	r2, r5
 80016e2:	eb42 0303 	adc.w	r3, r2, r3
 80016e6:	617b      	str	r3, [r7, #20]
 80016e8:	f04f 0200 	mov.w	r2, #0
 80016ec:	f04f 0300 	mov.w	r3, #0
 80016f0:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80016f4:	4649      	mov	r1, r9
 80016f6:	008b      	lsls	r3, r1, #2
 80016f8:	4641      	mov	r1, r8
 80016fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80016fe:	4641      	mov	r1, r8
 8001700:	008a      	lsls	r2, r1, #2
 8001702:	4610      	mov	r0, r2
 8001704:	4619      	mov	r1, r3
 8001706:	4603      	mov	r3, r0
 8001708:	4622      	mov	r2, r4
 800170a:	189b      	adds	r3, r3, r2
 800170c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800170e:	462b      	mov	r3, r5
 8001710:	460a      	mov	r2, r1
 8001712:	eb42 0303 	adc.w	r3, r2, r3
 8001716:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001718:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800171c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001720:	f7ff fa6c 	bl	8000bfc <__aeabi_ldivmod>
 8001724:	4602      	mov	r2, r0
 8001726:	460b      	mov	r3, r1
 8001728:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

    var1 = (((int64_t)cal->dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 800172c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001730:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001734:	b21b      	sxth	r3, r3
 8001736:	17da      	asrs	r2, r3, #31
 8001738:	673b      	str	r3, [r7, #112]	@ 0x70
 800173a:	677a      	str	r2, [r7, #116]	@ 0x74
 800173c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001740:	f04f 0000 	mov.w	r0, #0
 8001744:	f04f 0100 	mov.w	r1, #0
 8001748:	0b50      	lsrs	r0, r2, #13
 800174a:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800174e:	1359      	asrs	r1, r3, #13
 8001750:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8001754:	462b      	mov	r3, r5
 8001756:	fb00 f203 	mul.w	r2, r0, r3
 800175a:	4623      	mov	r3, r4
 800175c:	fb03 f301 	mul.w	r3, r3, r1
 8001760:	4413      	add	r3, r2
 8001762:	4622      	mov	r2, r4
 8001764:	fba2 1200 	umull	r1, r2, r2, r0
 8001768:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800176c:	460a      	mov	r2, r1
 800176e:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001772:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001776:	4413      	add	r3, r2
 8001778:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800177c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001780:	f04f 0000 	mov.w	r0, #0
 8001784:	f04f 0100 	mov.w	r1, #0
 8001788:	0b50      	lsrs	r0, r2, #13
 800178a:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800178e:	1359      	asrs	r1, r3, #13
 8001790:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001794:	462b      	mov	r3, r5
 8001796:	fb00 f203 	mul.w	r2, r0, r3
 800179a:	4623      	mov	r3, r4
 800179c:	fb03 f301 	mul.w	r3, r3, r1
 80017a0:	4413      	add	r3, r2
 80017a2:	4622      	mov	r2, r4
 80017a4:	fba2 1200 	umull	r1, r2, r2, r0
 80017a8:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80017ac:	460a      	mov	r2, r1
 80017ae:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 80017b2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80017b6:	4413      	add	r3, r2
 80017b8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80017bc:	f04f 0200 	mov.w	r2, #0
 80017c0:	f04f 0300 	mov.w	r3, #0
 80017c4:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 80017c8:	4621      	mov	r1, r4
 80017ca:	0e4a      	lsrs	r2, r1, #25
 80017cc:	4629      	mov	r1, r5
 80017ce:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80017d2:	4629      	mov	r1, r5
 80017d4:	164b      	asrs	r3, r1, #25
 80017d6:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    var2 = (((int64_t)cal->dig_P8) * p) >> 19;
 80017da:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80017de:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80017e2:	b21b      	sxth	r3, r3
 80017e4:	17da      	asrs	r2, r3, #31
 80017e6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80017e8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80017ea:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80017ee:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 80017f2:	462a      	mov	r2, r5
 80017f4:	fb02 f203 	mul.w	r2, r2, r3
 80017f8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80017fc:	4621      	mov	r1, r4
 80017fe:	fb01 f303 	mul.w	r3, r1, r3
 8001802:	441a      	add	r2, r3
 8001804:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001808:	4621      	mov	r1, r4
 800180a:	fba3 1301 	umull	r1, r3, r3, r1
 800180e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001812:	460b      	mov	r3, r1
 8001814:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001818:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800181c:	18d3      	adds	r3, r2, r3
 800181e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	f04f 0300 	mov.w	r3, #0
 800182a:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 800182e:	4621      	mov	r1, r4
 8001830:	0cca      	lsrs	r2, r1, #19
 8001832:	4629      	mov	r1, r5
 8001834:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001838:	4629      	mov	r1, r5
 800183a:	14cb      	asrs	r3, r1, #19
 800183c:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

    p = ((p + var1 + var2) >> 8) + (((int64_t)cal->dig_P7) << 4);
 8001840:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001844:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001848:	1884      	adds	r4, r0, r2
 800184a:	663c      	str	r4, [r7, #96]	@ 0x60
 800184c:	eb41 0303 	adc.w	r3, r1, r3
 8001850:	667b      	str	r3, [r7, #100]	@ 0x64
 8001852:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001856:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800185a:	4621      	mov	r1, r4
 800185c:	1889      	adds	r1, r1, r2
 800185e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001860:	4629      	mov	r1, r5
 8001862:	eb43 0101 	adc.w	r1, r3, r1
 8001866:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8001868:	f04f 0000 	mov.w	r0, #0
 800186c:	f04f 0100 	mov.w	r1, #0
 8001870:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001874:	4623      	mov	r3, r4
 8001876:	0a18      	lsrs	r0, r3, #8
 8001878:	462b      	mov	r3, r5
 800187a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800187e:	462b      	mov	r3, r5
 8001880:	1219      	asrs	r1, r3, #8
 8001882:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001886:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800188a:	b21b      	sxth	r3, r3
 800188c:	17da      	asrs	r2, r3, #31
 800188e:	653b      	str	r3, [r7, #80]	@ 0x50
 8001890:	657a      	str	r2, [r7, #84]	@ 0x54
 8001892:	f04f 0200 	mov.w	r2, #0
 8001896:	f04f 0300 	mov.w	r3, #0
 800189a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800189e:	464c      	mov	r4, r9
 80018a0:	0123      	lsls	r3, r4, #4
 80018a2:	4644      	mov	r4, r8
 80018a4:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80018a8:	4644      	mov	r4, r8
 80018aa:	0122      	lsls	r2, r4, #4
 80018ac:	1884      	adds	r4, r0, r2
 80018ae:	60bc      	str	r4, [r7, #8]
 80018b0:	eb41 0303 	adc.w	r3, r1, r3
 80018b4:	60fb      	str	r3, [r7, #12]
 80018b6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80018ba:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    p=p/256;
 80018be:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	da07      	bge.n	80018d6 <BMP280_CompensatePressure+0x58a>
 80018c6:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 80018ca:	6039      	str	r1, [r7, #0]
 80018cc:	f143 0300 	adc.w	r3, r3, #0
 80018d0:	607b      	str	r3, [r7, #4]
 80018d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80018d6:	f04f 0000 	mov.w	r0, #0
 80018da:	f04f 0100 	mov.w	r1, #0
 80018de:	0a10      	lsrs	r0, r2, #8
 80018e0:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80018e4:	1219      	asrs	r1, r3, #8
 80018e6:	e9c7 0146 	strd	r0, r1, [r7, #280]	@ 0x118
    return (uint32_t)p;   // Pa (pression relle)
 80018ea:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80018f4:	46bd      	mov	sp, r7
 80018f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018fa:	bf00      	nop

080018fc <__io_putchar>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// ========== REDIRECTION printf VERS UART2 ET UART4 ==========
int __io_putchar(int ch)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY); // PC
 8001904:	1d39      	adds	r1, r7, #4
 8001906:	f04f 33ff 	mov.w	r3, #4294967295
 800190a:	2201      	movs	r2, #1
 800190c:	4807      	ldr	r0, [pc, #28]	@ (800192c <__io_putchar+0x30>)
 800190e:	f003 fb9f 	bl	8005050 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart4, (uint8_t *)&ch, 1, HAL_MAX_DELAY); // Raspberry
 8001912:	1d39      	adds	r1, r7, #4
 8001914:	f04f 33ff 	mov.w	r3, #4294967295
 8001918:	2201      	movs	r2, #1
 800191a:	4805      	ldr	r0, [pc, #20]	@ (8001930 <__io_putchar+0x34>)
 800191c:	f003 fb98 	bl	8005050 <HAL_UART_Transmit>
    return ch;
 8001920:	687b      	ldr	r3, [r7, #4]
}
 8001922:	4618      	mov	r0, r3
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	2000014c 	.word	0x2000014c
 8001930:	20000104 	.word	0x20000104
 8001934:	00000000 	.word	0x00000000

08001938 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001938:	b5f0      	push	{r4, r5, r6, r7, lr}
 800193a:	b08f      	sub	sp, #60	@ 0x3c
 800193c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800193e:	f000 fc9f 	bl	8002280 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001942:	f000 f8fb 	bl	8001b3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001946:	f000 fa1d 	bl	8001d84 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800194a:	f000 f9f1 	bl	8001d30 <MX_USART2_UART_Init>
  MX_CAN2_Init();
 800194e:	f000 f963 	bl	8001c18 <MX_CAN2_Init>
  MX_I2C1_Init();
 8001952:	f000 f995 	bl	8001c80 <MX_I2C1_Init>
  MX_UART4_Init();
 8001956:	f000 f9c1 	bl	8001cdc <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  printf("=== Dbut TP BMP280 ===\r\n");
 800195a:	4867      	ldr	r0, [pc, #412]	@ (8001af8 <main+0x1c0>)
 800195c:	f004 f8bc 	bl	8005ad8 <puts>

  // Lire ID BMP280
  uint8_t id = 0;
 8001960:	2300      	movs	r3, #0
 8001962:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BMP280_ReadID(&hi2c1, &id);
 8001966:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 800196a:	4619      	mov	r1, r3
 800196c:	4863      	ldr	r0, [pc, #396]	@ (8001afc <main+0x1c4>)
 800196e:	f7ff fba4 	bl	80010ba <BMP280_ReadID>

  if (id == BMP280_ID_VAL)
 8001972:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001976:	2b58      	cmp	r3, #88	@ 0x58
 8001978:	d106      	bne.n	8001988 <main+0x50>
  {
      printf("Capteur BMP280 dtect : OK\r\n");
 800197a:	4861      	ldr	r0, [pc, #388]	@ (8001b00 <main+0x1c8>)
 800197c:	f004 f8ac 	bl	8005ad8 <puts>
      BMP280_Config(&hi2c1);
 8001980:	485e      	ldr	r0, [pc, #376]	@ (8001afc <main+0x1c4>)
 8001982:	f7ff fba9 	bl	80010d8 <BMP280_Config>
 8001986:	e002      	b.n	800198e <main+0x56>
  }
  else
  {
      printf("Erreur : BMP280 non dtect !\r\n");
 8001988:	485e      	ldr	r0, [pc, #376]	@ (8001b04 <main+0x1cc>)
 800198a:	f004 f8a5 	bl	8005ad8 <puts>
  }

  // Lire les coefficients d'talonnage
  BMP280_CalibData calib;
  if (BMP280_ReadCalibration(&hi2c1, &calib) == HAL_OK)
 800198e:	f107 0314 	add.w	r3, r7, #20
 8001992:	4619      	mov	r1, r3
 8001994:	4859      	ldr	r0, [pc, #356]	@ (8001afc <main+0x1c4>)
 8001996:	f7ff fbbb 	bl	8001110 <BMP280_ReadCalibration>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d103      	bne.n	80019a8 <main+0x70>
  {
      printf("Calibration BMP280 : OK\r\n");
 80019a0:	4859      	ldr	r0, [pc, #356]	@ (8001b08 <main+0x1d0>)
 80019a2:	f004 f899 	bl	8005ad8 <puts>
 80019a6:	e002      	b.n	80019ae <main+0x76>
  }
  else
  {
      printf("Erreur lecture calibration !\r\n");
 80019a8:	4858      	ldr	r0, [pc, #352]	@ (8001b0c <main+0x1d4>)
 80019aa:	f004 f895 	bl	8005ad8 <puts>
  }

  // Initialisation MPU9250
  printf("Init MPU9250...\r\n");
 80019ae:	4858      	ldr	r0, [pc, #352]	@ (8001b10 <main+0x1d8>)
 80019b0:	f004 f892 	bl	8005ad8 <puts>
  if(MPU9250_Init(&hi2c1) == 0)
 80019b4:	4851      	ldr	r0, [pc, #324]	@ (8001afc <main+0x1c4>)
 80019b6:	f7ff fae9 	bl	8000f8c <MPU9250_Init>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d103      	bne.n	80019c8 <main+0x90>
      printf("MPU9250 dtect : OK\r\n");
 80019c0:	4854      	ldr	r0, [pc, #336]	@ (8001b14 <main+0x1dc>)
 80019c2:	f004 f889 	bl	8005ad8 <puts>
 80019c6:	e002      	b.n	80019ce <main+0x96>
  else
      printf("ERREUR MPU9250 !!!\r\n");
 80019c8:	4853      	ldr	r0, [pc, #332]	@ (8001b18 <main+0x1e0>)
 80019ca:	f004 f885 	bl	8005ad8 <puts>
  HAL_UART_Receive_IT(&huart4, &rx_data, 1);
 80019ce:	2201      	movs	r2, #1
 80019d0:	4952      	ldr	r1, [pc, #328]	@ (8001b1c <main+0x1e4>)
 80019d2:	4853      	ldr	r0, [pc, #332]	@ (8001b20 <main+0x1e8>)
 80019d4:	f003 fbc7 	bl	8005166 <HAL_UART_Receive_IT>
  while (1)
  {

	    int32_t raw_temp, raw_press;

	    if (BMP280_ReadRawValues(&hi2c1, &raw_temp, &raw_press) == HAL_OK)
 80019d8:	f107 020c 	add.w	r2, r7, #12
 80019dc:	f107 0310 	add.w	r3, r7, #16
 80019e0:	4619      	mov	r1, r3
 80019e2:	4846      	ldr	r0, [pc, #280]	@ (8001afc <main+0x1c4>)
 80019e4:	f7ff fc34 	bl	8001250 <BMP280_ReadRawValues>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d12d      	bne.n	8001a4a <main+0x112>
	    {
	        last_temp_centi = BMP280_CompensateTemperature(raw_temp, &calib);
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	f107 0214 	add.w	r2, r7, #20
 80019f4:	4611      	mov	r1, r2
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7ff fc6c 	bl	80012d4 <BMP280_CompensateTemperature>
 80019fc:	4603      	mov	r3, r0
 80019fe:	4a49      	ldr	r2, [pc, #292]	@ (8001b24 <main+0x1ec>)
 8001a00:	6013      	str	r3, [r2, #0]
	        last_press_pa  = BMP280_CompensatePressure(raw_press, &calib);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	f107 0214 	add.w	r2, r7, #20
 8001a08:	4611      	mov	r1, r2
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff fc9e 	bl	800134c <BMP280_CompensatePressure>
 8001a10:	4603      	mov	r3, r0
 8001a12:	4a45      	ldr	r2, [pc, #276]	@ (8001b28 <main+0x1f0>)
 8001a14:	6013      	str	r3, [r2, #0]

	        printf("Temp = %ld.%02ld C | Press = %lu Pa\n",
 8001a16:	4b43      	ldr	r3, [pc, #268]	@ (8001b24 <main+0x1ec>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a44      	ldr	r2, [pc, #272]	@ (8001b2c <main+0x1f4>)
 8001a1c:	fb82 1203 	smull	r1, r2, r2, r3
 8001a20:	1152      	asrs	r2, r2, #5
 8001a22:	17db      	asrs	r3, r3, #31
 8001a24:	1ad0      	subs	r0, r2, r3
 8001a26:	4b3f      	ldr	r3, [pc, #252]	@ (8001b24 <main+0x1ec>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a40      	ldr	r2, [pc, #256]	@ (8001b2c <main+0x1f4>)
 8001a2c:	fb82 1203 	smull	r1, r2, r2, r3
 8001a30:	1151      	asrs	r1, r2, #5
 8001a32:	17da      	asrs	r2, r3, #31
 8001a34:	1a8a      	subs	r2, r1, r2
 8001a36:	2164      	movs	r1, #100	@ 0x64
 8001a38:	fb01 f202 	mul.w	r2, r1, r2
 8001a3c:	1a9a      	subs	r2, r3, r2
 8001a3e:	4b3a      	ldr	r3, [pc, #232]	@ (8001b28 <main+0x1f0>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4601      	mov	r1, r0
 8001a44:	483a      	ldr	r0, [pc, #232]	@ (8001b30 <main+0x1f8>)
 8001a46:	f003 ffdf 	bl	8005a08 <iprintf>
	                last_temp_centi/100, last_temp_centi%100, last_press_pa);
	    }

	    // Acclromtre  angle simple (option)
	    int16_t Ax, Ay, Az;
	    MPU9250_Read_Accel(&hi2c1, &Ax, &Ay, &Az);
 8001a4a:	1dbb      	adds	r3, r7, #6
 8001a4c:	f107 0208 	add.w	r2, r7, #8
 8001a50:	f107 010a 	add.w	r1, r7, #10
 8001a54:	4829      	ldr	r0, [pc, #164]	@ (8001afc <main+0x1c4>)
 8001a56:	f7ff fad3 	bl	8001000 <MPU9250_Read_Accel>
	    last_angle = atan2((float)Ay, (float)Ax) * 57.2958; // degrs
 8001a5a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001a5e:	ee07 3a90 	vmov	s15, r3
 8001a62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a66:	ee17 0a90 	vmov	r0, s15
 8001a6a:	f7fe fd85 	bl	8000578 <__aeabi_f2d>
 8001a6e:	4604      	mov	r4, r0
 8001a70:	460d      	mov	r5, r1
 8001a72:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001a76:	ee07 3a90 	vmov	s15, r3
 8001a7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a7e:	ee17 0a90 	vmov	r0, s15
 8001a82:	f7fe fd79 	bl	8000578 <__aeabi_f2d>
 8001a86:	4602      	mov	r2, r0
 8001a88:	460b      	mov	r3, r1
 8001a8a:	ec43 2b11 	vmov	d1, r2, r3
 8001a8e:	ec45 4b10 	vmov	d0, r4, r5
 8001a92:	f004 fe85 	bl	80067a0 <atan2>
 8001a96:	ec51 0b10 	vmov	r0, r1, d0
 8001a9a:	a315      	add	r3, pc, #84	@ (adr r3, 8001af0 <main+0x1b8>)
 8001a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa0:	f7fe fdc2 	bl	8000628 <__aeabi_dmul>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	4610      	mov	r0, r2
 8001aaa:	4619      	mov	r1, r3
 8001aac:	f7ff f856 	bl	8000b5c <__aeabi_d2f>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	4a20      	ldr	r2, [pc, #128]	@ (8001b34 <main+0x1fc>)
 8001ab4:	6013      	str	r3, [r2, #0]

	    printf("Accel: X=%d Y=%d Z=%d | Angle=%.2f\n", Ax, Ay, Az, last_angle);
 8001ab6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001aba:	461c      	mov	r4, r3
 8001abc:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001ac0:	461d      	mov	r5, r3
 8001ac2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ac6:	461e      	mov	r6, r3
 8001ac8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b34 <main+0x1fc>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7fe fd53 	bl	8000578 <__aeabi_f2d>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	e9cd 2300 	strd	r2, r3, [sp]
 8001ada:	4633      	mov	r3, r6
 8001adc:	462a      	mov	r2, r5
 8001ade:	4621      	mov	r1, r4
 8001ae0:	4815      	ldr	r0, [pc, #84]	@ (8001b38 <main+0x200>)
 8001ae2:	f003 ff91 	bl	8005a08 <iprintf>

	    HAL_Delay(500);
 8001ae6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001aea:	f000 fc3b 	bl	8002364 <HAL_Delay>
  {
 8001aee:	e773      	b.n	80019d8 <main+0xa0>
 8001af0:	c63f1412 	.word	0xc63f1412
 8001af4:	404ca5dc 	.word	0x404ca5dc
 8001af8:	08006cc8 	.word	0x08006cc8
 8001afc:	200000b0 	.word	0x200000b0
 8001b00:	08006ce4 	.word	0x08006ce4
 8001b04:	08006d04 	.word	0x08006d04
 8001b08:	08006d28 	.word	0x08006d28
 8001b0c:	08006d44 	.word	0x08006d44
 8001b10:	08006d64 	.word	0x08006d64
 8001b14:	08006d78 	.word	0x08006d78
 8001b18:	08006d90 	.word	0x08006d90
 8001b1c:	20000194 	.word	0x20000194
 8001b20:	20000104 	.word	0x20000104
 8001b24:	20000198 	.word	0x20000198
 8001b28:	2000019c 	.word	0x2000019c
 8001b2c:	51eb851f 	.word	0x51eb851f
 8001b30:	08006da4 	.word	0x08006da4
 8001b34:	200001a0 	.word	0x200001a0
 8001b38:	08006dcc 	.word	0x08006dcc

08001b3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b094      	sub	sp, #80	@ 0x50
 8001b40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b42:	f107 031c 	add.w	r3, r7, #28
 8001b46:	2234      	movs	r2, #52	@ 0x34
 8001b48:	2100      	movs	r1, #0
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f004 f8a4 	bl	8005c98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b50:	f107 0308 	add.w	r3, r7, #8
 8001b54:	2200      	movs	r2, #0
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	605a      	str	r2, [r3, #4]
 8001b5a:	609a      	str	r2, [r3, #8]
 8001b5c:	60da      	str	r2, [r3, #12]
 8001b5e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b60:	2300      	movs	r3, #0
 8001b62:	607b      	str	r3, [r7, #4]
 8001b64:	4b2a      	ldr	r3, [pc, #168]	@ (8001c10 <SystemClock_Config+0xd4>)
 8001b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b68:	4a29      	ldr	r2, [pc, #164]	@ (8001c10 <SystemClock_Config+0xd4>)
 8001b6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b70:	4b27      	ldr	r3, [pc, #156]	@ (8001c10 <SystemClock_Config+0xd4>)
 8001b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b78:	607b      	str	r3, [r7, #4]
 8001b7a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	603b      	str	r3, [r7, #0]
 8001b80:	4b24      	ldr	r3, [pc, #144]	@ (8001c14 <SystemClock_Config+0xd8>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001b88:	4a22      	ldr	r2, [pc, #136]	@ (8001c14 <SystemClock_Config+0xd8>)
 8001b8a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b8e:	6013      	str	r3, [r2, #0]
 8001b90:	4b20      	ldr	r3, [pc, #128]	@ (8001c14 <SystemClock_Config+0xd8>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b98:	603b      	str	r3, [r7, #0]
 8001b9a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ba4:	2310      	movs	r3, #16
 8001ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bac:	2300      	movs	r3, #0
 8001bae:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001bb0:	2310      	movs	r3, #16
 8001bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001bb4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001bb8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001bba:	2304      	movs	r3, #4
 8001bbc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bc6:	f107 031c 	add.w	r3, r7, #28
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f002 ff52 	bl	8004a74 <HAL_RCC_OscConfig>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001bd6:	f000 f8fd 	bl	8001dd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bda:	230f      	movs	r3, #15
 8001bdc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bde:	2302      	movs	r3, #2
 8001be0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001be2:	2300      	movs	r3, #0
 8001be4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001be6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bec:	2300      	movs	r3, #0
 8001bee:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001bf0:	f107 0308 	add.w	r3, r7, #8
 8001bf4:	2102      	movs	r1, #2
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f002 fbf2 	bl	80043e0 <HAL_RCC_ClockConfig>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001c02:	f000 f8e7 	bl	8001dd4 <Error_Handler>
  }
}
 8001c06:	bf00      	nop
 8001c08:	3750      	adds	r7, #80	@ 0x50
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40023800 	.word	0x40023800
 8001c14:	40007000 	.word	0x40007000

08001c18 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001c1c:	4b16      	ldr	r3, [pc, #88]	@ (8001c78 <MX_CAN2_Init+0x60>)
 8001c1e:	4a17      	ldr	r2, [pc, #92]	@ (8001c7c <MX_CAN2_Init+0x64>)
 8001c20:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8001c22:	4b15      	ldr	r3, [pc, #84]	@ (8001c78 <MX_CAN2_Init+0x60>)
 8001c24:	2210      	movs	r2, #16
 8001c26:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001c28:	4b13      	ldr	r3, [pc, #76]	@ (8001c78 <MX_CAN2_Init+0x60>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001c2e:	4b12      	ldr	r3, [pc, #72]	@ (8001c78 <MX_CAN2_Init+0x60>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001c34:	4b10      	ldr	r3, [pc, #64]	@ (8001c78 <MX_CAN2_Init+0x60>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001c3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001c78 <MX_CAN2_Init+0x60>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001c40:	4b0d      	ldr	r3, [pc, #52]	@ (8001c78 <MX_CAN2_Init+0x60>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8001c46:	4b0c      	ldr	r3, [pc, #48]	@ (8001c78 <MX_CAN2_Init+0x60>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8001c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8001c78 <MX_CAN2_Init+0x60>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001c52:	4b09      	ldr	r3, [pc, #36]	@ (8001c78 <MX_CAN2_Init+0x60>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001c58:	4b07      	ldr	r3, [pc, #28]	@ (8001c78 <MX_CAN2_Init+0x60>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8001c5e:	4b06      	ldr	r3, [pc, #24]	@ (8001c78 <MX_CAN2_Init+0x60>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001c64:	4804      	ldr	r0, [pc, #16]	@ (8001c78 <MX_CAN2_Init+0x60>)
 8001c66:	f000 fba1 	bl	80023ac <HAL_CAN_Init>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8001c70:	f000 f8b0 	bl	8001dd4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8001c74:	bf00      	nop
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	20000088 	.word	0x20000088
 8001c7c:	40006800 	.word	0x40006800

08001c80 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c84:	4b12      	ldr	r3, [pc, #72]	@ (8001cd0 <MX_I2C1_Init+0x50>)
 8001c86:	4a13      	ldr	r2, [pc, #76]	@ (8001cd4 <MX_I2C1_Init+0x54>)
 8001c88:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001c8a:	4b11      	ldr	r3, [pc, #68]	@ (8001cd0 <MX_I2C1_Init+0x50>)
 8001c8c:	4a12      	ldr	r2, [pc, #72]	@ (8001cd8 <MX_I2C1_Init+0x58>)
 8001c8e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c90:	4b0f      	ldr	r3, [pc, #60]	@ (8001cd0 <MX_I2C1_Init+0x50>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c96:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd0 <MX_I2C1_Init+0x50>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd0 <MX_I2C1_Init+0x50>)
 8001c9e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ca2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ca4:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd0 <MX_I2C1_Init+0x50>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001caa:	4b09      	ldr	r3, [pc, #36]	@ (8001cd0 <MX_I2C1_Init+0x50>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cb0:	4b07      	ldr	r3, [pc, #28]	@ (8001cd0 <MX_I2C1_Init+0x50>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cb6:	4b06      	ldr	r3, [pc, #24]	@ (8001cd0 <MX_I2C1_Init+0x50>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cbc:	4804      	ldr	r0, [pc, #16]	@ (8001cd0 <MX_I2C1_Init+0x50>)
 8001cbe:	f000 feeb 	bl	8002a98 <HAL_I2C_Init>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001cc8:	f000 f884 	bl	8001dd4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ccc:	bf00      	nop
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	200000b0 	.word	0x200000b0
 8001cd4:	40005400 	.word	0x40005400
 8001cd8:	000186a0 	.word	0x000186a0

08001cdc <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001ce0:	4b11      	ldr	r3, [pc, #68]	@ (8001d28 <MX_UART4_Init+0x4c>)
 8001ce2:	4a12      	ldr	r2, [pc, #72]	@ (8001d2c <MX_UART4_Init+0x50>)
 8001ce4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001ce6:	4b10      	ldr	r3, [pc, #64]	@ (8001d28 <MX_UART4_Init+0x4c>)
 8001ce8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cec:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001cee:	4b0e      	ldr	r3, [pc, #56]	@ (8001d28 <MX_UART4_Init+0x4c>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8001d28 <MX_UART4_Init+0x4c>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8001d28 <MX_UART4_Init+0x4c>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001d00:	4b09      	ldr	r3, [pc, #36]	@ (8001d28 <MX_UART4_Init+0x4c>)
 8001d02:	220c      	movs	r2, #12
 8001d04:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d06:	4b08      	ldr	r3, [pc, #32]	@ (8001d28 <MX_UART4_Init+0x4c>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d0c:	4b06      	ldr	r3, [pc, #24]	@ (8001d28 <MX_UART4_Init+0x4c>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001d12:	4805      	ldr	r0, [pc, #20]	@ (8001d28 <MX_UART4_Init+0x4c>)
 8001d14:	f003 f94c 	bl	8004fb0 <HAL_UART_Init>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001d1e:	f000 f859 	bl	8001dd4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	20000104 	.word	0x20000104
 8001d2c:	40004c00 	.word	0x40004c00

08001d30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d34:	4b11      	ldr	r3, [pc, #68]	@ (8001d7c <MX_USART2_UART_Init+0x4c>)
 8001d36:	4a12      	ldr	r2, [pc, #72]	@ (8001d80 <MX_USART2_UART_Init+0x50>)
 8001d38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d3a:	4b10      	ldr	r3, [pc, #64]	@ (8001d7c <MX_USART2_UART_Init+0x4c>)
 8001d3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d42:	4b0e      	ldr	r3, [pc, #56]	@ (8001d7c <MX_USART2_UART_Init+0x4c>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d48:	4b0c      	ldr	r3, [pc, #48]	@ (8001d7c <MX_USART2_UART_Init+0x4c>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d7c <MX_USART2_UART_Init+0x4c>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d54:	4b09      	ldr	r3, [pc, #36]	@ (8001d7c <MX_USART2_UART_Init+0x4c>)
 8001d56:	220c      	movs	r2, #12
 8001d58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d5a:	4b08      	ldr	r3, [pc, #32]	@ (8001d7c <MX_USART2_UART_Init+0x4c>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d60:	4b06      	ldr	r3, [pc, #24]	@ (8001d7c <MX_USART2_UART_Init+0x4c>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d66:	4805      	ldr	r0, [pc, #20]	@ (8001d7c <MX_USART2_UART_Init+0x4c>)
 8001d68:	f003 f922 	bl	8004fb0 <HAL_UART_Init>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d72:	f000 f82f 	bl	8001dd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d76:	bf00      	nop
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	2000014c 	.word	0x2000014c
 8001d80:	40004400 	.word	0x40004400

08001d84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	607b      	str	r3, [r7, #4]
 8001d8e:	4b10      	ldr	r3, [pc, #64]	@ (8001dd0 <MX_GPIO_Init+0x4c>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d92:	4a0f      	ldr	r2, [pc, #60]	@ (8001dd0 <MX_GPIO_Init+0x4c>)
 8001d94:	f043 0301 	orr.w	r3, r3, #1
 8001d98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd0 <MX_GPIO_Init+0x4c>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9e:	f003 0301 	and.w	r3, r3, #1
 8001da2:	607b      	str	r3, [r7, #4]
 8001da4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da6:	2300      	movs	r3, #0
 8001da8:	603b      	str	r3, [r7, #0]
 8001daa:	4b09      	ldr	r3, [pc, #36]	@ (8001dd0 <MX_GPIO_Init+0x4c>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dae:	4a08      	ldr	r2, [pc, #32]	@ (8001dd0 <MX_GPIO_Init+0x4c>)
 8001db0:	f043 0302 	orr.w	r3, r3, #2
 8001db4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001db6:	4b06      	ldr	r3, [pc, #24]	@ (8001dd0 <MX_GPIO_Init+0x4c>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dba:	f003 0302 	and.w	r3, r3, #2
 8001dbe:	603b      	str	r3, [r7, #0]
 8001dc0:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001dc2:	bf00      	nop
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	40023800 	.word	0x40023800

08001dd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dd8:	b672      	cpsid	i
}
 8001dda:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ddc:	bf00      	nop
 8001dde:	e7fd      	b.n	8001ddc <Error_Handler+0x8>

08001de0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001de6:	2300      	movs	r3, #0
 8001de8:	607b      	str	r3, [r7, #4]
 8001dea:	4b10      	ldr	r3, [pc, #64]	@ (8001e2c <HAL_MspInit+0x4c>)
 8001dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dee:	4a0f      	ldr	r2, [pc, #60]	@ (8001e2c <HAL_MspInit+0x4c>)
 8001df0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001df4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001df6:	4b0d      	ldr	r3, [pc, #52]	@ (8001e2c <HAL_MspInit+0x4c>)
 8001df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dfe:	607b      	str	r3, [r7, #4]
 8001e00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	603b      	str	r3, [r7, #0]
 8001e06:	4b09      	ldr	r3, [pc, #36]	@ (8001e2c <HAL_MspInit+0x4c>)
 8001e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0a:	4a08      	ldr	r2, [pc, #32]	@ (8001e2c <HAL_MspInit+0x4c>)
 8001e0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e10:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e12:	4b06      	ldr	r3, [pc, #24]	@ (8001e2c <HAL_MspInit+0x4c>)
 8001e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e1a:	603b      	str	r3, [r7, #0]
 8001e1c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001e1e:	2007      	movs	r0, #7
 8001e20:	f000 fc72 	bl	8002708 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e24:	bf00      	nop
 8001e26:	3708      	adds	r7, #8
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	40023800 	.word	0x40023800

08001e30 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b08a      	sub	sp, #40	@ 0x28
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e38:	f107 0314 	add.w	r3, r7, #20
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	605a      	str	r2, [r3, #4]
 8001e42:	609a      	str	r2, [r3, #8]
 8001e44:	60da      	str	r2, [r3, #12]
 8001e46:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN2)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a20      	ldr	r2, [pc, #128]	@ (8001ed0 <HAL_CAN_MspInit+0xa0>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d139      	bne.n	8001ec6 <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN2_MspInit 0 */

  /* USER CODE END CAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	613b      	str	r3, [r7, #16]
 8001e56:	4b1f      	ldr	r3, [pc, #124]	@ (8001ed4 <HAL_CAN_MspInit+0xa4>)
 8001e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e5a:	4a1e      	ldr	r2, [pc, #120]	@ (8001ed4 <HAL_CAN_MspInit+0xa4>)
 8001e5c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001e60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e62:	4b1c      	ldr	r3, [pc, #112]	@ (8001ed4 <HAL_CAN_MspInit+0xa4>)
 8001e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e66:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e6a:	613b      	str	r3, [r7, #16]
 8001e6c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001e6e:	2300      	movs	r3, #0
 8001e70:	60fb      	str	r3, [r7, #12]
 8001e72:	4b18      	ldr	r3, [pc, #96]	@ (8001ed4 <HAL_CAN_MspInit+0xa4>)
 8001e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e76:	4a17      	ldr	r2, [pc, #92]	@ (8001ed4 <HAL_CAN_MspInit+0xa4>)
 8001e78:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e7e:	4b15      	ldr	r3, [pc, #84]	@ (8001ed4 <HAL_CAN_MspInit+0xa4>)
 8001e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e86:	60fb      	str	r3, [r7, #12]
 8001e88:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60bb      	str	r3, [r7, #8]
 8001e8e:	4b11      	ldr	r3, [pc, #68]	@ (8001ed4 <HAL_CAN_MspInit+0xa4>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e92:	4a10      	ldr	r2, [pc, #64]	@ (8001ed4 <HAL_CAN_MspInit+0xa4>)
 8001e94:	f043 0302 	orr.w	r3, r3, #2
 8001e98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed4 <HAL_CAN_MspInit+0xa4>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	60bb      	str	r3, [r7, #8]
 8001ea4:	68bb      	ldr	r3, [r7, #8]
    /**CAN2 GPIO Configuration
    PB5     ------> CAN2_RX
    PB6     ------> CAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001ea6:	2360      	movs	r3, #96	@ 0x60
 8001ea8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eaa:	2302      	movs	r3, #2
 8001eac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001eb6:	2309      	movs	r3, #9
 8001eb8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eba:	f107 0314 	add.w	r3, r7, #20
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4805      	ldr	r0, [pc, #20]	@ (8001ed8 <HAL_CAN_MspInit+0xa8>)
 8001ec2:	f000 fc55 	bl	8002770 <HAL_GPIO_Init>

  /* USER CODE END CAN2_MspInit 1 */

  }

}
 8001ec6:	bf00      	nop
 8001ec8:	3728      	adds	r7, #40	@ 0x28
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	40006800 	.word	0x40006800
 8001ed4:	40023800 	.word	0x40023800
 8001ed8:	40020400 	.word	0x40020400

08001edc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b08a      	sub	sp, #40	@ 0x28
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee4:	f107 0314 	add.w	r3, r7, #20
 8001ee8:	2200      	movs	r2, #0
 8001eea:	601a      	str	r2, [r3, #0]
 8001eec:	605a      	str	r2, [r3, #4]
 8001eee:	609a      	str	r2, [r3, #8]
 8001ef0:	60da      	str	r2, [r3, #12]
 8001ef2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a19      	ldr	r2, [pc, #100]	@ (8001f60 <HAL_I2C_MspInit+0x84>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d12c      	bne.n	8001f58 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001efe:	2300      	movs	r3, #0
 8001f00:	613b      	str	r3, [r7, #16]
 8001f02:	4b18      	ldr	r3, [pc, #96]	@ (8001f64 <HAL_I2C_MspInit+0x88>)
 8001f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f06:	4a17      	ldr	r2, [pc, #92]	@ (8001f64 <HAL_I2C_MspInit+0x88>)
 8001f08:	f043 0302 	orr.w	r3, r3, #2
 8001f0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f0e:	4b15      	ldr	r3, [pc, #84]	@ (8001f64 <HAL_I2C_MspInit+0x88>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	613b      	str	r3, [r7, #16]
 8001f18:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f1a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f20:	2312      	movs	r3, #18
 8001f22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f2c:	2304      	movs	r3, #4
 8001f2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f30:	f107 0314 	add.w	r3, r7, #20
 8001f34:	4619      	mov	r1, r3
 8001f36:	480c      	ldr	r0, [pc, #48]	@ (8001f68 <HAL_I2C_MspInit+0x8c>)
 8001f38:	f000 fc1a 	bl	8002770 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	4b08      	ldr	r3, [pc, #32]	@ (8001f64 <HAL_I2C_MspInit+0x88>)
 8001f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f44:	4a07      	ldr	r2, [pc, #28]	@ (8001f64 <HAL_I2C_MspInit+0x88>)
 8001f46:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f4c:	4b05      	ldr	r3, [pc, #20]	@ (8001f64 <HAL_I2C_MspInit+0x88>)
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f54:	60fb      	str	r3, [r7, #12]
 8001f56:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001f58:	bf00      	nop
 8001f5a:	3728      	adds	r7, #40	@ 0x28
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	40005400 	.word	0x40005400
 8001f64:	40023800 	.word	0x40023800
 8001f68:	40020400 	.word	0x40020400

08001f6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b08c      	sub	sp, #48	@ 0x30
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f74:	f107 031c 	add.w	r3, r7, #28
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	605a      	str	r2, [r3, #4]
 8001f7e:	609a      	str	r2, [r3, #8]
 8001f80:	60da      	str	r2, [r3, #12]
 8001f82:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a32      	ldr	r2, [pc, #200]	@ (8002054 <HAL_UART_MspInit+0xe8>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d12c      	bne.n	8001fe8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	61bb      	str	r3, [r7, #24]
 8001f92:	4b31      	ldr	r3, [pc, #196]	@ (8002058 <HAL_UART_MspInit+0xec>)
 8001f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f96:	4a30      	ldr	r2, [pc, #192]	@ (8002058 <HAL_UART_MspInit+0xec>)
 8001f98:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001f9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f9e:	4b2e      	ldr	r3, [pc, #184]	@ (8002058 <HAL_UART_MspInit+0xec>)
 8001fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001fa6:	61bb      	str	r3, [r7, #24]
 8001fa8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	617b      	str	r3, [r7, #20]
 8001fae:	4b2a      	ldr	r3, [pc, #168]	@ (8002058 <HAL_UART_MspInit+0xec>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb2:	4a29      	ldr	r2, [pc, #164]	@ (8002058 <HAL_UART_MspInit+0xec>)
 8001fb4:	f043 0301 	orr.w	r3, r3, #1
 8001fb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fba:	4b27      	ldr	r3, [pc, #156]	@ (8002058 <HAL_UART_MspInit+0xec>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	617b      	str	r3, [r7, #20]
 8001fc4:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = RPI_TX_Pin|RPI_RX_Pin;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fca:	2302      	movs	r3, #2
 8001fcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001fd6:	2308      	movs	r3, #8
 8001fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fda:	f107 031c 	add.w	r3, r7, #28
 8001fde:	4619      	mov	r1, r3
 8001fe0:	481e      	ldr	r0, [pc, #120]	@ (800205c <HAL_UART_MspInit+0xf0>)
 8001fe2:	f000 fbc5 	bl	8002770 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001fe6:	e030      	b.n	800204a <HAL_UART_MspInit+0xde>
  else if(huart->Instance==USART2)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a1c      	ldr	r2, [pc, #112]	@ (8002060 <HAL_UART_MspInit+0xf4>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d12b      	bne.n	800204a <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	613b      	str	r3, [r7, #16]
 8001ff6:	4b18      	ldr	r3, [pc, #96]	@ (8002058 <HAL_UART_MspInit+0xec>)
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ffa:	4a17      	ldr	r2, [pc, #92]	@ (8002058 <HAL_UART_MspInit+0xec>)
 8001ffc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002000:	6413      	str	r3, [r2, #64]	@ 0x40
 8002002:	4b15      	ldr	r3, [pc, #84]	@ (8002058 <HAL_UART_MspInit+0xec>)
 8002004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800200a:	613b      	str	r3, [r7, #16]
 800200c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	60fb      	str	r3, [r7, #12]
 8002012:	4b11      	ldr	r3, [pc, #68]	@ (8002058 <HAL_UART_MspInit+0xec>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002016:	4a10      	ldr	r2, [pc, #64]	@ (8002058 <HAL_UART_MspInit+0xec>)
 8002018:	f043 0301 	orr.w	r3, r3, #1
 800201c:	6313      	str	r3, [r2, #48]	@ 0x30
 800201e:	4b0e      	ldr	r3, [pc, #56]	@ (8002058 <HAL_UART_MspInit+0xec>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002022:	f003 0301 	and.w	r3, r3, #1
 8002026:	60fb      	str	r3, [r7, #12]
 8002028:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USB_TX_Pin|USB_RX_Pin;
 800202a:	230c      	movs	r3, #12
 800202c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202e:	2302      	movs	r3, #2
 8002030:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002032:	2300      	movs	r3, #0
 8002034:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002036:	2303      	movs	r3, #3
 8002038:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800203a:	2307      	movs	r3, #7
 800203c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800203e:	f107 031c 	add.w	r3, r7, #28
 8002042:	4619      	mov	r1, r3
 8002044:	4805      	ldr	r0, [pc, #20]	@ (800205c <HAL_UART_MspInit+0xf0>)
 8002046:	f000 fb93 	bl	8002770 <HAL_GPIO_Init>
}
 800204a:	bf00      	nop
 800204c:	3730      	adds	r7, #48	@ 0x30
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	40004c00 	.word	0x40004c00
 8002058:	40023800 	.word	0x40023800
 800205c:	40020000 	.word	0x40020000
 8002060:	40004400 	.word	0x40004400

08002064 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002068:	bf00      	nop
 800206a:	e7fd      	b.n	8002068 <NMI_Handler+0x4>

0800206c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002070:	bf00      	nop
 8002072:	e7fd      	b.n	8002070 <HardFault_Handler+0x4>

08002074 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002078:	bf00      	nop
 800207a:	e7fd      	b.n	8002078 <MemManage_Handler+0x4>

0800207c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002080:	bf00      	nop
 8002082:	e7fd      	b.n	8002080 <BusFault_Handler+0x4>

08002084 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002088:	bf00      	nop
 800208a:	e7fd      	b.n	8002088 <UsageFault_Handler+0x4>

0800208c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002090:	bf00      	nop
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr

0800209a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800209a:	b480      	push	{r7}
 800209c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800209e:	bf00      	nop
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020ac:	bf00      	nop
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr

080020b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020ba:	f000 f933 	bl	8002324 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020be:	bf00      	nop
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b086      	sub	sp, #24
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	60f8      	str	r0, [r7, #12]
 80020ca:	60b9      	str	r1, [r7, #8]
 80020cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ce:	2300      	movs	r3, #0
 80020d0:	617b      	str	r3, [r7, #20]
 80020d2:	e00a      	b.n	80020ea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020d4:	f3af 8000 	nop.w
 80020d8:	4601      	mov	r1, r0
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	1c5a      	adds	r2, r3, #1
 80020de:	60ba      	str	r2, [r7, #8]
 80020e0:	b2ca      	uxtb	r2, r1
 80020e2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	3301      	adds	r3, #1
 80020e8:	617b      	str	r3, [r7, #20]
 80020ea:	697a      	ldr	r2, [r7, #20]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	dbf0      	blt.n	80020d4 <_read+0x12>
  }

  return len;
 80020f2:	687b      	ldr	r3, [r7, #4]
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3718      	adds	r7, #24
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002108:	2300      	movs	r3, #0
 800210a:	617b      	str	r3, [r7, #20]
 800210c:	e009      	b.n	8002122 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	1c5a      	adds	r2, r3, #1
 8002112:	60ba      	str	r2, [r7, #8]
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	4618      	mov	r0, r3
 8002118:	f7ff fbf0 	bl	80018fc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	3301      	adds	r3, #1
 8002120:	617b      	str	r3, [r7, #20]
 8002122:	697a      	ldr	r2, [r7, #20]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	429a      	cmp	r2, r3
 8002128:	dbf1      	blt.n	800210e <_write+0x12>
  }
  return len;
 800212a:	687b      	ldr	r3, [r7, #4]
}
 800212c:	4618      	mov	r0, r3
 800212e:	3718      	adds	r7, #24
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <_close>:

int _close(int file)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800213c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002140:	4618      	mov	r0, r3
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800215c:	605a      	str	r2, [r3, #4]
  return 0;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <_isatty>:

int _isatty(int file)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002174:	2301      	movs	r3, #1
}
 8002176:	4618      	mov	r0, r3
 8002178:	370c      	adds	r7, #12
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr

08002182 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002182:	b480      	push	{r7}
 8002184:	b085      	sub	sp, #20
 8002186:	af00      	add	r7, sp, #0
 8002188:	60f8      	str	r0, [r7, #12]
 800218a:	60b9      	str	r1, [r7, #8]
 800218c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800218e:	2300      	movs	r3, #0
}
 8002190:	4618      	mov	r0, r3
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b086      	sub	sp, #24
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021a4:	4a14      	ldr	r2, [pc, #80]	@ (80021f8 <_sbrk+0x5c>)
 80021a6:	4b15      	ldr	r3, [pc, #84]	@ (80021fc <_sbrk+0x60>)
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021b0:	4b13      	ldr	r3, [pc, #76]	@ (8002200 <_sbrk+0x64>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d102      	bne.n	80021be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021b8:	4b11      	ldr	r3, [pc, #68]	@ (8002200 <_sbrk+0x64>)
 80021ba:	4a12      	ldr	r2, [pc, #72]	@ (8002204 <_sbrk+0x68>)
 80021bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021be:	4b10      	ldr	r3, [pc, #64]	@ (8002200 <_sbrk+0x64>)
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4413      	add	r3, r2
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d207      	bcs.n	80021dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021cc:	f003 fdb2 	bl	8005d34 <__errno>
 80021d0:	4603      	mov	r3, r0
 80021d2:	220c      	movs	r2, #12
 80021d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021d6:	f04f 33ff 	mov.w	r3, #4294967295
 80021da:	e009      	b.n	80021f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021dc:	4b08      	ldr	r3, [pc, #32]	@ (8002200 <_sbrk+0x64>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021e2:	4b07      	ldr	r3, [pc, #28]	@ (8002200 <_sbrk+0x64>)
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4413      	add	r3, r2
 80021ea:	4a05      	ldr	r2, [pc, #20]	@ (8002200 <_sbrk+0x64>)
 80021ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ee:	68fb      	ldr	r3, [r7, #12]
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3718      	adds	r7, #24
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	20020000 	.word	0x20020000
 80021fc:	00000400 	.word	0x00000400
 8002200:	200001a4 	.word	0x200001a4
 8002204:	200002f8 	.word	0x200002f8

08002208 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800220c:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <SystemInit+0x20>)
 800220e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002212:	4a05      	ldr	r2, [pc, #20]	@ (8002228 <SystemInit+0x20>)
 8002214:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002218:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	e000ed00 	.word	0xe000ed00

0800222c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800222c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002264 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002230:	f7ff ffea 	bl	8002208 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002234:	480c      	ldr	r0, [pc, #48]	@ (8002268 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002236:	490d      	ldr	r1, [pc, #52]	@ (800226c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002238:	4a0d      	ldr	r2, [pc, #52]	@ (8002270 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800223a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800223c:	e002      	b.n	8002244 <LoopCopyDataInit>

0800223e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800223e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002240:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002242:	3304      	adds	r3, #4

08002244 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002244:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002246:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002248:	d3f9      	bcc.n	800223e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800224a:	4a0a      	ldr	r2, [pc, #40]	@ (8002274 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800224c:	4c0a      	ldr	r4, [pc, #40]	@ (8002278 <LoopFillZerobss+0x22>)
  movs r3, #0
 800224e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002250:	e001      	b.n	8002256 <LoopFillZerobss>

08002252 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002252:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002254:	3204      	adds	r2, #4

08002256 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002256:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002258:	d3fb      	bcc.n	8002252 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800225a:	f003 fd71 	bl	8005d40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800225e:	f7ff fb6b 	bl	8001938 <main>
  bx  lr    
 8002262:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002264:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002268:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800226c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002270:	08006f20 	.word	0x08006f20
  ldr r2, =_sbss
 8002274:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002278:	200002f8 	.word	0x200002f8

0800227c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800227c:	e7fe      	b.n	800227c <ADC_IRQHandler>
	...

08002280 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002284:	4b0e      	ldr	r3, [pc, #56]	@ (80022c0 <HAL_Init+0x40>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a0d      	ldr	r2, [pc, #52]	@ (80022c0 <HAL_Init+0x40>)
 800228a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800228e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002290:	4b0b      	ldr	r3, [pc, #44]	@ (80022c0 <HAL_Init+0x40>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a0a      	ldr	r2, [pc, #40]	@ (80022c0 <HAL_Init+0x40>)
 8002296:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800229a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800229c:	4b08      	ldr	r3, [pc, #32]	@ (80022c0 <HAL_Init+0x40>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a07      	ldr	r2, [pc, #28]	@ (80022c0 <HAL_Init+0x40>)
 80022a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022a8:	2003      	movs	r0, #3
 80022aa:	f000 fa2d 	bl	8002708 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022ae:	2000      	movs	r0, #0
 80022b0:	f000 f808 	bl	80022c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022b4:	f7ff fd94 	bl	8001de0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022b8:	2300      	movs	r3, #0
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	40023c00 	.word	0x40023c00

080022c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022cc:	4b12      	ldr	r3, [pc, #72]	@ (8002318 <HAL_InitTick+0x54>)
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	4b12      	ldr	r3, [pc, #72]	@ (800231c <HAL_InitTick+0x58>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	4619      	mov	r1, r3
 80022d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022da:	fbb3 f3f1 	udiv	r3, r3, r1
 80022de:	fbb2 f3f3 	udiv	r3, r2, r3
 80022e2:	4618      	mov	r0, r3
 80022e4:	f000 fa37 	bl	8002756 <HAL_SYSTICK_Config>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e00e      	b.n	8002310 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2b0f      	cmp	r3, #15
 80022f6:	d80a      	bhi.n	800230e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022f8:	2200      	movs	r2, #0
 80022fa:	6879      	ldr	r1, [r7, #4]
 80022fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002300:	f000 fa0d 	bl	800271e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002304:	4a06      	ldr	r2, [pc, #24]	@ (8002320 <HAL_InitTick+0x5c>)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800230a:	2300      	movs	r3, #0
 800230c:	e000      	b.n	8002310 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
}
 8002310:	4618      	mov	r0, r3
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	20000000 	.word	0x20000000
 800231c:	20000008 	.word	0x20000008
 8002320:	20000004 	.word	0x20000004

08002324 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002328:	4b06      	ldr	r3, [pc, #24]	@ (8002344 <HAL_IncTick+0x20>)
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	461a      	mov	r2, r3
 800232e:	4b06      	ldr	r3, [pc, #24]	@ (8002348 <HAL_IncTick+0x24>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4413      	add	r3, r2
 8002334:	4a04      	ldr	r2, [pc, #16]	@ (8002348 <HAL_IncTick+0x24>)
 8002336:	6013      	str	r3, [r2, #0]
}
 8002338:	bf00      	nop
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	20000008 	.word	0x20000008
 8002348:	200001a8 	.word	0x200001a8

0800234c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  return uwTick;
 8002350:	4b03      	ldr	r3, [pc, #12]	@ (8002360 <HAL_GetTick+0x14>)
 8002352:	681b      	ldr	r3, [r3, #0]
}
 8002354:	4618      	mov	r0, r3
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	200001a8 	.word	0x200001a8

08002364 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800236c:	f7ff ffee 	bl	800234c <HAL_GetTick>
 8002370:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800237c:	d005      	beq.n	800238a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800237e:	4b0a      	ldr	r3, [pc, #40]	@ (80023a8 <HAL_Delay+0x44>)
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	461a      	mov	r2, r3
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	4413      	add	r3, r2
 8002388:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800238a:	bf00      	nop
 800238c:	f7ff ffde 	bl	800234c <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	68fa      	ldr	r2, [r7, #12]
 8002398:	429a      	cmp	r2, r3
 800239a:	d8f7      	bhi.n	800238c <HAL_Delay+0x28>
  {
  }
}
 800239c:	bf00      	nop
 800239e:	bf00      	nop
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	20000008 	.word	0x20000008

080023ac <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d101      	bne.n	80023be <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e0ed      	b.n	800259a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d102      	bne.n	80023d0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f7ff fd30 	bl	8001e30 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f042 0201 	orr.w	r2, r2, #1
 80023de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023e0:	f7ff ffb4 	bl	800234c <HAL_GetTick>
 80023e4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80023e6:	e012      	b.n	800240e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80023e8:	f7ff ffb0 	bl	800234c <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b0a      	cmp	r3, #10
 80023f4:	d90b      	bls.n	800240e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2205      	movs	r2, #5
 8002406:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e0c5      	b.n	800259a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f003 0301 	and.w	r3, r3, #1
 8002418:	2b00      	cmp	r3, #0
 800241a:	d0e5      	beq.n	80023e8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f022 0202 	bic.w	r2, r2, #2
 800242a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800242c:	f7ff ff8e 	bl	800234c <HAL_GetTick>
 8002430:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002432:	e012      	b.n	800245a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002434:	f7ff ff8a 	bl	800234c <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b0a      	cmp	r3, #10
 8002440:	d90b      	bls.n	800245a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002446:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2205      	movs	r2, #5
 8002452:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e09f      	b.n	800259a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f003 0302 	and.w	r3, r3, #2
 8002464:	2b00      	cmp	r3, #0
 8002466:	d1e5      	bne.n	8002434 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	7e1b      	ldrb	r3, [r3, #24]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d108      	bne.n	8002482 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	e007      	b.n	8002492 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002490:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	7e5b      	ldrb	r3, [r3, #25]
 8002496:	2b01      	cmp	r3, #1
 8002498:	d108      	bne.n	80024ac <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024a8:	601a      	str	r2, [r3, #0]
 80024aa:	e007      	b.n	80024bc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80024ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	7e9b      	ldrb	r3, [r3, #26]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d108      	bne.n	80024d6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f042 0220 	orr.w	r2, r2, #32
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	e007      	b.n	80024e6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f022 0220 	bic.w	r2, r2, #32
 80024e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	7edb      	ldrb	r3, [r3, #27]
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d108      	bne.n	8002500 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f022 0210 	bic.w	r2, r2, #16
 80024fc:	601a      	str	r2, [r3, #0]
 80024fe:	e007      	b.n	8002510 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f042 0210 	orr.w	r2, r2, #16
 800250e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	7f1b      	ldrb	r3, [r3, #28]
 8002514:	2b01      	cmp	r3, #1
 8002516:	d108      	bne.n	800252a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f042 0208 	orr.w	r2, r2, #8
 8002526:	601a      	str	r2, [r3, #0]
 8002528:	e007      	b.n	800253a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f022 0208 	bic.w	r2, r2, #8
 8002538:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	7f5b      	ldrb	r3, [r3, #29]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d108      	bne.n	8002554 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f042 0204 	orr.w	r2, r2, #4
 8002550:	601a      	str	r2, [r3, #0]
 8002552:	e007      	b.n	8002564 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f022 0204 	bic.w	r2, r2, #4
 8002562:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689a      	ldr	r2, [r3, #8]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	431a      	orrs	r2, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	691b      	ldr	r3, [r3, #16]
 8002572:	431a      	orrs	r2, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	695b      	ldr	r3, [r3, #20]
 8002578:	ea42 0103 	orr.w	r1, r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	1e5a      	subs	r2, r3, #1
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	430a      	orrs	r2, r1
 8002588:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2201      	movs	r2, #1
 8002594:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
	...

080025a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b085      	sub	sp, #20
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f003 0307 	and.w	r3, r3, #7
 80025b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025b4:	4b0c      	ldr	r3, [pc, #48]	@ (80025e8 <__NVIC_SetPriorityGrouping+0x44>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025c0:	4013      	ands	r3, r2
 80025c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025d6:	4a04      	ldr	r2, [pc, #16]	@ (80025e8 <__NVIC_SetPriorityGrouping+0x44>)
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	60d3      	str	r3, [r2, #12]
}
 80025dc:	bf00      	nop
 80025de:	3714      	adds	r7, #20
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr
 80025e8:	e000ed00 	.word	0xe000ed00

080025ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025f0:	4b04      	ldr	r3, [pc, #16]	@ (8002604 <__NVIC_GetPriorityGrouping+0x18>)
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	0a1b      	lsrs	r3, r3, #8
 80025f6:	f003 0307 	and.w	r3, r3, #7
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr
 8002604:	e000ed00 	.word	0xe000ed00

08002608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	6039      	str	r1, [r7, #0]
 8002612:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002618:	2b00      	cmp	r3, #0
 800261a:	db0a      	blt.n	8002632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	b2da      	uxtb	r2, r3
 8002620:	490c      	ldr	r1, [pc, #48]	@ (8002654 <__NVIC_SetPriority+0x4c>)
 8002622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002626:	0112      	lsls	r2, r2, #4
 8002628:	b2d2      	uxtb	r2, r2
 800262a:	440b      	add	r3, r1
 800262c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002630:	e00a      	b.n	8002648 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	b2da      	uxtb	r2, r3
 8002636:	4908      	ldr	r1, [pc, #32]	@ (8002658 <__NVIC_SetPriority+0x50>)
 8002638:	79fb      	ldrb	r3, [r7, #7]
 800263a:	f003 030f 	and.w	r3, r3, #15
 800263e:	3b04      	subs	r3, #4
 8002640:	0112      	lsls	r2, r2, #4
 8002642:	b2d2      	uxtb	r2, r2
 8002644:	440b      	add	r3, r1
 8002646:	761a      	strb	r2, [r3, #24]
}
 8002648:	bf00      	nop
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr
 8002654:	e000e100 	.word	0xe000e100
 8002658:	e000ed00 	.word	0xe000ed00

0800265c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800265c:	b480      	push	{r7}
 800265e:	b089      	sub	sp, #36	@ 0x24
 8002660:	af00      	add	r7, sp, #0
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	60b9      	str	r1, [r7, #8]
 8002666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f003 0307 	and.w	r3, r3, #7
 800266e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	f1c3 0307 	rsb	r3, r3, #7
 8002676:	2b04      	cmp	r3, #4
 8002678:	bf28      	it	cs
 800267a:	2304      	movcs	r3, #4
 800267c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	3304      	adds	r3, #4
 8002682:	2b06      	cmp	r3, #6
 8002684:	d902      	bls.n	800268c <NVIC_EncodePriority+0x30>
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	3b03      	subs	r3, #3
 800268a:	e000      	b.n	800268e <NVIC_EncodePriority+0x32>
 800268c:	2300      	movs	r3, #0
 800268e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002690:	f04f 32ff 	mov.w	r2, #4294967295
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	fa02 f303 	lsl.w	r3, r2, r3
 800269a:	43da      	mvns	r2, r3
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	401a      	ands	r2, r3
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026a4:	f04f 31ff 	mov.w	r1, #4294967295
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	fa01 f303 	lsl.w	r3, r1, r3
 80026ae:	43d9      	mvns	r1, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b4:	4313      	orrs	r3, r2
         );
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3724      	adds	r7, #36	@ 0x24
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
	...

080026c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	3b01      	subs	r3, #1
 80026d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026d4:	d301      	bcc.n	80026da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026d6:	2301      	movs	r3, #1
 80026d8:	e00f      	b.n	80026fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026da:	4a0a      	ldr	r2, [pc, #40]	@ (8002704 <SysTick_Config+0x40>)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	3b01      	subs	r3, #1
 80026e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026e2:	210f      	movs	r1, #15
 80026e4:	f04f 30ff 	mov.w	r0, #4294967295
 80026e8:	f7ff ff8e 	bl	8002608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026ec:	4b05      	ldr	r3, [pc, #20]	@ (8002704 <SysTick_Config+0x40>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026f2:	4b04      	ldr	r3, [pc, #16]	@ (8002704 <SysTick_Config+0x40>)
 80026f4:	2207      	movs	r2, #7
 80026f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	e000e010 	.word	0xe000e010

08002708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f7ff ff47 	bl	80025a4 <__NVIC_SetPriorityGrouping>
}
 8002716:	bf00      	nop
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800271e:	b580      	push	{r7, lr}
 8002720:	b086      	sub	sp, #24
 8002722:	af00      	add	r7, sp, #0
 8002724:	4603      	mov	r3, r0
 8002726:	60b9      	str	r1, [r7, #8]
 8002728:	607a      	str	r2, [r7, #4]
 800272a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800272c:	2300      	movs	r3, #0
 800272e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002730:	f7ff ff5c 	bl	80025ec <__NVIC_GetPriorityGrouping>
 8002734:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	68b9      	ldr	r1, [r7, #8]
 800273a:	6978      	ldr	r0, [r7, #20]
 800273c:	f7ff ff8e 	bl	800265c <NVIC_EncodePriority>
 8002740:	4602      	mov	r2, r0
 8002742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002746:	4611      	mov	r1, r2
 8002748:	4618      	mov	r0, r3
 800274a:	f7ff ff5d 	bl	8002608 <__NVIC_SetPriority>
}
 800274e:	bf00      	nop
 8002750:	3718      	adds	r7, #24
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b082      	sub	sp, #8
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f7ff ffb0 	bl	80026c4 <SysTick_Config>
 8002764:	4603      	mov	r3, r0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
	...

08002770 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002770:	b480      	push	{r7}
 8002772:	b089      	sub	sp, #36	@ 0x24
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800277a:	2300      	movs	r3, #0
 800277c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800277e:	2300      	movs	r3, #0
 8002780:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002782:	2300      	movs	r3, #0
 8002784:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002786:	2300      	movs	r3, #0
 8002788:	61fb      	str	r3, [r7, #28]
 800278a:	e165      	b.n	8002a58 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800278c:	2201      	movs	r2, #1
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	697a      	ldr	r2, [r7, #20]
 800279c:	4013      	ands	r3, r2
 800279e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	f040 8154 	bne.w	8002a52 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f003 0303 	and.w	r3, r3, #3
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d005      	beq.n	80027c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d130      	bne.n	8002824 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027c8:	69fb      	ldr	r3, [r7, #28]
 80027ca:	005b      	lsls	r3, r3, #1
 80027cc:	2203      	movs	r2, #3
 80027ce:	fa02 f303 	lsl.w	r3, r2, r3
 80027d2:	43db      	mvns	r3, r3
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	4013      	ands	r3, r2
 80027d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	68da      	ldr	r2, [r3, #12]
 80027de:	69fb      	ldr	r3, [r7, #28]
 80027e0:	005b      	lsls	r3, r3, #1
 80027e2:	fa02 f303 	lsl.w	r3, r2, r3
 80027e6:	69ba      	ldr	r2, [r7, #24]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	69ba      	ldr	r2, [r7, #24]
 80027f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027f8:	2201      	movs	r2, #1
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	43db      	mvns	r3, r3
 8002802:	69ba      	ldr	r2, [r7, #24]
 8002804:	4013      	ands	r3, r2
 8002806:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	091b      	lsrs	r3, r3, #4
 800280e:	f003 0201 	and.w	r2, r3, #1
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	4313      	orrs	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f003 0303 	and.w	r3, r3, #3
 800282c:	2b03      	cmp	r3, #3
 800282e:	d017      	beq.n	8002860 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	005b      	lsls	r3, r3, #1
 800283a:	2203      	movs	r2, #3
 800283c:	fa02 f303 	lsl.w	r3, r2, r3
 8002840:	43db      	mvns	r3, r3
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	4013      	ands	r3, r2
 8002846:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	69fb      	ldr	r3, [r7, #28]
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	fa02 f303 	lsl.w	r3, r2, r3
 8002854:	69ba      	ldr	r2, [r7, #24]
 8002856:	4313      	orrs	r3, r2
 8002858:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f003 0303 	and.w	r3, r3, #3
 8002868:	2b02      	cmp	r3, #2
 800286a:	d123      	bne.n	80028b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	08da      	lsrs	r2, r3, #3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	3208      	adds	r2, #8
 8002874:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002878:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	f003 0307 	and.w	r3, r3, #7
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	220f      	movs	r2, #15
 8002884:	fa02 f303 	lsl.w	r3, r2, r3
 8002888:	43db      	mvns	r3, r3
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	4013      	ands	r3, r2
 800288e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	691a      	ldr	r2, [r3, #16]
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	f003 0307 	and.w	r3, r3, #7
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	08da      	lsrs	r2, r3, #3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	3208      	adds	r2, #8
 80028ae:	69b9      	ldr	r1, [r7, #24]
 80028b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	005b      	lsls	r3, r3, #1
 80028be:	2203      	movs	r2, #3
 80028c0:	fa02 f303 	lsl.w	r3, r2, r3
 80028c4:	43db      	mvns	r3, r3
 80028c6:	69ba      	ldr	r2, [r7, #24]
 80028c8:	4013      	ands	r3, r2
 80028ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f003 0203 	and.w	r2, r3, #3
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	005b      	lsls	r3, r3, #1
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	4313      	orrs	r3, r2
 80028e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	69ba      	ldr	r2, [r7, #24]
 80028e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	f000 80ae 	beq.w	8002a52 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028f6:	2300      	movs	r3, #0
 80028f8:	60fb      	str	r3, [r7, #12]
 80028fa:	4b5d      	ldr	r3, [pc, #372]	@ (8002a70 <HAL_GPIO_Init+0x300>)
 80028fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028fe:	4a5c      	ldr	r2, [pc, #368]	@ (8002a70 <HAL_GPIO_Init+0x300>)
 8002900:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002904:	6453      	str	r3, [r2, #68]	@ 0x44
 8002906:	4b5a      	ldr	r3, [pc, #360]	@ (8002a70 <HAL_GPIO_Init+0x300>)
 8002908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800290a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002912:	4a58      	ldr	r2, [pc, #352]	@ (8002a74 <HAL_GPIO_Init+0x304>)
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	089b      	lsrs	r3, r3, #2
 8002918:	3302      	adds	r3, #2
 800291a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800291e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	f003 0303 	and.w	r3, r3, #3
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	220f      	movs	r2, #15
 800292a:	fa02 f303 	lsl.w	r3, r2, r3
 800292e:	43db      	mvns	r3, r3
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	4013      	ands	r3, r2
 8002934:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a4f      	ldr	r2, [pc, #316]	@ (8002a78 <HAL_GPIO_Init+0x308>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d025      	beq.n	800298a <HAL_GPIO_Init+0x21a>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a4e      	ldr	r2, [pc, #312]	@ (8002a7c <HAL_GPIO_Init+0x30c>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d01f      	beq.n	8002986 <HAL_GPIO_Init+0x216>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a4d      	ldr	r2, [pc, #308]	@ (8002a80 <HAL_GPIO_Init+0x310>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d019      	beq.n	8002982 <HAL_GPIO_Init+0x212>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a4c      	ldr	r2, [pc, #304]	@ (8002a84 <HAL_GPIO_Init+0x314>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d013      	beq.n	800297e <HAL_GPIO_Init+0x20e>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a4b      	ldr	r2, [pc, #300]	@ (8002a88 <HAL_GPIO_Init+0x318>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d00d      	beq.n	800297a <HAL_GPIO_Init+0x20a>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a4a      	ldr	r2, [pc, #296]	@ (8002a8c <HAL_GPIO_Init+0x31c>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d007      	beq.n	8002976 <HAL_GPIO_Init+0x206>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a49      	ldr	r2, [pc, #292]	@ (8002a90 <HAL_GPIO_Init+0x320>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d101      	bne.n	8002972 <HAL_GPIO_Init+0x202>
 800296e:	2306      	movs	r3, #6
 8002970:	e00c      	b.n	800298c <HAL_GPIO_Init+0x21c>
 8002972:	2307      	movs	r3, #7
 8002974:	e00a      	b.n	800298c <HAL_GPIO_Init+0x21c>
 8002976:	2305      	movs	r3, #5
 8002978:	e008      	b.n	800298c <HAL_GPIO_Init+0x21c>
 800297a:	2304      	movs	r3, #4
 800297c:	e006      	b.n	800298c <HAL_GPIO_Init+0x21c>
 800297e:	2303      	movs	r3, #3
 8002980:	e004      	b.n	800298c <HAL_GPIO_Init+0x21c>
 8002982:	2302      	movs	r3, #2
 8002984:	e002      	b.n	800298c <HAL_GPIO_Init+0x21c>
 8002986:	2301      	movs	r3, #1
 8002988:	e000      	b.n	800298c <HAL_GPIO_Init+0x21c>
 800298a:	2300      	movs	r3, #0
 800298c:	69fa      	ldr	r2, [r7, #28]
 800298e:	f002 0203 	and.w	r2, r2, #3
 8002992:	0092      	lsls	r2, r2, #2
 8002994:	4093      	lsls	r3, r2
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	4313      	orrs	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800299c:	4935      	ldr	r1, [pc, #212]	@ (8002a74 <HAL_GPIO_Init+0x304>)
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	089b      	lsrs	r3, r3, #2
 80029a2:	3302      	adds	r3, #2
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029aa:	4b3a      	ldr	r3, [pc, #232]	@ (8002a94 <HAL_GPIO_Init+0x324>)
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	43db      	mvns	r3, r3
 80029b4:	69ba      	ldr	r2, [r7, #24]
 80029b6:	4013      	ands	r3, r2
 80029b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d003      	beq.n	80029ce <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80029c6:	69ba      	ldr	r2, [r7, #24]
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029ce:	4a31      	ldr	r2, [pc, #196]	@ (8002a94 <HAL_GPIO_Init+0x324>)
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029d4:	4b2f      	ldr	r3, [pc, #188]	@ (8002a94 <HAL_GPIO_Init+0x324>)
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	43db      	mvns	r3, r3
 80029de:	69ba      	ldr	r2, [r7, #24]
 80029e0:	4013      	ands	r3, r2
 80029e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d003      	beq.n	80029f8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029f8:	4a26      	ldr	r2, [pc, #152]	@ (8002a94 <HAL_GPIO_Init+0x324>)
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80029fe:	4b25      	ldr	r3, [pc, #148]	@ (8002a94 <HAL_GPIO_Init+0x324>)
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	43db      	mvns	r3, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002a1a:	69ba      	ldr	r2, [r7, #24]
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a22:	4a1c      	ldr	r2, [pc, #112]	@ (8002a94 <HAL_GPIO_Init+0x324>)
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a28:	4b1a      	ldr	r3, [pc, #104]	@ (8002a94 <HAL_GPIO_Init+0x324>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d003      	beq.n	8002a4c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a4c:	4a11      	ldr	r2, [pc, #68]	@ (8002a94 <HAL_GPIO_Init+0x324>)
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	3301      	adds	r3, #1
 8002a56:	61fb      	str	r3, [r7, #28]
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	2b0f      	cmp	r3, #15
 8002a5c:	f67f ae96 	bls.w	800278c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a60:	bf00      	nop
 8002a62:	bf00      	nop
 8002a64:	3724      	adds	r7, #36	@ 0x24
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	40023800 	.word	0x40023800
 8002a74:	40013800 	.word	0x40013800
 8002a78:	40020000 	.word	0x40020000
 8002a7c:	40020400 	.word	0x40020400
 8002a80:	40020800 	.word	0x40020800
 8002a84:	40020c00 	.word	0x40020c00
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	40021400 	.word	0x40021400
 8002a90:	40021800 	.word	0x40021800
 8002a94:	40013c00 	.word	0x40013c00

08002a98 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e12b      	b.n	8002d02 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d106      	bne.n	8002ac4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f7ff fa0c 	bl	8001edc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2224      	movs	r2, #36	@ 0x24
 8002ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f022 0201 	bic.w	r2, r2, #1
 8002ada:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002aea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002afa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002afc:	f001 fd62 	bl	80045c4 <HAL_RCC_GetPCLK1Freq>
 8002b00:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	4a81      	ldr	r2, [pc, #516]	@ (8002d0c <HAL_I2C_Init+0x274>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d807      	bhi.n	8002b1c <HAL_I2C_Init+0x84>
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	4a80      	ldr	r2, [pc, #512]	@ (8002d10 <HAL_I2C_Init+0x278>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	bf94      	ite	ls
 8002b14:	2301      	movls	r3, #1
 8002b16:	2300      	movhi	r3, #0
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	e006      	b.n	8002b2a <HAL_I2C_Init+0x92>
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	4a7d      	ldr	r2, [pc, #500]	@ (8002d14 <HAL_I2C_Init+0x27c>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	bf94      	ite	ls
 8002b24:	2301      	movls	r3, #1
 8002b26:	2300      	movhi	r3, #0
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e0e7      	b.n	8002d02 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	4a78      	ldr	r2, [pc, #480]	@ (8002d18 <HAL_I2C_Init+0x280>)
 8002b36:	fba2 2303 	umull	r2, r3, r2, r3
 8002b3a:	0c9b      	lsrs	r3, r3, #18
 8002b3c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	68ba      	ldr	r2, [r7, #8]
 8002b4e:	430a      	orrs	r2, r1
 8002b50:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	6a1b      	ldr	r3, [r3, #32]
 8002b58:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	4a6a      	ldr	r2, [pc, #424]	@ (8002d0c <HAL_I2C_Init+0x274>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d802      	bhi.n	8002b6c <HAL_I2C_Init+0xd4>
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	e009      	b.n	8002b80 <HAL_I2C_Init+0xe8>
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002b72:	fb02 f303 	mul.w	r3, r2, r3
 8002b76:	4a69      	ldr	r2, [pc, #420]	@ (8002d1c <HAL_I2C_Init+0x284>)
 8002b78:	fba2 2303 	umull	r2, r3, r2, r3
 8002b7c:	099b      	lsrs	r3, r3, #6
 8002b7e:	3301      	adds	r3, #1
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	6812      	ldr	r2, [r2, #0]
 8002b84:	430b      	orrs	r3, r1
 8002b86:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	69db      	ldr	r3, [r3, #28]
 8002b8e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002b92:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	495c      	ldr	r1, [pc, #368]	@ (8002d0c <HAL_I2C_Init+0x274>)
 8002b9c:	428b      	cmp	r3, r1
 8002b9e:	d819      	bhi.n	8002bd4 <HAL_I2C_Init+0x13c>
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	1e59      	subs	r1, r3, #1
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	005b      	lsls	r3, r3, #1
 8002baa:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bae:	1c59      	adds	r1, r3, #1
 8002bb0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002bb4:	400b      	ands	r3, r1
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d00a      	beq.n	8002bd0 <HAL_I2C_Init+0x138>
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	1e59      	subs	r1, r3, #1
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bc8:	3301      	adds	r3, #1
 8002bca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bce:	e051      	b.n	8002c74 <HAL_I2C_Init+0x1dc>
 8002bd0:	2304      	movs	r3, #4
 8002bd2:	e04f      	b.n	8002c74 <HAL_I2C_Init+0x1dc>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d111      	bne.n	8002c00 <HAL_I2C_Init+0x168>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	1e58      	subs	r0, r3, #1
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6859      	ldr	r1, [r3, #4]
 8002be4:	460b      	mov	r3, r1
 8002be6:	005b      	lsls	r3, r3, #1
 8002be8:	440b      	add	r3, r1
 8002bea:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bee:	3301      	adds	r3, #1
 8002bf0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	bf0c      	ite	eq
 8002bf8:	2301      	moveq	r3, #1
 8002bfa:	2300      	movne	r3, #0
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	e012      	b.n	8002c26 <HAL_I2C_Init+0x18e>
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	1e58      	subs	r0, r3, #1
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6859      	ldr	r1, [r3, #4]
 8002c08:	460b      	mov	r3, r1
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	440b      	add	r3, r1
 8002c0e:	0099      	lsls	r1, r3, #2
 8002c10:	440b      	add	r3, r1
 8002c12:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c16:	3301      	adds	r3, #1
 8002c18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	bf0c      	ite	eq
 8002c20:	2301      	moveq	r3, #1
 8002c22:	2300      	movne	r3, #0
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <HAL_I2C_Init+0x196>
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e022      	b.n	8002c74 <HAL_I2C_Init+0x1dc>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d10e      	bne.n	8002c54 <HAL_I2C_Init+0x1bc>
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	1e58      	subs	r0, r3, #1
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6859      	ldr	r1, [r3, #4]
 8002c3e:	460b      	mov	r3, r1
 8002c40:	005b      	lsls	r3, r3, #1
 8002c42:	440b      	add	r3, r1
 8002c44:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c48:	3301      	adds	r3, #1
 8002c4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c52:	e00f      	b.n	8002c74 <HAL_I2C_Init+0x1dc>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	1e58      	subs	r0, r3, #1
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6859      	ldr	r1, [r3, #4]
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	440b      	add	r3, r1
 8002c62:	0099      	lsls	r1, r3, #2
 8002c64:	440b      	add	r3, r1
 8002c66:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c70:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c74:	6879      	ldr	r1, [r7, #4]
 8002c76:	6809      	ldr	r1, [r1, #0]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	69da      	ldr	r2, [r3, #28]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a1b      	ldr	r3, [r3, #32]
 8002c8e:	431a      	orrs	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	430a      	orrs	r2, r1
 8002c96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002ca2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	6911      	ldr	r1, [r2, #16]
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	68d2      	ldr	r2, [r2, #12]
 8002cae:	4311      	orrs	r1, r2
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	6812      	ldr	r2, [r2, #0]
 8002cb4:	430b      	orrs	r3, r1
 8002cb6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	695a      	ldr	r2, [r3, #20]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	431a      	orrs	r2, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f042 0201 	orr.w	r2, r2, #1
 8002ce2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2220      	movs	r2, #32
 8002cee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	000186a0 	.word	0x000186a0
 8002d10:	001e847f 	.word	0x001e847f
 8002d14:	003d08ff 	.word	0x003d08ff
 8002d18:	431bde83 	.word	0x431bde83
 8002d1c:	10624dd3 	.word	0x10624dd3

08002d20 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b088      	sub	sp, #32
 8002d24:	af02      	add	r7, sp, #8
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	607a      	str	r2, [r7, #4]
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	817b      	strh	r3, [r7, #10]
 8002d30:	4613      	mov	r3, r2
 8002d32:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d34:	f7ff fb0a 	bl	800234c <HAL_GetTick>
 8002d38:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	2b20      	cmp	r3, #32
 8002d44:	f040 80e0 	bne.w	8002f08 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	9300      	str	r3, [sp, #0]
 8002d4c:	2319      	movs	r3, #25
 8002d4e:	2201      	movs	r2, #1
 8002d50:	4970      	ldr	r1, [pc, #448]	@ (8002f14 <HAL_I2C_Master_Transmit+0x1f4>)
 8002d52:	68f8      	ldr	r0, [r7, #12]
 8002d54:	f001 f90e 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002d5e:	2302      	movs	r3, #2
 8002d60:	e0d3      	b.n	8002f0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d101      	bne.n	8002d70 <HAL_I2C_Master_Transmit+0x50>
 8002d6c:	2302      	movs	r3, #2
 8002d6e:	e0cc      	b.n	8002f0a <HAL_I2C_Master_Transmit+0x1ea>
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2201      	movs	r2, #1
 8002d74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0301 	and.w	r3, r3, #1
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d007      	beq.n	8002d96 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f042 0201 	orr.w	r2, r2, #1
 8002d94:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002da4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2221      	movs	r2, #33	@ 0x21
 8002daa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2210      	movs	r2, #16
 8002db2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2200      	movs	r2, #0
 8002dba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	893a      	ldrh	r2, [r7, #8]
 8002dc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dcc:	b29a      	uxth	r2, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	4a50      	ldr	r2, [pc, #320]	@ (8002f18 <HAL_I2C_Master_Transmit+0x1f8>)
 8002dd6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002dd8:	8979      	ldrh	r1, [r7, #10]
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	6a3a      	ldr	r2, [r7, #32]
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f000 fdfa 	bl	80039d8 <I2C_MasterRequestWrite>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d001      	beq.n	8002dee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e08d      	b.n	8002f0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dee:	2300      	movs	r3, #0
 8002df0:	613b      	str	r3, [r7, #16]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	695b      	ldr	r3, [r3, #20]
 8002df8:	613b      	str	r3, [r7, #16]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	613b      	str	r3, [r7, #16]
 8002e02:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002e04:	e066      	b.n	8002ed4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e06:	697a      	ldr	r2, [r7, #20]
 8002e08:	6a39      	ldr	r1, [r7, #32]
 8002e0a:	68f8      	ldr	r0, [r7, #12]
 8002e0c:	f001 f9cc 	bl	80041a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d00d      	beq.n	8002e32 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1a:	2b04      	cmp	r3, #4
 8002e1c:	d107      	bne.n	8002e2e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e2c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e06b      	b.n	8002f0a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e36:	781a      	ldrb	r2, [r3, #0]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e42:	1c5a      	adds	r2, r3, #1
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	3b01      	subs	r3, #1
 8002e50:	b29a      	uxth	r2, r3
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	b29a      	uxth	r2, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	695b      	ldr	r3, [r3, #20]
 8002e68:	f003 0304 	and.w	r3, r3, #4
 8002e6c:	2b04      	cmp	r3, #4
 8002e6e:	d11b      	bne.n	8002ea8 <HAL_I2C_Master_Transmit+0x188>
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d017      	beq.n	8002ea8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7c:	781a      	ldrb	r2, [r3, #0]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e88:	1c5a      	adds	r2, r3, #1
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e92:	b29b      	uxth	r3, r3
 8002e94:	3b01      	subs	r3, #1
 8002e96:	b29a      	uxth	r2, r3
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ea0:	3b01      	subs	r3, #1
 8002ea2:	b29a      	uxth	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ea8:	697a      	ldr	r2, [r7, #20]
 8002eaa:	6a39      	ldr	r1, [r7, #32]
 8002eac:	68f8      	ldr	r0, [r7, #12]
 8002eae:	f001 f9c3 	bl	8004238 <I2C_WaitOnBTFFlagUntilTimeout>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d00d      	beq.n	8002ed4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ebc:	2b04      	cmp	r3, #4
 8002ebe:	d107      	bne.n	8002ed0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ece:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e01a      	b.n	8002f0a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d194      	bne.n	8002e06 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2220      	movs	r2, #32
 8002ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002f04:	2300      	movs	r3, #0
 8002f06:	e000      	b.n	8002f0a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002f08:	2302      	movs	r3, #2
  }
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3718      	adds	r7, #24
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	00100002 	.word	0x00100002
 8002f18:	ffff0000 	.word	0xffff0000

08002f1c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b08c      	sub	sp, #48	@ 0x30
 8002f20:	af02      	add	r7, sp, #8
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	607a      	str	r2, [r7, #4]
 8002f26:	461a      	mov	r2, r3
 8002f28:	460b      	mov	r3, r1
 8002f2a:	817b      	strh	r3, [r7, #10]
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f30:	f7ff fa0c 	bl	800234c <HAL_GetTick>
 8002f34:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b20      	cmp	r3, #32
 8002f40:	f040 8217 	bne.w	8003372 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f46:	9300      	str	r3, [sp, #0]
 8002f48:	2319      	movs	r3, #25
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	497c      	ldr	r1, [pc, #496]	@ (8003140 <HAL_I2C_Master_Receive+0x224>)
 8002f4e:	68f8      	ldr	r0, [r7, #12]
 8002f50:	f001 f810 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	e20a      	b.n	8003374 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d101      	bne.n	8002f6c <HAL_I2C_Master_Receive+0x50>
 8002f68:	2302      	movs	r3, #2
 8002f6a:	e203      	b.n	8003374 <HAL_I2C_Master_Receive+0x458>
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2201      	movs	r2, #1
 8002f70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0301 	and.w	r3, r3, #1
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d007      	beq.n	8002f92 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f042 0201 	orr.w	r2, r2, #1
 8002f90:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fa0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2222      	movs	r2, #34	@ 0x22
 8002fa6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2210      	movs	r2, #16
 8002fae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	893a      	ldrh	r2, [r7, #8]
 8002fc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fc8:	b29a      	uxth	r2, r3
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	4a5c      	ldr	r2, [pc, #368]	@ (8003144 <HAL_I2C_Master_Receive+0x228>)
 8002fd2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002fd4:	8979      	ldrh	r1, [r7, #10]
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002fda:	68f8      	ldr	r0, [r7, #12]
 8002fdc:	f000 fd7e 	bl	8003adc <I2C_MasterRequestRead>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e1c4      	b.n	8003374 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d113      	bne.n	800301a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	623b      	str	r3, [r7, #32]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	695b      	ldr	r3, [r3, #20]
 8002ffc:	623b      	str	r3, [r7, #32]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	699b      	ldr	r3, [r3, #24]
 8003004:	623b      	str	r3, [r7, #32]
 8003006:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003016:	601a      	str	r2, [r3, #0]
 8003018:	e198      	b.n	800334c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800301e:	2b01      	cmp	r3, #1
 8003020:	d11b      	bne.n	800305a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003030:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003032:	2300      	movs	r3, #0
 8003034:	61fb      	str	r3, [r7, #28]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	695b      	ldr	r3, [r3, #20]
 800303c:	61fb      	str	r3, [r7, #28]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	699b      	ldr	r3, [r3, #24]
 8003044:	61fb      	str	r3, [r7, #28]
 8003046:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003056:	601a      	str	r2, [r3, #0]
 8003058:	e178      	b.n	800334c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800305e:	2b02      	cmp	r3, #2
 8003060:	d11b      	bne.n	800309a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003070:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003080:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003082:	2300      	movs	r3, #0
 8003084:	61bb      	str	r3, [r7, #24]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	695b      	ldr	r3, [r3, #20]
 800308c:	61bb      	str	r3, [r7, #24]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	699b      	ldr	r3, [r3, #24]
 8003094:	61bb      	str	r3, [r7, #24]
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	e158      	b.n	800334c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80030a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030aa:	2300      	movs	r3, #0
 80030ac:	617b      	str	r3, [r7, #20]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	695b      	ldr	r3, [r3, #20]
 80030b4:	617b      	str	r3, [r7, #20]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	617b      	str	r3, [r7, #20]
 80030be:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80030c0:	e144      	b.n	800334c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030c6:	2b03      	cmp	r3, #3
 80030c8:	f200 80f1 	bhi.w	80032ae <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d123      	bne.n	800311c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030d6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80030d8:	68f8      	ldr	r0, [r7, #12]
 80030da:	f001 f8f5 	bl	80042c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d001      	beq.n	80030e8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e145      	b.n	8003374 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	691a      	ldr	r2, [r3, #16]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030f2:	b2d2      	uxtb	r2, r2
 80030f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030fa:	1c5a      	adds	r2, r3, #1
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003104:	3b01      	subs	r3, #1
 8003106:	b29a      	uxth	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003110:	b29b      	uxth	r3, r3
 8003112:	3b01      	subs	r3, #1
 8003114:	b29a      	uxth	r2, r3
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800311a:	e117      	b.n	800334c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003120:	2b02      	cmp	r3, #2
 8003122:	d14e      	bne.n	80031c2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800312a:	2200      	movs	r2, #0
 800312c:	4906      	ldr	r1, [pc, #24]	@ (8003148 <HAL_I2C_Master_Receive+0x22c>)
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f000 ff20 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d008      	beq.n	800314c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e11a      	b.n	8003374 <HAL_I2C_Master_Receive+0x458>
 800313e:	bf00      	nop
 8003140:	00100002 	.word	0x00100002
 8003144:	ffff0000 	.word	0xffff0000
 8003148:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800315a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	691a      	ldr	r2, [r3, #16]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003166:	b2d2      	uxtb	r2, r2
 8003168:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800316e:	1c5a      	adds	r2, r3, #1
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003178:	3b01      	subs	r3, #1
 800317a:	b29a      	uxth	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003184:	b29b      	uxth	r3, r3
 8003186:	3b01      	subs	r3, #1
 8003188:	b29a      	uxth	r2, r3
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	691a      	ldr	r2, [r3, #16]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003198:	b2d2      	uxtb	r2, r2
 800319a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a0:	1c5a      	adds	r2, r3, #1
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031aa:	3b01      	subs	r3, #1
 80031ac:	b29a      	uxth	r2, r3
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031b6:	b29b      	uxth	r3, r3
 80031b8:	3b01      	subs	r3, #1
 80031ba:	b29a      	uxth	r2, r3
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80031c0:	e0c4      	b.n	800334c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c4:	9300      	str	r3, [sp, #0]
 80031c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031c8:	2200      	movs	r2, #0
 80031ca:	496c      	ldr	r1, [pc, #432]	@ (800337c <HAL_I2C_Master_Receive+0x460>)
 80031cc:	68f8      	ldr	r0, [r7, #12]
 80031ce:	f000 fed1 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d001      	beq.n	80031dc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e0cb      	b.n	8003374 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	691a      	ldr	r2, [r3, #16]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f6:	b2d2      	uxtb	r2, r2
 80031f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fe:	1c5a      	adds	r2, r3, #1
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003208:	3b01      	subs	r3, #1
 800320a:	b29a      	uxth	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003214:	b29b      	uxth	r3, r3
 8003216:	3b01      	subs	r3, #1
 8003218:	b29a      	uxth	r2, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800321e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003220:	9300      	str	r3, [sp, #0]
 8003222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003224:	2200      	movs	r2, #0
 8003226:	4955      	ldr	r1, [pc, #340]	@ (800337c <HAL_I2C_Master_Receive+0x460>)
 8003228:	68f8      	ldr	r0, [r7, #12]
 800322a:	f000 fea3 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d001      	beq.n	8003238 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e09d      	b.n	8003374 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003246:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	691a      	ldr	r2, [r3, #16]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003252:	b2d2      	uxtb	r2, r2
 8003254:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800325a:	1c5a      	adds	r2, r3, #1
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003264:	3b01      	subs	r3, #1
 8003266:	b29a      	uxth	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003270:	b29b      	uxth	r3, r3
 8003272:	3b01      	subs	r3, #1
 8003274:	b29a      	uxth	r2, r3
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	691a      	ldr	r2, [r3, #16]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003284:	b2d2      	uxtb	r2, r2
 8003286:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800328c:	1c5a      	adds	r2, r3, #1
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003296:	3b01      	subs	r3, #1
 8003298:	b29a      	uxth	r2, r3
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	3b01      	subs	r3, #1
 80032a6:	b29a      	uxth	r2, r3
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80032ac:	e04e      	b.n	800334c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032b0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80032b2:	68f8      	ldr	r0, [r7, #12]
 80032b4:	f001 f808 	bl	80042c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e058      	b.n	8003374 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	691a      	ldr	r2, [r3, #16]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032cc:	b2d2      	uxtb	r2, r2
 80032ce:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d4:	1c5a      	adds	r2, r3, #1
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032de:	3b01      	subs	r3, #1
 80032e0:	b29a      	uxth	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	3b01      	subs	r3, #1
 80032ee:	b29a      	uxth	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	f003 0304 	and.w	r3, r3, #4
 80032fe:	2b04      	cmp	r3, #4
 8003300:	d124      	bne.n	800334c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003306:	2b03      	cmp	r3, #3
 8003308:	d107      	bne.n	800331a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003318:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	691a      	ldr	r2, [r3, #16]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003324:	b2d2      	uxtb	r2, r2
 8003326:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332c:	1c5a      	adds	r2, r3, #1
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003336:	3b01      	subs	r3, #1
 8003338:	b29a      	uxth	r2, r3
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003342:	b29b      	uxth	r3, r3
 8003344:	3b01      	subs	r3, #1
 8003346:	b29a      	uxth	r2, r3
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003350:	2b00      	cmp	r3, #0
 8003352:	f47f aeb6 	bne.w	80030c2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2220      	movs	r2, #32
 800335a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2200      	movs	r2, #0
 800336a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800336e:	2300      	movs	r3, #0
 8003370:	e000      	b.n	8003374 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003372:	2302      	movs	r3, #2
  }
}
 8003374:	4618      	mov	r0, r3
 8003376:	3728      	adds	r7, #40	@ 0x28
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}
 800337c:	00010004 	.word	0x00010004

08003380 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b088      	sub	sp, #32
 8003384:	af02      	add	r7, sp, #8
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	4608      	mov	r0, r1
 800338a:	4611      	mov	r1, r2
 800338c:	461a      	mov	r2, r3
 800338e:	4603      	mov	r3, r0
 8003390:	817b      	strh	r3, [r7, #10]
 8003392:	460b      	mov	r3, r1
 8003394:	813b      	strh	r3, [r7, #8]
 8003396:	4613      	mov	r3, r2
 8003398:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800339a:	f7fe ffd7 	bl	800234c <HAL_GetTick>
 800339e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	2b20      	cmp	r3, #32
 80033aa:	f040 80d9 	bne.w	8003560 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	9300      	str	r3, [sp, #0]
 80033b2:	2319      	movs	r3, #25
 80033b4:	2201      	movs	r2, #1
 80033b6:	496d      	ldr	r1, [pc, #436]	@ (800356c <HAL_I2C_Mem_Write+0x1ec>)
 80033b8:	68f8      	ldr	r0, [r7, #12]
 80033ba:	f000 fddb 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d001      	beq.n	80033c8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80033c4:	2302      	movs	r3, #2
 80033c6:	e0cc      	b.n	8003562 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d101      	bne.n	80033d6 <HAL_I2C_Mem_Write+0x56>
 80033d2:	2302      	movs	r3, #2
 80033d4:	e0c5      	b.n	8003562 <HAL_I2C_Mem_Write+0x1e2>
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2201      	movs	r2, #1
 80033da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0301 	and.w	r3, r3, #1
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d007      	beq.n	80033fc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f042 0201 	orr.w	r2, r2, #1
 80033fa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800340a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2221      	movs	r2, #33	@ 0x21
 8003410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2240      	movs	r2, #64	@ 0x40
 8003418:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2200      	movs	r2, #0
 8003420:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6a3a      	ldr	r2, [r7, #32]
 8003426:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800342c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003432:	b29a      	uxth	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	4a4d      	ldr	r2, [pc, #308]	@ (8003570 <HAL_I2C_Mem_Write+0x1f0>)
 800343c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800343e:	88f8      	ldrh	r0, [r7, #6]
 8003440:	893a      	ldrh	r2, [r7, #8]
 8003442:	8979      	ldrh	r1, [r7, #10]
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	9301      	str	r3, [sp, #4]
 8003448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800344a:	9300      	str	r3, [sp, #0]
 800344c:	4603      	mov	r3, r0
 800344e:	68f8      	ldr	r0, [r7, #12]
 8003450:	f000 fc12 	bl	8003c78 <I2C_RequestMemoryWrite>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d052      	beq.n	8003500 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e081      	b.n	8003562 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800345e:	697a      	ldr	r2, [r7, #20]
 8003460:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003462:	68f8      	ldr	r0, [r7, #12]
 8003464:	f000 fea0 	bl	80041a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00d      	beq.n	800348a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003472:	2b04      	cmp	r3, #4
 8003474:	d107      	bne.n	8003486 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003484:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e06b      	b.n	8003562 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348e:	781a      	ldrb	r2, [r3, #0]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800349a:	1c5a      	adds	r2, r3, #1
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034a4:	3b01      	subs	r3, #1
 80034a6:	b29a      	uxth	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	3b01      	subs	r3, #1
 80034b4:	b29a      	uxth	r2, r3
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	695b      	ldr	r3, [r3, #20]
 80034c0:	f003 0304 	and.w	r3, r3, #4
 80034c4:	2b04      	cmp	r3, #4
 80034c6:	d11b      	bne.n	8003500 <HAL_I2C_Mem_Write+0x180>
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d017      	beq.n	8003500 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d4:	781a      	ldrb	r2, [r3, #0]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e0:	1c5a      	adds	r2, r3, #1
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034ea:	3b01      	subs	r3, #1
 80034ec:	b29a      	uxth	r2, r3
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	3b01      	subs	r3, #1
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003504:	2b00      	cmp	r3, #0
 8003506:	d1aa      	bne.n	800345e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003508:	697a      	ldr	r2, [r7, #20]
 800350a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800350c:	68f8      	ldr	r0, [r7, #12]
 800350e:	f000 fe93 	bl	8004238 <I2C_WaitOnBTFFlagUntilTimeout>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d00d      	beq.n	8003534 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351c:	2b04      	cmp	r3, #4
 800351e:	d107      	bne.n	8003530 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800352e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e016      	b.n	8003562 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003542:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2220      	movs	r2, #32
 8003548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800355c:	2300      	movs	r3, #0
 800355e:	e000      	b.n	8003562 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003560:	2302      	movs	r3, #2
  }
}
 8003562:	4618      	mov	r0, r3
 8003564:	3718      	adds	r7, #24
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	00100002 	.word	0x00100002
 8003570:	ffff0000 	.word	0xffff0000

08003574 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b08c      	sub	sp, #48	@ 0x30
 8003578:	af02      	add	r7, sp, #8
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	4608      	mov	r0, r1
 800357e:	4611      	mov	r1, r2
 8003580:	461a      	mov	r2, r3
 8003582:	4603      	mov	r3, r0
 8003584:	817b      	strh	r3, [r7, #10]
 8003586:	460b      	mov	r3, r1
 8003588:	813b      	strh	r3, [r7, #8]
 800358a:	4613      	mov	r3, r2
 800358c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800358e:	f7fe fedd 	bl	800234c <HAL_GetTick>
 8003592:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800359a:	b2db      	uxtb	r3, r3
 800359c:	2b20      	cmp	r3, #32
 800359e:	f040 8214 	bne.w	80039ca <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a4:	9300      	str	r3, [sp, #0]
 80035a6:	2319      	movs	r3, #25
 80035a8:	2201      	movs	r2, #1
 80035aa:	497b      	ldr	r1, [pc, #492]	@ (8003798 <HAL_I2C_Mem_Read+0x224>)
 80035ac:	68f8      	ldr	r0, [r7, #12]
 80035ae:	f000 fce1 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d001      	beq.n	80035bc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80035b8:	2302      	movs	r3, #2
 80035ba:	e207      	b.n	80039cc <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d101      	bne.n	80035ca <HAL_I2C_Mem_Read+0x56>
 80035c6:	2302      	movs	r3, #2
 80035c8:	e200      	b.n	80039cc <HAL_I2C_Mem_Read+0x458>
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0301 	and.w	r3, r3, #1
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d007      	beq.n	80035f0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f042 0201 	orr.w	r2, r2, #1
 80035ee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035fe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2222      	movs	r2, #34	@ 0x22
 8003604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2240      	movs	r2, #64	@ 0x40
 800360c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2200      	movs	r2, #0
 8003614:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800361a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003620:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003626:	b29a      	uxth	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4a5b      	ldr	r2, [pc, #364]	@ (800379c <HAL_I2C_Mem_Read+0x228>)
 8003630:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003632:	88f8      	ldrh	r0, [r7, #6]
 8003634:	893a      	ldrh	r2, [r7, #8]
 8003636:	8979      	ldrh	r1, [r7, #10]
 8003638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800363a:	9301      	str	r3, [sp, #4]
 800363c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800363e:	9300      	str	r3, [sp, #0]
 8003640:	4603      	mov	r3, r0
 8003642:	68f8      	ldr	r0, [r7, #12]
 8003644:	f000 fbae 	bl	8003da4 <I2C_RequestMemoryRead>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d001      	beq.n	8003652 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e1bc      	b.n	80039cc <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003656:	2b00      	cmp	r3, #0
 8003658:	d113      	bne.n	8003682 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800365a:	2300      	movs	r3, #0
 800365c:	623b      	str	r3, [r7, #32]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	695b      	ldr	r3, [r3, #20]
 8003664:	623b      	str	r3, [r7, #32]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	699b      	ldr	r3, [r3, #24]
 800366c:	623b      	str	r3, [r7, #32]
 800366e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800367e:	601a      	str	r2, [r3, #0]
 8003680:	e190      	b.n	80039a4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003686:	2b01      	cmp	r3, #1
 8003688:	d11b      	bne.n	80036c2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003698:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800369a:	2300      	movs	r3, #0
 800369c:	61fb      	str	r3, [r7, #28]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	695b      	ldr	r3, [r3, #20]
 80036a4:	61fb      	str	r3, [r7, #28]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	699b      	ldr	r3, [r3, #24]
 80036ac:	61fb      	str	r3, [r7, #28]
 80036ae:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036be:	601a      	str	r2, [r3, #0]
 80036c0:	e170      	b.n	80039a4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d11b      	bne.n	8003702 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036d8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ea:	2300      	movs	r3, #0
 80036ec:	61bb      	str	r3, [r7, #24]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	695b      	ldr	r3, [r3, #20]
 80036f4:	61bb      	str	r3, [r7, #24]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	699b      	ldr	r3, [r3, #24]
 80036fc:	61bb      	str	r3, [r7, #24]
 80036fe:	69bb      	ldr	r3, [r7, #24]
 8003700:	e150      	b.n	80039a4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003702:	2300      	movs	r3, #0
 8003704:	617b      	str	r3, [r7, #20]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	695b      	ldr	r3, [r3, #20]
 800370c:	617b      	str	r3, [r7, #20]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	699b      	ldr	r3, [r3, #24]
 8003714:	617b      	str	r3, [r7, #20]
 8003716:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003718:	e144      	b.n	80039a4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800371e:	2b03      	cmp	r3, #3
 8003720:	f200 80f1 	bhi.w	8003906 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003728:	2b01      	cmp	r3, #1
 800372a:	d123      	bne.n	8003774 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800372c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800372e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f000 fdc9 	bl	80042c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d001      	beq.n	8003740 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e145      	b.n	80039cc <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	691a      	ldr	r2, [r3, #16]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374a:	b2d2      	uxtb	r2, r2
 800374c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003752:	1c5a      	adds	r2, r3, #1
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800375c:	3b01      	subs	r3, #1
 800375e:	b29a      	uxth	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003768:	b29b      	uxth	r3, r3
 800376a:	3b01      	subs	r3, #1
 800376c:	b29a      	uxth	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003772:	e117      	b.n	80039a4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003778:	2b02      	cmp	r3, #2
 800377a:	d14e      	bne.n	800381a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800377c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800377e:	9300      	str	r3, [sp, #0]
 8003780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003782:	2200      	movs	r2, #0
 8003784:	4906      	ldr	r1, [pc, #24]	@ (80037a0 <HAL_I2C_Mem_Read+0x22c>)
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	f000 fbf4 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d008      	beq.n	80037a4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e11a      	b.n	80039cc <HAL_I2C_Mem_Read+0x458>
 8003796:	bf00      	nop
 8003798:	00100002 	.word	0x00100002
 800379c:	ffff0000 	.word	0xffff0000
 80037a0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	691a      	ldr	r2, [r3, #16]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037be:	b2d2      	uxtb	r2, r2
 80037c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c6:	1c5a      	adds	r2, r3, #1
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037d0:	3b01      	subs	r3, #1
 80037d2:	b29a      	uxth	r2, r3
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037dc:	b29b      	uxth	r3, r3
 80037de:	3b01      	subs	r3, #1
 80037e0:	b29a      	uxth	r2, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	691a      	ldr	r2, [r3, #16]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f0:	b2d2      	uxtb	r2, r2
 80037f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f8:	1c5a      	adds	r2, r3, #1
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003802:	3b01      	subs	r3, #1
 8003804:	b29a      	uxth	r2, r3
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800380e:	b29b      	uxth	r3, r3
 8003810:	3b01      	subs	r3, #1
 8003812:	b29a      	uxth	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003818:	e0c4      	b.n	80039a4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800381a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003820:	2200      	movs	r2, #0
 8003822:	496c      	ldr	r1, [pc, #432]	@ (80039d4 <HAL_I2C_Mem_Read+0x460>)
 8003824:	68f8      	ldr	r0, [r7, #12]
 8003826:	f000 fba5 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 800382a:	4603      	mov	r3, r0
 800382c:	2b00      	cmp	r3, #0
 800382e:	d001      	beq.n	8003834 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e0cb      	b.n	80039cc <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003842:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	691a      	ldr	r2, [r3, #16]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800384e:	b2d2      	uxtb	r2, r2
 8003850:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003856:	1c5a      	adds	r2, r3, #1
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003860:	3b01      	subs	r3, #1
 8003862:	b29a      	uxth	r2, r3
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800386c:	b29b      	uxth	r3, r3
 800386e:	3b01      	subs	r3, #1
 8003870:	b29a      	uxth	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003878:	9300      	str	r3, [sp, #0]
 800387a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800387c:	2200      	movs	r2, #0
 800387e:	4955      	ldr	r1, [pc, #340]	@ (80039d4 <HAL_I2C_Mem_Read+0x460>)
 8003880:	68f8      	ldr	r0, [r7, #12]
 8003882:	f000 fb77 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d001      	beq.n	8003890 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e09d      	b.n	80039cc <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800389e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	691a      	ldr	r2, [r3, #16]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038aa:	b2d2      	uxtb	r2, r2
 80038ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b2:	1c5a      	adds	r2, r3, #1
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038bc:	3b01      	subs	r3, #1
 80038be:	b29a      	uxth	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038c8:	b29b      	uxth	r3, r3
 80038ca:	3b01      	subs	r3, #1
 80038cc:	b29a      	uxth	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	691a      	ldr	r2, [r3, #16]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038dc:	b2d2      	uxtb	r2, r2
 80038de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e4:	1c5a      	adds	r2, r3, #1
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ee:	3b01      	subs	r3, #1
 80038f0:	b29a      	uxth	r2, r3
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	3b01      	subs	r3, #1
 80038fe:	b29a      	uxth	r2, r3
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003904:	e04e      	b.n	80039a4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003908:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800390a:	68f8      	ldr	r0, [r7, #12]
 800390c:	f000 fcdc 	bl	80042c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	d001      	beq.n	800391a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e058      	b.n	80039cc <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	691a      	ldr	r2, [r3, #16]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003924:	b2d2      	uxtb	r2, r2
 8003926:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800392c:	1c5a      	adds	r2, r3, #1
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003936:	3b01      	subs	r3, #1
 8003938:	b29a      	uxth	r2, r3
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003942:	b29b      	uxth	r3, r3
 8003944:	3b01      	subs	r3, #1
 8003946:	b29a      	uxth	r2, r3
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	695b      	ldr	r3, [r3, #20]
 8003952:	f003 0304 	and.w	r3, r3, #4
 8003956:	2b04      	cmp	r3, #4
 8003958:	d124      	bne.n	80039a4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800395e:	2b03      	cmp	r3, #3
 8003960:	d107      	bne.n	8003972 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003970:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	691a      	ldr	r2, [r3, #16]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397c:	b2d2      	uxtb	r2, r2
 800397e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003984:	1c5a      	adds	r2, r3, #1
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800398e:	3b01      	subs	r3, #1
 8003990:	b29a      	uxth	r2, r3
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800399a:	b29b      	uxth	r3, r3
 800399c:	3b01      	subs	r3, #1
 800399e:	b29a      	uxth	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	f47f aeb6 	bne.w	800371a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2220      	movs	r2, #32
 80039b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80039c6:	2300      	movs	r3, #0
 80039c8:	e000      	b.n	80039cc <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80039ca:	2302      	movs	r3, #2
  }
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3728      	adds	r7, #40	@ 0x28
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	00010004 	.word	0x00010004

080039d8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b088      	sub	sp, #32
 80039dc:	af02      	add	r7, sp, #8
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	607a      	str	r2, [r7, #4]
 80039e2:	603b      	str	r3, [r7, #0]
 80039e4:	460b      	mov	r3, r1
 80039e6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	2b08      	cmp	r3, #8
 80039f2:	d006      	beq.n	8003a02 <I2C_MasterRequestWrite+0x2a>
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d003      	beq.n	8003a02 <I2C_MasterRequestWrite+0x2a>
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a00:	d108      	bne.n	8003a14 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a10:	601a      	str	r2, [r3, #0]
 8003a12:	e00b      	b.n	8003a2c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a18:	2b12      	cmp	r3, #18
 8003a1a:	d107      	bne.n	8003a2c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a2a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	9300      	str	r3, [sp, #0]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a38:	68f8      	ldr	r0, [r7, #12]
 8003a3a:	f000 fa9b 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d00d      	beq.n	8003a60 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a52:	d103      	bne.n	8003a5c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a5a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e035      	b.n	8003acc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	691b      	ldr	r3, [r3, #16]
 8003a64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a68:	d108      	bne.n	8003a7c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a6a:	897b      	ldrh	r3, [r7, #10]
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	461a      	mov	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a78:	611a      	str	r2, [r3, #16]
 8003a7a:	e01b      	b.n	8003ab4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003a7c:	897b      	ldrh	r3, [r7, #10]
 8003a7e:	11db      	asrs	r3, r3, #7
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	f003 0306 	and.w	r3, r3, #6
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	f063 030f 	orn	r3, r3, #15
 8003a8c:	b2da      	uxtb	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	490e      	ldr	r1, [pc, #56]	@ (8003ad4 <I2C_MasterRequestWrite+0xfc>)
 8003a9a:	68f8      	ldr	r0, [r7, #12]
 8003a9c:	f000 fae4 	bl	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d001      	beq.n	8003aaa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e010      	b.n	8003acc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003aaa:	897b      	ldrh	r3, [r7, #10]
 8003aac:	b2da      	uxtb	r2, r3
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	4907      	ldr	r1, [pc, #28]	@ (8003ad8 <I2C_MasterRequestWrite+0x100>)
 8003aba:	68f8      	ldr	r0, [r7, #12]
 8003abc:	f000 fad4 	bl	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d001      	beq.n	8003aca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e000      	b.n	8003acc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003aca:	2300      	movs	r3, #0
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3718      	adds	r7, #24
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	00010008 	.word	0x00010008
 8003ad8:	00010002 	.word	0x00010002

08003adc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b088      	sub	sp, #32
 8003ae0:	af02      	add	r7, sp, #8
 8003ae2:	60f8      	str	r0, [r7, #12]
 8003ae4:	607a      	str	r2, [r7, #4]
 8003ae6:	603b      	str	r3, [r7, #0]
 8003ae8:	460b      	mov	r3, r1
 8003aea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b00:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	2b08      	cmp	r3, #8
 8003b06:	d006      	beq.n	8003b16 <I2C_MasterRequestRead+0x3a>
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d003      	beq.n	8003b16 <I2C_MasterRequestRead+0x3a>
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b14:	d108      	bne.n	8003b28 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b24:	601a      	str	r2, [r3, #0]
 8003b26:	e00b      	b.n	8003b40 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b2c:	2b11      	cmp	r3, #17
 8003b2e:	d107      	bne.n	8003b40 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b3e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	9300      	str	r3, [sp, #0]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b4c:	68f8      	ldr	r0, [r7, #12]
 8003b4e:	f000 fa11 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d00d      	beq.n	8003b74 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b66:	d103      	bne.n	8003b70 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b6e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b70:	2303      	movs	r3, #3
 8003b72:	e079      	b.n	8003c68 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	691b      	ldr	r3, [r3, #16]
 8003b78:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b7c:	d108      	bne.n	8003b90 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003b7e:	897b      	ldrh	r3, [r7, #10]
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	f043 0301 	orr.w	r3, r3, #1
 8003b86:	b2da      	uxtb	r2, r3
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	611a      	str	r2, [r3, #16]
 8003b8e:	e05f      	b.n	8003c50 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b90:	897b      	ldrh	r3, [r7, #10]
 8003b92:	11db      	asrs	r3, r3, #7
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	f003 0306 	and.w	r3, r3, #6
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	f063 030f 	orn	r3, r3, #15
 8003ba0:	b2da      	uxtb	r2, r3
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	4930      	ldr	r1, [pc, #192]	@ (8003c70 <I2C_MasterRequestRead+0x194>)
 8003bae:	68f8      	ldr	r0, [r7, #12]
 8003bb0:	f000 fa5a 	bl	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d001      	beq.n	8003bbe <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e054      	b.n	8003c68 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003bbe:	897b      	ldrh	r3, [r7, #10]
 8003bc0:	b2da      	uxtb	r2, r3
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	4929      	ldr	r1, [pc, #164]	@ (8003c74 <I2C_MasterRequestRead+0x198>)
 8003bce:	68f8      	ldr	r0, [r7, #12]
 8003bd0:	f000 fa4a 	bl	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d001      	beq.n	8003bde <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e044      	b.n	8003c68 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bde:	2300      	movs	r3, #0
 8003be0:	613b      	str	r3, [r7, #16]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	695b      	ldr	r3, [r3, #20]
 8003be8:	613b      	str	r3, [r7, #16]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	699b      	ldr	r3, [r3, #24]
 8003bf0:	613b      	str	r3, [r7, #16]
 8003bf2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c02:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	9300      	str	r3, [sp, #0]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c10:	68f8      	ldr	r0, [r7, #12]
 8003c12:	f000 f9af 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00d      	beq.n	8003c38 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c2a:	d103      	bne.n	8003c34 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c32:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e017      	b.n	8003c68 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003c38:	897b      	ldrh	r3, [r7, #10]
 8003c3a:	11db      	asrs	r3, r3, #7
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	f003 0306 	and.w	r3, r3, #6
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	f063 030e 	orn	r3, r3, #14
 8003c48:	b2da      	uxtb	r2, r3
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	4907      	ldr	r1, [pc, #28]	@ (8003c74 <I2C_MasterRequestRead+0x198>)
 8003c56:	68f8      	ldr	r0, [r7, #12]
 8003c58:	f000 fa06 	bl	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d001      	beq.n	8003c66 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e000      	b.n	8003c68 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003c66:	2300      	movs	r3, #0
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3718      	adds	r7, #24
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	00010008 	.word	0x00010008
 8003c74:	00010002 	.word	0x00010002

08003c78 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b088      	sub	sp, #32
 8003c7c:	af02      	add	r7, sp, #8
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	4608      	mov	r0, r1
 8003c82:	4611      	mov	r1, r2
 8003c84:	461a      	mov	r2, r3
 8003c86:	4603      	mov	r3, r0
 8003c88:	817b      	strh	r3, [r7, #10]
 8003c8a:	460b      	mov	r3, r1
 8003c8c:	813b      	strh	r3, [r7, #8]
 8003c8e:	4613      	mov	r3, r2
 8003c90:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ca0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca4:	9300      	str	r3, [sp, #0]
 8003ca6:	6a3b      	ldr	r3, [r7, #32]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003cae:	68f8      	ldr	r0, [r7, #12]
 8003cb0:	f000 f960 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d00d      	beq.n	8003cd6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cc8:	d103      	bne.n	8003cd2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cd0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e05f      	b.n	8003d96 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003cd6:	897b      	ldrh	r3, [r7, #10]
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	461a      	mov	r2, r3
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003ce4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce8:	6a3a      	ldr	r2, [r7, #32]
 8003cea:	492d      	ldr	r1, [pc, #180]	@ (8003da0 <I2C_RequestMemoryWrite+0x128>)
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f000 f9bb 	bl	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d001      	beq.n	8003cfc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e04c      	b.n	8003d96 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	617b      	str	r3, [r7, #20]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	617b      	str	r3, [r7, #20]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	699b      	ldr	r3, [r3, #24]
 8003d0e:	617b      	str	r3, [r7, #20]
 8003d10:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d14:	6a39      	ldr	r1, [r7, #32]
 8003d16:	68f8      	ldr	r0, [r7, #12]
 8003d18:	f000 fa46 	bl	80041a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00d      	beq.n	8003d3e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d26:	2b04      	cmp	r3, #4
 8003d28:	d107      	bne.n	8003d3a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d38:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e02b      	b.n	8003d96 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d3e:	88fb      	ldrh	r3, [r7, #6]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d105      	bne.n	8003d50 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d44:	893b      	ldrh	r3, [r7, #8]
 8003d46:	b2da      	uxtb	r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	611a      	str	r2, [r3, #16]
 8003d4e:	e021      	b.n	8003d94 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d50:	893b      	ldrh	r3, [r7, #8]
 8003d52:	0a1b      	lsrs	r3, r3, #8
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	b2da      	uxtb	r2, r3
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d60:	6a39      	ldr	r1, [r7, #32]
 8003d62:	68f8      	ldr	r0, [r7, #12]
 8003d64:	f000 fa20 	bl	80041a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d00d      	beq.n	8003d8a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d72:	2b04      	cmp	r3, #4
 8003d74:	d107      	bne.n	8003d86 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d84:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e005      	b.n	8003d96 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d8a:	893b      	ldrh	r3, [r7, #8]
 8003d8c:	b2da      	uxtb	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003d94:	2300      	movs	r3, #0
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3718      	adds	r7, #24
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	00010002 	.word	0x00010002

08003da4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b088      	sub	sp, #32
 8003da8:	af02      	add	r7, sp, #8
 8003daa:	60f8      	str	r0, [r7, #12]
 8003dac:	4608      	mov	r0, r1
 8003dae:	4611      	mov	r1, r2
 8003db0:	461a      	mov	r2, r3
 8003db2:	4603      	mov	r3, r0
 8003db4:	817b      	strh	r3, [r7, #10]
 8003db6:	460b      	mov	r3, r1
 8003db8:	813b      	strh	r3, [r7, #8]
 8003dba:	4613      	mov	r3, r2
 8003dbc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003dcc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ddc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de0:	9300      	str	r3, [sp, #0]
 8003de2:	6a3b      	ldr	r3, [r7, #32]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f000 f8c2 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00d      	beq.n	8003e12 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e04:	d103      	bne.n	8003e0e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e0c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e0aa      	b.n	8003f68 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e12:	897b      	ldrh	r3, [r7, #10]
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	461a      	mov	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003e20:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e24:	6a3a      	ldr	r2, [r7, #32]
 8003e26:	4952      	ldr	r1, [pc, #328]	@ (8003f70 <I2C_RequestMemoryRead+0x1cc>)
 8003e28:	68f8      	ldr	r0, [r7, #12]
 8003e2a:	f000 f91d 	bl	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d001      	beq.n	8003e38 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	e097      	b.n	8003f68 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e38:	2300      	movs	r3, #0
 8003e3a:	617b      	str	r3, [r7, #20]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	695b      	ldr	r3, [r3, #20]
 8003e42:	617b      	str	r3, [r7, #20]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	699b      	ldr	r3, [r3, #24]
 8003e4a:	617b      	str	r3, [r7, #20]
 8003e4c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e50:	6a39      	ldr	r1, [r7, #32]
 8003e52:	68f8      	ldr	r0, [r7, #12]
 8003e54:	f000 f9a8 	bl	80041a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00d      	beq.n	8003e7a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e62:	2b04      	cmp	r3, #4
 8003e64:	d107      	bne.n	8003e76 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e74:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e076      	b.n	8003f68 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e7a:	88fb      	ldrh	r3, [r7, #6]
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d105      	bne.n	8003e8c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e80:	893b      	ldrh	r3, [r7, #8]
 8003e82:	b2da      	uxtb	r2, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	611a      	str	r2, [r3, #16]
 8003e8a:	e021      	b.n	8003ed0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003e8c:	893b      	ldrh	r3, [r7, #8]
 8003e8e:	0a1b      	lsrs	r3, r3, #8
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	b2da      	uxtb	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e9c:	6a39      	ldr	r1, [r7, #32]
 8003e9e:	68f8      	ldr	r0, [r7, #12]
 8003ea0:	f000 f982 	bl	80041a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00d      	beq.n	8003ec6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eae:	2b04      	cmp	r3, #4
 8003eb0:	d107      	bne.n	8003ec2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ec0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e050      	b.n	8003f68 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ec6:	893b      	ldrh	r3, [r7, #8]
 8003ec8:	b2da      	uxtb	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ed0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ed2:	6a39      	ldr	r1, [r7, #32]
 8003ed4:	68f8      	ldr	r0, [r7, #12]
 8003ed6:	f000 f967 	bl	80041a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003eda:	4603      	mov	r3, r0
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00d      	beq.n	8003efc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee4:	2b04      	cmp	r3, #4
 8003ee6:	d107      	bne.n	8003ef8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ef6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e035      	b.n	8003f68 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f0a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0e:	9300      	str	r3, [sp, #0]
 8003f10:	6a3b      	ldr	r3, [r7, #32]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f18:	68f8      	ldr	r0, [r7, #12]
 8003f1a:	f000 f82b 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d00d      	beq.n	8003f40 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f32:	d103      	bne.n	8003f3c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f3a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e013      	b.n	8003f68 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003f40:	897b      	ldrh	r3, [r7, #10]
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	f043 0301 	orr.w	r3, r3, #1
 8003f48:	b2da      	uxtb	r2, r3
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f52:	6a3a      	ldr	r2, [r7, #32]
 8003f54:	4906      	ldr	r1, [pc, #24]	@ (8003f70 <I2C_RequestMemoryRead+0x1cc>)
 8003f56:	68f8      	ldr	r0, [r7, #12]
 8003f58:	f000 f886 	bl	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d001      	beq.n	8003f66 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e000      	b.n	8003f68 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3718      	adds	r7, #24
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	00010002 	.word	0x00010002

08003f74 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	60b9      	str	r1, [r7, #8]
 8003f7e:	603b      	str	r3, [r7, #0]
 8003f80:	4613      	mov	r3, r2
 8003f82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f84:	e048      	b.n	8004018 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f8c:	d044      	beq.n	8004018 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f8e:	f7fe f9dd 	bl	800234c <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	69bb      	ldr	r3, [r7, #24]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	683a      	ldr	r2, [r7, #0]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d302      	bcc.n	8003fa4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d139      	bne.n	8004018 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	0c1b      	lsrs	r3, r3, #16
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d10d      	bne.n	8003fca <I2C_WaitOnFlagUntilTimeout+0x56>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	695b      	ldr	r3, [r3, #20]
 8003fb4:	43da      	mvns	r2, r3
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	4013      	ands	r3, r2
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	bf0c      	ite	eq
 8003fc0:	2301      	moveq	r3, #1
 8003fc2:	2300      	movne	r3, #0
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	e00c      	b.n	8003fe4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	699b      	ldr	r3, [r3, #24]
 8003fd0:	43da      	mvns	r2, r3
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	bf0c      	ite	eq
 8003fdc:	2301      	moveq	r3, #1
 8003fde:	2300      	movne	r3, #0
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	79fb      	ldrb	r3, [r7, #7]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d116      	bne.n	8004018 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2220      	movs	r2, #32
 8003ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004004:	f043 0220 	orr.w	r2, r3, #32
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2200      	movs	r2, #0
 8004010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e023      	b.n	8004060 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	0c1b      	lsrs	r3, r3, #16
 800401c:	b2db      	uxtb	r3, r3
 800401e:	2b01      	cmp	r3, #1
 8004020:	d10d      	bne.n	800403e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	695b      	ldr	r3, [r3, #20]
 8004028:	43da      	mvns	r2, r3
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	4013      	ands	r3, r2
 800402e:	b29b      	uxth	r3, r3
 8004030:	2b00      	cmp	r3, #0
 8004032:	bf0c      	ite	eq
 8004034:	2301      	moveq	r3, #1
 8004036:	2300      	movne	r3, #0
 8004038:	b2db      	uxtb	r3, r3
 800403a:	461a      	mov	r2, r3
 800403c:	e00c      	b.n	8004058 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	699b      	ldr	r3, [r3, #24]
 8004044:	43da      	mvns	r2, r3
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	4013      	ands	r3, r2
 800404a:	b29b      	uxth	r3, r3
 800404c:	2b00      	cmp	r3, #0
 800404e:	bf0c      	ite	eq
 8004050:	2301      	moveq	r3, #1
 8004052:	2300      	movne	r3, #0
 8004054:	b2db      	uxtb	r3, r3
 8004056:	461a      	mov	r2, r3
 8004058:	79fb      	ldrb	r3, [r7, #7]
 800405a:	429a      	cmp	r2, r3
 800405c:	d093      	beq.n	8003f86 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800405e:	2300      	movs	r3, #0
}
 8004060:	4618      	mov	r0, r3
 8004062:	3710      	adds	r7, #16
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}

08004068 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	60f8      	str	r0, [r7, #12]
 8004070:	60b9      	str	r1, [r7, #8]
 8004072:	607a      	str	r2, [r7, #4]
 8004074:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004076:	e071      	b.n	800415c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	695b      	ldr	r3, [r3, #20]
 800407e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004082:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004086:	d123      	bne.n	80040d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004096:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80040a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2200      	movs	r2, #0
 80040a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2220      	movs	r2, #32
 80040ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040bc:	f043 0204 	orr.w	r2, r3, #4
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e067      	b.n	80041a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d6:	d041      	beq.n	800415c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040d8:	f7fe f938 	bl	800234c <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d302      	bcc.n	80040ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d136      	bne.n	800415c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	0c1b      	lsrs	r3, r3, #16
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d10c      	bne.n	8004112 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	695b      	ldr	r3, [r3, #20]
 80040fe:	43da      	mvns	r2, r3
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	4013      	ands	r3, r2
 8004104:	b29b      	uxth	r3, r3
 8004106:	2b00      	cmp	r3, #0
 8004108:	bf14      	ite	ne
 800410a:	2301      	movne	r3, #1
 800410c:	2300      	moveq	r3, #0
 800410e:	b2db      	uxtb	r3, r3
 8004110:	e00b      	b.n	800412a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	699b      	ldr	r3, [r3, #24]
 8004118:	43da      	mvns	r2, r3
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	4013      	ands	r3, r2
 800411e:	b29b      	uxth	r3, r3
 8004120:	2b00      	cmp	r3, #0
 8004122:	bf14      	ite	ne
 8004124:	2301      	movne	r3, #1
 8004126:	2300      	moveq	r3, #0
 8004128:	b2db      	uxtb	r3, r3
 800412a:	2b00      	cmp	r3, #0
 800412c:	d016      	beq.n	800415c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2200      	movs	r2, #0
 8004132:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2220      	movs	r2, #32
 8004138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004148:	f043 0220 	orr.w	r2, r3, #32
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2200      	movs	r2, #0
 8004154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e021      	b.n	80041a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	0c1b      	lsrs	r3, r3, #16
 8004160:	b2db      	uxtb	r3, r3
 8004162:	2b01      	cmp	r3, #1
 8004164:	d10c      	bne.n	8004180 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	695b      	ldr	r3, [r3, #20]
 800416c:	43da      	mvns	r2, r3
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	4013      	ands	r3, r2
 8004172:	b29b      	uxth	r3, r3
 8004174:	2b00      	cmp	r3, #0
 8004176:	bf14      	ite	ne
 8004178:	2301      	movne	r3, #1
 800417a:	2300      	moveq	r3, #0
 800417c:	b2db      	uxtb	r3, r3
 800417e:	e00b      	b.n	8004198 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	699b      	ldr	r3, [r3, #24]
 8004186:	43da      	mvns	r2, r3
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	4013      	ands	r3, r2
 800418c:	b29b      	uxth	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	bf14      	ite	ne
 8004192:	2301      	movne	r3, #1
 8004194:	2300      	moveq	r3, #0
 8004196:	b2db      	uxtb	r3, r3
 8004198:	2b00      	cmp	r3, #0
 800419a:	f47f af6d 	bne.w	8004078 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800419e:	2300      	movs	r3, #0
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3710      	adds	r7, #16
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041b4:	e034      	b.n	8004220 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041b6:	68f8      	ldr	r0, [r7, #12]
 80041b8:	f000 f8e3 	bl	8004382 <I2C_IsAcknowledgeFailed>
 80041bc:	4603      	mov	r3, r0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d001      	beq.n	80041c6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e034      	b.n	8004230 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041cc:	d028      	beq.n	8004220 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041ce:	f7fe f8bd 	bl	800234c <HAL_GetTick>
 80041d2:	4602      	mov	r2, r0
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	68ba      	ldr	r2, [r7, #8]
 80041da:	429a      	cmp	r2, r3
 80041dc:	d302      	bcc.n	80041e4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d11d      	bne.n	8004220 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	695b      	ldr	r3, [r3, #20]
 80041ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ee:	2b80      	cmp	r3, #128	@ 0x80
 80041f0:	d016      	beq.n	8004220 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2200      	movs	r2, #0
 80041f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2220      	movs	r2, #32
 80041fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800420c:	f043 0220 	orr.w	r2, r3, #32
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2200      	movs	r2, #0
 8004218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	e007      	b.n	8004230 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	695b      	ldr	r3, [r3, #20]
 8004226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800422a:	2b80      	cmp	r3, #128	@ 0x80
 800422c:	d1c3      	bne.n	80041b6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800422e:	2300      	movs	r3, #0
}
 8004230:	4618      	mov	r0, r3
 8004232:	3710      	adds	r7, #16
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}

08004238 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b084      	sub	sp, #16
 800423c:	af00      	add	r7, sp, #0
 800423e:	60f8      	str	r0, [r7, #12]
 8004240:	60b9      	str	r1, [r7, #8]
 8004242:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004244:	e034      	b.n	80042b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	f000 f89b 	bl	8004382 <I2C_IsAcknowledgeFailed>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d001      	beq.n	8004256 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e034      	b.n	80042c0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800425c:	d028      	beq.n	80042b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800425e:	f7fe f875 	bl	800234c <HAL_GetTick>
 8004262:	4602      	mov	r2, r0
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	68ba      	ldr	r2, [r7, #8]
 800426a:	429a      	cmp	r2, r3
 800426c:	d302      	bcc.n	8004274 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d11d      	bne.n	80042b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	695b      	ldr	r3, [r3, #20]
 800427a:	f003 0304 	and.w	r3, r3, #4
 800427e:	2b04      	cmp	r3, #4
 8004280:	d016      	beq.n	80042b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2220      	movs	r2, #32
 800428c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2200      	movs	r2, #0
 8004294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429c:	f043 0220 	orr.w	r2, r3, #32
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e007      	b.n	80042c0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	f003 0304 	and.w	r3, r3, #4
 80042ba:	2b04      	cmp	r3, #4
 80042bc:	d1c3      	bne.n	8004246 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80042be:	2300      	movs	r3, #0
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3710      	adds	r7, #16
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}

080042c8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b084      	sub	sp, #16
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	60f8      	str	r0, [r7, #12]
 80042d0:	60b9      	str	r1, [r7, #8]
 80042d2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80042d4:	e049      	b.n	800436a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	695b      	ldr	r3, [r3, #20]
 80042dc:	f003 0310 	and.w	r3, r3, #16
 80042e0:	2b10      	cmp	r3, #16
 80042e2:	d119      	bne.n	8004318 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f06f 0210 	mvn.w	r2, #16
 80042ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2220      	movs	r2, #32
 80042f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2200      	movs	r2, #0
 8004300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2200      	movs	r2, #0
 8004310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e030      	b.n	800437a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004318:	f7fe f818 	bl	800234c <HAL_GetTick>
 800431c:	4602      	mov	r2, r0
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	68ba      	ldr	r2, [r7, #8]
 8004324:	429a      	cmp	r2, r3
 8004326:	d302      	bcc.n	800432e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d11d      	bne.n	800436a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	695b      	ldr	r3, [r3, #20]
 8004334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004338:	2b40      	cmp	r3, #64	@ 0x40
 800433a:	d016      	beq.n	800436a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2200      	movs	r2, #0
 8004340:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2220      	movs	r2, #32
 8004346:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004356:	f043 0220 	orr.w	r2, r3, #32
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e007      	b.n	800437a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	695b      	ldr	r3, [r3, #20]
 8004370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004374:	2b40      	cmp	r3, #64	@ 0x40
 8004376:	d1ae      	bne.n	80042d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004378:	2300      	movs	r3, #0
}
 800437a:	4618      	mov	r0, r3
 800437c:	3710      	adds	r7, #16
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}

08004382 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004382:	b480      	push	{r7}
 8004384:	b083      	sub	sp, #12
 8004386:	af00      	add	r7, sp, #0
 8004388:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	695b      	ldr	r3, [r3, #20]
 8004390:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004394:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004398:	d11b      	bne.n	80043d2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80043a2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2200      	movs	r2, #0
 80043a8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2220      	movs	r2, #32
 80043ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043be:	f043 0204 	orr.w	r2, r3, #4
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e000      	b.n	80043d4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80043d2:	2300      	movs	r3, #0
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr

080043e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d101      	bne.n	80043f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e0cc      	b.n	800458e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043f4:	4b68      	ldr	r3, [pc, #416]	@ (8004598 <HAL_RCC_ClockConfig+0x1b8>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 030f 	and.w	r3, r3, #15
 80043fc:	683a      	ldr	r2, [r7, #0]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d90c      	bls.n	800441c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004402:	4b65      	ldr	r3, [pc, #404]	@ (8004598 <HAL_RCC_ClockConfig+0x1b8>)
 8004404:	683a      	ldr	r2, [r7, #0]
 8004406:	b2d2      	uxtb	r2, r2
 8004408:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800440a:	4b63      	ldr	r3, [pc, #396]	@ (8004598 <HAL_RCC_ClockConfig+0x1b8>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 030f 	and.w	r3, r3, #15
 8004412:	683a      	ldr	r2, [r7, #0]
 8004414:	429a      	cmp	r2, r3
 8004416:	d001      	beq.n	800441c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e0b8      	b.n	800458e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0302 	and.w	r3, r3, #2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d020      	beq.n	800446a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 0304 	and.w	r3, r3, #4
 8004430:	2b00      	cmp	r3, #0
 8004432:	d005      	beq.n	8004440 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004434:	4b59      	ldr	r3, [pc, #356]	@ (800459c <HAL_RCC_ClockConfig+0x1bc>)
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	4a58      	ldr	r2, [pc, #352]	@ (800459c <HAL_RCC_ClockConfig+0x1bc>)
 800443a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800443e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0308 	and.w	r3, r3, #8
 8004448:	2b00      	cmp	r3, #0
 800444a:	d005      	beq.n	8004458 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800444c:	4b53      	ldr	r3, [pc, #332]	@ (800459c <HAL_RCC_ClockConfig+0x1bc>)
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	4a52      	ldr	r2, [pc, #328]	@ (800459c <HAL_RCC_ClockConfig+0x1bc>)
 8004452:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004456:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004458:	4b50      	ldr	r3, [pc, #320]	@ (800459c <HAL_RCC_ClockConfig+0x1bc>)
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	494d      	ldr	r1, [pc, #308]	@ (800459c <HAL_RCC_ClockConfig+0x1bc>)
 8004466:	4313      	orrs	r3, r2
 8004468:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0301 	and.w	r3, r3, #1
 8004472:	2b00      	cmp	r3, #0
 8004474:	d044      	beq.n	8004500 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	2b01      	cmp	r3, #1
 800447c:	d107      	bne.n	800448e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800447e:	4b47      	ldr	r3, [pc, #284]	@ (800459c <HAL_RCC_ClockConfig+0x1bc>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d119      	bne.n	80044be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e07f      	b.n	800458e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	2b02      	cmp	r3, #2
 8004494:	d003      	beq.n	800449e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800449a:	2b03      	cmp	r3, #3
 800449c:	d107      	bne.n	80044ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800449e:	4b3f      	ldr	r3, [pc, #252]	@ (800459c <HAL_RCC_ClockConfig+0x1bc>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d109      	bne.n	80044be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	e06f      	b.n	800458e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044ae:	4b3b      	ldr	r3, [pc, #236]	@ (800459c <HAL_RCC_ClockConfig+0x1bc>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d101      	bne.n	80044be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e067      	b.n	800458e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044be:	4b37      	ldr	r3, [pc, #220]	@ (800459c <HAL_RCC_ClockConfig+0x1bc>)
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	f023 0203 	bic.w	r2, r3, #3
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	4934      	ldr	r1, [pc, #208]	@ (800459c <HAL_RCC_ClockConfig+0x1bc>)
 80044cc:	4313      	orrs	r3, r2
 80044ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044d0:	f7fd ff3c 	bl	800234c <HAL_GetTick>
 80044d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044d6:	e00a      	b.n	80044ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044d8:	f7fd ff38 	bl	800234c <HAL_GetTick>
 80044dc:	4602      	mov	r2, r0
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d901      	bls.n	80044ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80044ea:	2303      	movs	r3, #3
 80044ec:	e04f      	b.n	800458e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044ee:	4b2b      	ldr	r3, [pc, #172]	@ (800459c <HAL_RCC_ClockConfig+0x1bc>)
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	f003 020c 	and.w	r2, r3, #12
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d1eb      	bne.n	80044d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004500:	4b25      	ldr	r3, [pc, #148]	@ (8004598 <HAL_RCC_ClockConfig+0x1b8>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 030f 	and.w	r3, r3, #15
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	429a      	cmp	r2, r3
 800450c:	d20c      	bcs.n	8004528 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800450e:	4b22      	ldr	r3, [pc, #136]	@ (8004598 <HAL_RCC_ClockConfig+0x1b8>)
 8004510:	683a      	ldr	r2, [r7, #0]
 8004512:	b2d2      	uxtb	r2, r2
 8004514:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004516:	4b20      	ldr	r3, [pc, #128]	@ (8004598 <HAL_RCC_ClockConfig+0x1b8>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 030f 	and.w	r3, r3, #15
 800451e:	683a      	ldr	r2, [r7, #0]
 8004520:	429a      	cmp	r2, r3
 8004522:	d001      	beq.n	8004528 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e032      	b.n	800458e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 0304 	and.w	r3, r3, #4
 8004530:	2b00      	cmp	r3, #0
 8004532:	d008      	beq.n	8004546 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004534:	4b19      	ldr	r3, [pc, #100]	@ (800459c <HAL_RCC_ClockConfig+0x1bc>)
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	4916      	ldr	r1, [pc, #88]	@ (800459c <HAL_RCC_ClockConfig+0x1bc>)
 8004542:	4313      	orrs	r3, r2
 8004544:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0308 	and.w	r3, r3, #8
 800454e:	2b00      	cmp	r3, #0
 8004550:	d009      	beq.n	8004566 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004552:	4b12      	ldr	r3, [pc, #72]	@ (800459c <HAL_RCC_ClockConfig+0x1bc>)
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	691b      	ldr	r3, [r3, #16]
 800455e:	00db      	lsls	r3, r3, #3
 8004560:	490e      	ldr	r1, [pc, #56]	@ (800459c <HAL_RCC_ClockConfig+0x1bc>)
 8004562:	4313      	orrs	r3, r2
 8004564:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004566:	f000 f855 	bl	8004614 <HAL_RCC_GetSysClockFreq>
 800456a:	4602      	mov	r2, r0
 800456c:	4b0b      	ldr	r3, [pc, #44]	@ (800459c <HAL_RCC_ClockConfig+0x1bc>)
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	091b      	lsrs	r3, r3, #4
 8004572:	f003 030f 	and.w	r3, r3, #15
 8004576:	490a      	ldr	r1, [pc, #40]	@ (80045a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004578:	5ccb      	ldrb	r3, [r1, r3]
 800457a:	fa22 f303 	lsr.w	r3, r2, r3
 800457e:	4a09      	ldr	r2, [pc, #36]	@ (80045a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004580:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004582:	4b09      	ldr	r3, [pc, #36]	@ (80045a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4618      	mov	r0, r3
 8004588:	f7fd fe9c 	bl	80022c4 <HAL_InitTick>

  return HAL_OK;
 800458c:	2300      	movs	r3, #0
}
 800458e:	4618      	mov	r0, r3
 8004590:	3710      	adds	r7, #16
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	40023c00 	.word	0x40023c00
 800459c:	40023800 	.word	0x40023800
 80045a0:	08006e54 	.word	0x08006e54
 80045a4:	20000000 	.word	0x20000000
 80045a8:	20000004 	.word	0x20000004

080045ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045ac:	b480      	push	{r7}
 80045ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045b0:	4b03      	ldr	r3, [pc, #12]	@ (80045c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80045b2:	681b      	ldr	r3, [r3, #0]
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	20000000 	.word	0x20000000

080045c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80045c8:	f7ff fff0 	bl	80045ac <HAL_RCC_GetHCLKFreq>
 80045cc:	4602      	mov	r2, r0
 80045ce:	4b05      	ldr	r3, [pc, #20]	@ (80045e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	0a9b      	lsrs	r3, r3, #10
 80045d4:	f003 0307 	and.w	r3, r3, #7
 80045d8:	4903      	ldr	r1, [pc, #12]	@ (80045e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045da:	5ccb      	ldrb	r3, [r1, r3]
 80045dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	bd80      	pop	{r7, pc}
 80045e4:	40023800 	.word	0x40023800
 80045e8:	08006e64 	.word	0x08006e64

080045ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80045f0:	f7ff ffdc 	bl	80045ac <HAL_RCC_GetHCLKFreq>
 80045f4:	4602      	mov	r2, r0
 80045f6:	4b05      	ldr	r3, [pc, #20]	@ (800460c <HAL_RCC_GetPCLK2Freq+0x20>)
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	0b5b      	lsrs	r3, r3, #13
 80045fc:	f003 0307 	and.w	r3, r3, #7
 8004600:	4903      	ldr	r1, [pc, #12]	@ (8004610 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004602:	5ccb      	ldrb	r3, [r1, r3]
 8004604:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004608:	4618      	mov	r0, r3
 800460a:	bd80      	pop	{r7, pc}
 800460c:	40023800 	.word	0x40023800
 8004610:	08006e64 	.word	0x08006e64

08004614 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004614:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004618:	b0ae      	sub	sp, #184	@ 0xb8
 800461a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800461c:	2300      	movs	r3, #0
 800461e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8004622:	2300      	movs	r3, #0
 8004624:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004628:	2300      	movs	r3, #0
 800462a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800462e:	2300      	movs	r3, #0
 8004630:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004634:	2300      	movs	r3, #0
 8004636:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800463a:	4bcb      	ldr	r3, [pc, #812]	@ (8004968 <HAL_RCC_GetSysClockFreq+0x354>)
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	f003 030c 	and.w	r3, r3, #12
 8004642:	2b0c      	cmp	r3, #12
 8004644:	f200 8206 	bhi.w	8004a54 <HAL_RCC_GetSysClockFreq+0x440>
 8004648:	a201      	add	r2, pc, #4	@ (adr r2, 8004650 <HAL_RCC_GetSysClockFreq+0x3c>)
 800464a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800464e:	bf00      	nop
 8004650:	08004685 	.word	0x08004685
 8004654:	08004a55 	.word	0x08004a55
 8004658:	08004a55 	.word	0x08004a55
 800465c:	08004a55 	.word	0x08004a55
 8004660:	0800468d 	.word	0x0800468d
 8004664:	08004a55 	.word	0x08004a55
 8004668:	08004a55 	.word	0x08004a55
 800466c:	08004a55 	.word	0x08004a55
 8004670:	08004695 	.word	0x08004695
 8004674:	08004a55 	.word	0x08004a55
 8004678:	08004a55 	.word	0x08004a55
 800467c:	08004a55 	.word	0x08004a55
 8004680:	08004885 	.word	0x08004885
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004684:	4bb9      	ldr	r3, [pc, #740]	@ (800496c <HAL_RCC_GetSysClockFreq+0x358>)
 8004686:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800468a:	e1e7      	b.n	8004a5c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800468c:	4bb8      	ldr	r3, [pc, #736]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x35c>)
 800468e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004692:	e1e3      	b.n	8004a5c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004694:	4bb4      	ldr	r3, [pc, #720]	@ (8004968 <HAL_RCC_GetSysClockFreq+0x354>)
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800469c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80046a0:	4bb1      	ldr	r3, [pc, #708]	@ (8004968 <HAL_RCC_GetSysClockFreq+0x354>)
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d071      	beq.n	8004790 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046ac:	4bae      	ldr	r3, [pc, #696]	@ (8004968 <HAL_RCC_GetSysClockFreq+0x354>)
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	099b      	lsrs	r3, r3, #6
 80046b2:	2200      	movs	r2, #0
 80046b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80046b8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80046bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80046c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80046c8:	2300      	movs	r3, #0
 80046ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80046ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80046d2:	4622      	mov	r2, r4
 80046d4:	462b      	mov	r3, r5
 80046d6:	f04f 0000 	mov.w	r0, #0
 80046da:	f04f 0100 	mov.w	r1, #0
 80046de:	0159      	lsls	r1, r3, #5
 80046e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046e4:	0150      	lsls	r0, r2, #5
 80046e6:	4602      	mov	r2, r0
 80046e8:	460b      	mov	r3, r1
 80046ea:	4621      	mov	r1, r4
 80046ec:	1a51      	subs	r1, r2, r1
 80046ee:	6439      	str	r1, [r7, #64]	@ 0x40
 80046f0:	4629      	mov	r1, r5
 80046f2:	eb63 0301 	sbc.w	r3, r3, r1
 80046f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80046f8:	f04f 0200 	mov.w	r2, #0
 80046fc:	f04f 0300 	mov.w	r3, #0
 8004700:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004704:	4649      	mov	r1, r9
 8004706:	018b      	lsls	r3, r1, #6
 8004708:	4641      	mov	r1, r8
 800470a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800470e:	4641      	mov	r1, r8
 8004710:	018a      	lsls	r2, r1, #6
 8004712:	4641      	mov	r1, r8
 8004714:	1a51      	subs	r1, r2, r1
 8004716:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004718:	4649      	mov	r1, r9
 800471a:	eb63 0301 	sbc.w	r3, r3, r1
 800471e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004720:	f04f 0200 	mov.w	r2, #0
 8004724:	f04f 0300 	mov.w	r3, #0
 8004728:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800472c:	4649      	mov	r1, r9
 800472e:	00cb      	lsls	r3, r1, #3
 8004730:	4641      	mov	r1, r8
 8004732:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004736:	4641      	mov	r1, r8
 8004738:	00ca      	lsls	r2, r1, #3
 800473a:	4610      	mov	r0, r2
 800473c:	4619      	mov	r1, r3
 800473e:	4603      	mov	r3, r0
 8004740:	4622      	mov	r2, r4
 8004742:	189b      	adds	r3, r3, r2
 8004744:	633b      	str	r3, [r7, #48]	@ 0x30
 8004746:	462b      	mov	r3, r5
 8004748:	460a      	mov	r2, r1
 800474a:	eb42 0303 	adc.w	r3, r2, r3
 800474e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004750:	f04f 0200 	mov.w	r2, #0
 8004754:	f04f 0300 	mov.w	r3, #0
 8004758:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800475c:	4629      	mov	r1, r5
 800475e:	024b      	lsls	r3, r1, #9
 8004760:	4621      	mov	r1, r4
 8004762:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004766:	4621      	mov	r1, r4
 8004768:	024a      	lsls	r2, r1, #9
 800476a:	4610      	mov	r0, r2
 800476c:	4619      	mov	r1, r3
 800476e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004772:	2200      	movs	r2, #0
 8004774:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004778:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800477c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004780:	f7fc fa8c 	bl	8000c9c <__aeabi_uldivmod>
 8004784:	4602      	mov	r2, r0
 8004786:	460b      	mov	r3, r1
 8004788:	4613      	mov	r3, r2
 800478a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800478e:	e067      	b.n	8004860 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004790:	4b75      	ldr	r3, [pc, #468]	@ (8004968 <HAL_RCC_GetSysClockFreq+0x354>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	099b      	lsrs	r3, r3, #6
 8004796:	2200      	movs	r2, #0
 8004798:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800479c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80047a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80047a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80047aa:	2300      	movs	r3, #0
 80047ac:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80047ae:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80047b2:	4622      	mov	r2, r4
 80047b4:	462b      	mov	r3, r5
 80047b6:	f04f 0000 	mov.w	r0, #0
 80047ba:	f04f 0100 	mov.w	r1, #0
 80047be:	0159      	lsls	r1, r3, #5
 80047c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047c4:	0150      	lsls	r0, r2, #5
 80047c6:	4602      	mov	r2, r0
 80047c8:	460b      	mov	r3, r1
 80047ca:	4621      	mov	r1, r4
 80047cc:	1a51      	subs	r1, r2, r1
 80047ce:	62b9      	str	r1, [r7, #40]	@ 0x28
 80047d0:	4629      	mov	r1, r5
 80047d2:	eb63 0301 	sbc.w	r3, r3, r1
 80047d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047d8:	f04f 0200 	mov.w	r2, #0
 80047dc:	f04f 0300 	mov.w	r3, #0
 80047e0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80047e4:	4649      	mov	r1, r9
 80047e6:	018b      	lsls	r3, r1, #6
 80047e8:	4641      	mov	r1, r8
 80047ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80047ee:	4641      	mov	r1, r8
 80047f0:	018a      	lsls	r2, r1, #6
 80047f2:	4641      	mov	r1, r8
 80047f4:	ebb2 0a01 	subs.w	sl, r2, r1
 80047f8:	4649      	mov	r1, r9
 80047fa:	eb63 0b01 	sbc.w	fp, r3, r1
 80047fe:	f04f 0200 	mov.w	r2, #0
 8004802:	f04f 0300 	mov.w	r3, #0
 8004806:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800480a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800480e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004812:	4692      	mov	sl, r2
 8004814:	469b      	mov	fp, r3
 8004816:	4623      	mov	r3, r4
 8004818:	eb1a 0303 	adds.w	r3, sl, r3
 800481c:	623b      	str	r3, [r7, #32]
 800481e:	462b      	mov	r3, r5
 8004820:	eb4b 0303 	adc.w	r3, fp, r3
 8004824:	627b      	str	r3, [r7, #36]	@ 0x24
 8004826:	f04f 0200 	mov.w	r2, #0
 800482a:	f04f 0300 	mov.w	r3, #0
 800482e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004832:	4629      	mov	r1, r5
 8004834:	028b      	lsls	r3, r1, #10
 8004836:	4621      	mov	r1, r4
 8004838:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800483c:	4621      	mov	r1, r4
 800483e:	028a      	lsls	r2, r1, #10
 8004840:	4610      	mov	r0, r2
 8004842:	4619      	mov	r1, r3
 8004844:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004848:	2200      	movs	r2, #0
 800484a:	673b      	str	r3, [r7, #112]	@ 0x70
 800484c:	677a      	str	r2, [r7, #116]	@ 0x74
 800484e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004852:	f7fc fa23 	bl	8000c9c <__aeabi_uldivmod>
 8004856:	4602      	mov	r2, r0
 8004858:	460b      	mov	r3, r1
 800485a:	4613      	mov	r3, r2
 800485c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004860:	4b41      	ldr	r3, [pc, #260]	@ (8004968 <HAL_RCC_GetSysClockFreq+0x354>)
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	0c1b      	lsrs	r3, r3, #16
 8004866:	f003 0303 	and.w	r3, r3, #3
 800486a:	3301      	adds	r3, #1
 800486c:	005b      	lsls	r3, r3, #1
 800486e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004872:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004876:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800487a:	fbb2 f3f3 	udiv	r3, r2, r3
 800487e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004882:	e0eb      	b.n	8004a5c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004884:	4b38      	ldr	r3, [pc, #224]	@ (8004968 <HAL_RCC_GetSysClockFreq+0x354>)
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800488c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004890:	4b35      	ldr	r3, [pc, #212]	@ (8004968 <HAL_RCC_GetSysClockFreq+0x354>)
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004898:	2b00      	cmp	r3, #0
 800489a:	d06b      	beq.n	8004974 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800489c:	4b32      	ldr	r3, [pc, #200]	@ (8004968 <HAL_RCC_GetSysClockFreq+0x354>)
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	099b      	lsrs	r3, r3, #6
 80048a2:	2200      	movs	r2, #0
 80048a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80048a6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80048a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80048aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048ae:	663b      	str	r3, [r7, #96]	@ 0x60
 80048b0:	2300      	movs	r3, #0
 80048b2:	667b      	str	r3, [r7, #100]	@ 0x64
 80048b4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80048b8:	4622      	mov	r2, r4
 80048ba:	462b      	mov	r3, r5
 80048bc:	f04f 0000 	mov.w	r0, #0
 80048c0:	f04f 0100 	mov.w	r1, #0
 80048c4:	0159      	lsls	r1, r3, #5
 80048c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048ca:	0150      	lsls	r0, r2, #5
 80048cc:	4602      	mov	r2, r0
 80048ce:	460b      	mov	r3, r1
 80048d0:	4621      	mov	r1, r4
 80048d2:	1a51      	subs	r1, r2, r1
 80048d4:	61b9      	str	r1, [r7, #24]
 80048d6:	4629      	mov	r1, r5
 80048d8:	eb63 0301 	sbc.w	r3, r3, r1
 80048dc:	61fb      	str	r3, [r7, #28]
 80048de:	f04f 0200 	mov.w	r2, #0
 80048e2:	f04f 0300 	mov.w	r3, #0
 80048e6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80048ea:	4659      	mov	r1, fp
 80048ec:	018b      	lsls	r3, r1, #6
 80048ee:	4651      	mov	r1, sl
 80048f0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80048f4:	4651      	mov	r1, sl
 80048f6:	018a      	lsls	r2, r1, #6
 80048f8:	4651      	mov	r1, sl
 80048fa:	ebb2 0801 	subs.w	r8, r2, r1
 80048fe:	4659      	mov	r1, fp
 8004900:	eb63 0901 	sbc.w	r9, r3, r1
 8004904:	f04f 0200 	mov.w	r2, #0
 8004908:	f04f 0300 	mov.w	r3, #0
 800490c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004910:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004914:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004918:	4690      	mov	r8, r2
 800491a:	4699      	mov	r9, r3
 800491c:	4623      	mov	r3, r4
 800491e:	eb18 0303 	adds.w	r3, r8, r3
 8004922:	613b      	str	r3, [r7, #16]
 8004924:	462b      	mov	r3, r5
 8004926:	eb49 0303 	adc.w	r3, r9, r3
 800492a:	617b      	str	r3, [r7, #20]
 800492c:	f04f 0200 	mov.w	r2, #0
 8004930:	f04f 0300 	mov.w	r3, #0
 8004934:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004938:	4629      	mov	r1, r5
 800493a:	024b      	lsls	r3, r1, #9
 800493c:	4621      	mov	r1, r4
 800493e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004942:	4621      	mov	r1, r4
 8004944:	024a      	lsls	r2, r1, #9
 8004946:	4610      	mov	r0, r2
 8004948:	4619      	mov	r1, r3
 800494a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800494e:	2200      	movs	r2, #0
 8004950:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004952:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004954:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004958:	f7fc f9a0 	bl	8000c9c <__aeabi_uldivmod>
 800495c:	4602      	mov	r2, r0
 800495e:	460b      	mov	r3, r1
 8004960:	4613      	mov	r3, r2
 8004962:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004966:	e065      	b.n	8004a34 <HAL_RCC_GetSysClockFreq+0x420>
 8004968:	40023800 	.word	0x40023800
 800496c:	00f42400 	.word	0x00f42400
 8004970:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004974:	4b3d      	ldr	r3, [pc, #244]	@ (8004a6c <HAL_RCC_GetSysClockFreq+0x458>)
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	099b      	lsrs	r3, r3, #6
 800497a:	2200      	movs	r2, #0
 800497c:	4618      	mov	r0, r3
 800497e:	4611      	mov	r1, r2
 8004980:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004984:	653b      	str	r3, [r7, #80]	@ 0x50
 8004986:	2300      	movs	r3, #0
 8004988:	657b      	str	r3, [r7, #84]	@ 0x54
 800498a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800498e:	4642      	mov	r2, r8
 8004990:	464b      	mov	r3, r9
 8004992:	f04f 0000 	mov.w	r0, #0
 8004996:	f04f 0100 	mov.w	r1, #0
 800499a:	0159      	lsls	r1, r3, #5
 800499c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049a0:	0150      	lsls	r0, r2, #5
 80049a2:	4602      	mov	r2, r0
 80049a4:	460b      	mov	r3, r1
 80049a6:	4641      	mov	r1, r8
 80049a8:	1a51      	subs	r1, r2, r1
 80049aa:	60b9      	str	r1, [r7, #8]
 80049ac:	4649      	mov	r1, r9
 80049ae:	eb63 0301 	sbc.w	r3, r3, r1
 80049b2:	60fb      	str	r3, [r7, #12]
 80049b4:	f04f 0200 	mov.w	r2, #0
 80049b8:	f04f 0300 	mov.w	r3, #0
 80049bc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80049c0:	4659      	mov	r1, fp
 80049c2:	018b      	lsls	r3, r1, #6
 80049c4:	4651      	mov	r1, sl
 80049c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80049ca:	4651      	mov	r1, sl
 80049cc:	018a      	lsls	r2, r1, #6
 80049ce:	4651      	mov	r1, sl
 80049d0:	1a54      	subs	r4, r2, r1
 80049d2:	4659      	mov	r1, fp
 80049d4:	eb63 0501 	sbc.w	r5, r3, r1
 80049d8:	f04f 0200 	mov.w	r2, #0
 80049dc:	f04f 0300 	mov.w	r3, #0
 80049e0:	00eb      	lsls	r3, r5, #3
 80049e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049e6:	00e2      	lsls	r2, r4, #3
 80049e8:	4614      	mov	r4, r2
 80049ea:	461d      	mov	r5, r3
 80049ec:	4643      	mov	r3, r8
 80049ee:	18e3      	adds	r3, r4, r3
 80049f0:	603b      	str	r3, [r7, #0]
 80049f2:	464b      	mov	r3, r9
 80049f4:	eb45 0303 	adc.w	r3, r5, r3
 80049f8:	607b      	str	r3, [r7, #4]
 80049fa:	f04f 0200 	mov.w	r2, #0
 80049fe:	f04f 0300 	mov.w	r3, #0
 8004a02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a06:	4629      	mov	r1, r5
 8004a08:	028b      	lsls	r3, r1, #10
 8004a0a:	4621      	mov	r1, r4
 8004a0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a10:	4621      	mov	r1, r4
 8004a12:	028a      	lsls	r2, r1, #10
 8004a14:	4610      	mov	r0, r2
 8004a16:	4619      	mov	r1, r3
 8004a18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a20:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004a22:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004a26:	f7fc f939 	bl	8000c9c <__aeabi_uldivmod>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	4613      	mov	r3, r2
 8004a30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004a34:	4b0d      	ldr	r3, [pc, #52]	@ (8004a6c <HAL_RCC_GetSysClockFreq+0x458>)
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	0f1b      	lsrs	r3, r3, #28
 8004a3a:	f003 0307 	and.w	r3, r3, #7
 8004a3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004a42:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004a46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a4e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004a52:	e003      	b.n	8004a5c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a54:	4b06      	ldr	r3, [pc, #24]	@ (8004a70 <HAL_RCC_GetSysClockFreq+0x45c>)
 8004a56:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004a5a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a5c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	37b8      	adds	r7, #184	@ 0xb8
 8004a64:	46bd      	mov	sp, r7
 8004a66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a6a:	bf00      	nop
 8004a6c:	40023800 	.word	0x40023800
 8004a70:	00f42400 	.word	0x00f42400

08004a74 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b086      	sub	sp, #24
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d101      	bne.n	8004a86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e28d      	b.n	8004fa2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 0301 	and.w	r3, r3, #1
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	f000 8083 	beq.w	8004b9a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004a94:	4b94      	ldr	r3, [pc, #592]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	f003 030c 	and.w	r3, r3, #12
 8004a9c:	2b04      	cmp	r3, #4
 8004a9e:	d019      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004aa0:	4b91      	ldr	r3, [pc, #580]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f003 030c 	and.w	r3, r3, #12
        || \
 8004aa8:	2b08      	cmp	r3, #8
 8004aaa:	d106      	bne.n	8004aba <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004aac:	4b8e      	ldr	r3, [pc, #568]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ab4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ab8:	d00c      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004aba:	4b8b      	ldr	r3, [pc, #556]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004ac2:	2b0c      	cmp	r3, #12
 8004ac4:	d112      	bne.n	8004aec <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ac6:	4b88      	ldr	r3, [pc, #544]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ace:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ad2:	d10b      	bne.n	8004aec <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ad4:	4b84      	ldr	r3, [pc, #528]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d05b      	beq.n	8004b98 <HAL_RCC_OscConfig+0x124>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d157      	bne.n	8004b98 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e25a      	b.n	8004fa2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004af4:	d106      	bne.n	8004b04 <HAL_RCC_OscConfig+0x90>
 8004af6:	4b7c      	ldr	r3, [pc, #496]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a7b      	ldr	r2, [pc, #492]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004afc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b00:	6013      	str	r3, [r2, #0]
 8004b02:	e01d      	b.n	8004b40 <HAL_RCC_OscConfig+0xcc>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b0c:	d10c      	bne.n	8004b28 <HAL_RCC_OscConfig+0xb4>
 8004b0e:	4b76      	ldr	r3, [pc, #472]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a75      	ldr	r2, [pc, #468]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004b14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b18:	6013      	str	r3, [r2, #0]
 8004b1a:	4b73      	ldr	r3, [pc, #460]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a72      	ldr	r2, [pc, #456]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004b20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b24:	6013      	str	r3, [r2, #0]
 8004b26:	e00b      	b.n	8004b40 <HAL_RCC_OscConfig+0xcc>
 8004b28:	4b6f      	ldr	r3, [pc, #444]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a6e      	ldr	r2, [pc, #440]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004b2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b32:	6013      	str	r3, [r2, #0]
 8004b34:	4b6c      	ldr	r3, [pc, #432]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a6b      	ldr	r2, [pc, #428]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004b3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d013      	beq.n	8004b70 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b48:	f7fd fc00 	bl	800234c <HAL_GetTick>
 8004b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b4e:	e008      	b.n	8004b62 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b50:	f7fd fbfc 	bl	800234c <HAL_GetTick>
 8004b54:	4602      	mov	r2, r0
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	2b64      	cmp	r3, #100	@ 0x64
 8004b5c:	d901      	bls.n	8004b62 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e21f      	b.n	8004fa2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b62:	4b61      	ldr	r3, [pc, #388]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d0f0      	beq.n	8004b50 <HAL_RCC_OscConfig+0xdc>
 8004b6e:	e014      	b.n	8004b9a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b70:	f7fd fbec 	bl	800234c <HAL_GetTick>
 8004b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b76:	e008      	b.n	8004b8a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b78:	f7fd fbe8 	bl	800234c <HAL_GetTick>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	2b64      	cmp	r3, #100	@ 0x64
 8004b84:	d901      	bls.n	8004b8a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004b86:	2303      	movs	r3, #3
 8004b88:	e20b      	b.n	8004fa2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b8a:	4b57      	ldr	r3, [pc, #348]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d1f0      	bne.n	8004b78 <HAL_RCC_OscConfig+0x104>
 8004b96:	e000      	b.n	8004b9a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 0302 	and.w	r3, r3, #2
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d06f      	beq.n	8004c86 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004ba6:	4b50      	ldr	r3, [pc, #320]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	f003 030c 	and.w	r3, r3, #12
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d017      	beq.n	8004be2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004bb2:	4b4d      	ldr	r3, [pc, #308]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f003 030c 	and.w	r3, r3, #12
        || \
 8004bba:	2b08      	cmp	r3, #8
 8004bbc:	d105      	bne.n	8004bca <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004bbe:	4b4a      	ldr	r3, [pc, #296]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d00b      	beq.n	8004be2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bca:	4b47      	ldr	r3, [pc, #284]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004bd2:	2b0c      	cmp	r3, #12
 8004bd4:	d11c      	bne.n	8004c10 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bd6:	4b44      	ldr	r3, [pc, #272]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d116      	bne.n	8004c10 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004be2:	4b41      	ldr	r3, [pc, #260]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d005      	beq.n	8004bfa <HAL_RCC_OscConfig+0x186>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d001      	beq.n	8004bfa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e1d3      	b.n	8004fa2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bfa:	4b3b      	ldr	r3, [pc, #236]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	00db      	lsls	r3, r3, #3
 8004c08:	4937      	ldr	r1, [pc, #220]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c0e:	e03a      	b.n	8004c86 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d020      	beq.n	8004c5a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c18:	4b34      	ldr	r3, [pc, #208]	@ (8004cec <HAL_RCC_OscConfig+0x278>)
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c1e:	f7fd fb95 	bl	800234c <HAL_GetTick>
 8004c22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c24:	e008      	b.n	8004c38 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c26:	f7fd fb91 	bl	800234c <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d901      	bls.n	8004c38 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004c34:	2303      	movs	r3, #3
 8004c36:	e1b4      	b.n	8004fa2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c38:	4b2b      	ldr	r3, [pc, #172]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0302 	and.w	r3, r3, #2
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d0f0      	beq.n	8004c26 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c44:	4b28      	ldr	r3, [pc, #160]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	691b      	ldr	r3, [r3, #16]
 8004c50:	00db      	lsls	r3, r3, #3
 8004c52:	4925      	ldr	r1, [pc, #148]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	600b      	str	r3, [r1, #0]
 8004c58:	e015      	b.n	8004c86 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c5a:	4b24      	ldr	r3, [pc, #144]	@ (8004cec <HAL_RCC_OscConfig+0x278>)
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c60:	f7fd fb74 	bl	800234c <HAL_GetTick>
 8004c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c66:	e008      	b.n	8004c7a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c68:	f7fd fb70 	bl	800234c <HAL_GetTick>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	d901      	bls.n	8004c7a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e193      	b.n	8004fa2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c7a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0302 	and.w	r3, r3, #2
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d1f0      	bne.n	8004c68 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 0308 	and.w	r3, r3, #8
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d036      	beq.n	8004d00 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	695b      	ldr	r3, [r3, #20]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d016      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c9a:	4b15      	ldr	r3, [pc, #84]	@ (8004cf0 <HAL_RCC_OscConfig+0x27c>)
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ca0:	f7fd fb54 	bl	800234c <HAL_GetTick>
 8004ca4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ca6:	e008      	b.n	8004cba <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ca8:	f7fd fb50 	bl	800234c <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d901      	bls.n	8004cba <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e173      	b.n	8004fa2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cba:	4b0b      	ldr	r3, [pc, #44]	@ (8004ce8 <HAL_RCC_OscConfig+0x274>)
 8004cbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cbe:	f003 0302 	and.w	r3, r3, #2
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d0f0      	beq.n	8004ca8 <HAL_RCC_OscConfig+0x234>
 8004cc6:	e01b      	b.n	8004d00 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cc8:	4b09      	ldr	r3, [pc, #36]	@ (8004cf0 <HAL_RCC_OscConfig+0x27c>)
 8004cca:	2200      	movs	r2, #0
 8004ccc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cce:	f7fd fb3d 	bl	800234c <HAL_GetTick>
 8004cd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cd4:	e00e      	b.n	8004cf4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cd6:	f7fd fb39 	bl	800234c <HAL_GetTick>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	2b02      	cmp	r3, #2
 8004ce2:	d907      	bls.n	8004cf4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e15c      	b.n	8004fa2 <HAL_RCC_OscConfig+0x52e>
 8004ce8:	40023800 	.word	0x40023800
 8004cec:	42470000 	.word	0x42470000
 8004cf0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cf4:	4b8a      	ldr	r3, [pc, #552]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004cf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cf8:	f003 0302 	and.w	r3, r3, #2
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d1ea      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0304 	and.w	r3, r3, #4
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	f000 8097 	beq.w	8004e3c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d12:	4b83      	ldr	r3, [pc, #524]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d10f      	bne.n	8004d3e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d1e:	2300      	movs	r3, #0
 8004d20:	60bb      	str	r3, [r7, #8]
 8004d22:	4b7f      	ldr	r3, [pc, #508]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d26:	4a7e      	ldr	r2, [pc, #504]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004d28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d2e:	4b7c      	ldr	r3, [pc, #496]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d36:	60bb      	str	r3, [r7, #8]
 8004d38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d3e:	4b79      	ldr	r3, [pc, #484]	@ (8004f24 <HAL_RCC_OscConfig+0x4b0>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d118      	bne.n	8004d7c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d4a:	4b76      	ldr	r3, [pc, #472]	@ (8004f24 <HAL_RCC_OscConfig+0x4b0>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a75      	ldr	r2, [pc, #468]	@ (8004f24 <HAL_RCC_OscConfig+0x4b0>)
 8004d50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d56:	f7fd faf9 	bl	800234c <HAL_GetTick>
 8004d5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d5c:	e008      	b.n	8004d70 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d5e:	f7fd faf5 	bl	800234c <HAL_GetTick>
 8004d62:	4602      	mov	r2, r0
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	1ad3      	subs	r3, r2, r3
 8004d68:	2b02      	cmp	r3, #2
 8004d6a:	d901      	bls.n	8004d70 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	e118      	b.n	8004fa2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d70:	4b6c      	ldr	r3, [pc, #432]	@ (8004f24 <HAL_RCC_OscConfig+0x4b0>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d0f0      	beq.n	8004d5e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d106      	bne.n	8004d92 <HAL_RCC_OscConfig+0x31e>
 8004d84:	4b66      	ldr	r3, [pc, #408]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004d86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d88:	4a65      	ldr	r2, [pc, #404]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004d8a:	f043 0301 	orr.w	r3, r3, #1
 8004d8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d90:	e01c      	b.n	8004dcc <HAL_RCC_OscConfig+0x358>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	2b05      	cmp	r3, #5
 8004d98:	d10c      	bne.n	8004db4 <HAL_RCC_OscConfig+0x340>
 8004d9a:	4b61      	ldr	r3, [pc, #388]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004d9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d9e:	4a60      	ldr	r2, [pc, #384]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004da0:	f043 0304 	orr.w	r3, r3, #4
 8004da4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004da6:	4b5e      	ldr	r3, [pc, #376]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004daa:	4a5d      	ldr	r2, [pc, #372]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004dac:	f043 0301 	orr.w	r3, r3, #1
 8004db0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004db2:	e00b      	b.n	8004dcc <HAL_RCC_OscConfig+0x358>
 8004db4:	4b5a      	ldr	r3, [pc, #360]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004db8:	4a59      	ldr	r2, [pc, #356]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004dba:	f023 0301 	bic.w	r3, r3, #1
 8004dbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004dc0:	4b57      	ldr	r3, [pc, #348]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004dc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dc4:	4a56      	ldr	r2, [pc, #344]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004dc6:	f023 0304 	bic.w	r3, r3, #4
 8004dca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d015      	beq.n	8004e00 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dd4:	f7fd faba 	bl	800234c <HAL_GetTick>
 8004dd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dda:	e00a      	b.n	8004df2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ddc:	f7fd fab6 	bl	800234c <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d901      	bls.n	8004df2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e0d7      	b.n	8004fa2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004df2:	4b4b      	ldr	r3, [pc, #300]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004df6:	f003 0302 	and.w	r3, r3, #2
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d0ee      	beq.n	8004ddc <HAL_RCC_OscConfig+0x368>
 8004dfe:	e014      	b.n	8004e2a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e00:	f7fd faa4 	bl	800234c <HAL_GetTick>
 8004e04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e06:	e00a      	b.n	8004e1e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e08:	f7fd faa0 	bl	800234c <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d901      	bls.n	8004e1e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004e1a:	2303      	movs	r3, #3
 8004e1c:	e0c1      	b.n	8004fa2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e1e:	4b40      	ldr	r3, [pc, #256]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e22:	f003 0302 	and.w	r3, r3, #2
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d1ee      	bne.n	8004e08 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e2a:	7dfb      	ldrb	r3, [r7, #23]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d105      	bne.n	8004e3c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e30:	4b3b      	ldr	r3, [pc, #236]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e34:	4a3a      	ldr	r2, [pc, #232]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004e36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e3a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	699b      	ldr	r3, [r3, #24]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f000 80ad 	beq.w	8004fa0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e46:	4b36      	ldr	r3, [pc, #216]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	f003 030c 	and.w	r3, r3, #12
 8004e4e:	2b08      	cmp	r3, #8
 8004e50:	d060      	beq.n	8004f14 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	699b      	ldr	r3, [r3, #24]
 8004e56:	2b02      	cmp	r3, #2
 8004e58:	d145      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e5a:	4b33      	ldr	r3, [pc, #204]	@ (8004f28 <HAL_RCC_OscConfig+0x4b4>)
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e60:	f7fd fa74 	bl	800234c <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e66:	e008      	b.n	8004e7a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e68:	f7fd fa70 	bl	800234c <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e093      	b.n	8004fa2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e7a:	4b29      	ldr	r3, [pc, #164]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1f0      	bne.n	8004e68 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	69da      	ldr	r2, [r3, #28]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6a1b      	ldr	r3, [r3, #32]
 8004e8e:	431a      	orrs	r2, r3
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e94:	019b      	lsls	r3, r3, #6
 8004e96:	431a      	orrs	r2, r3
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e9c:	085b      	lsrs	r3, r3, #1
 8004e9e:	3b01      	subs	r3, #1
 8004ea0:	041b      	lsls	r3, r3, #16
 8004ea2:	431a      	orrs	r2, r3
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea8:	061b      	lsls	r3, r3, #24
 8004eaa:	431a      	orrs	r2, r3
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eb0:	071b      	lsls	r3, r3, #28
 8004eb2:	491b      	ldr	r1, [pc, #108]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004eb8:	4b1b      	ldr	r3, [pc, #108]	@ (8004f28 <HAL_RCC_OscConfig+0x4b4>)
 8004eba:	2201      	movs	r2, #1
 8004ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ebe:	f7fd fa45 	bl	800234c <HAL_GetTick>
 8004ec2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ec4:	e008      	b.n	8004ed8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ec6:	f7fd fa41 	bl	800234c <HAL_GetTick>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	1ad3      	subs	r3, r2, r3
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d901      	bls.n	8004ed8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e064      	b.n	8004fa2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ed8:	4b11      	ldr	r3, [pc, #68]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d0f0      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x452>
 8004ee4:	e05c      	b.n	8004fa0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ee6:	4b10      	ldr	r3, [pc, #64]	@ (8004f28 <HAL_RCC_OscConfig+0x4b4>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eec:	f7fd fa2e 	bl	800234c <HAL_GetTick>
 8004ef0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ef2:	e008      	b.n	8004f06 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ef4:	f7fd fa2a 	bl	800234c <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	2b02      	cmp	r3, #2
 8004f00:	d901      	bls.n	8004f06 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e04d      	b.n	8004fa2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f06:	4b06      	ldr	r3, [pc, #24]	@ (8004f20 <HAL_RCC_OscConfig+0x4ac>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d1f0      	bne.n	8004ef4 <HAL_RCC_OscConfig+0x480>
 8004f12:	e045      	b.n	8004fa0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d107      	bne.n	8004f2c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e040      	b.n	8004fa2 <HAL_RCC_OscConfig+0x52e>
 8004f20:	40023800 	.word	0x40023800
 8004f24:	40007000 	.word	0x40007000
 8004f28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f2c:	4b1f      	ldr	r3, [pc, #124]	@ (8004fac <HAL_RCC_OscConfig+0x538>)
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	699b      	ldr	r3, [r3, #24]
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d030      	beq.n	8004f9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d129      	bne.n	8004f9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d122      	bne.n	8004f9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f56:	68fa      	ldr	r2, [r7, #12]
 8004f58:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004f62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d119      	bne.n	8004f9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f72:	085b      	lsrs	r3, r3, #1
 8004f74:	3b01      	subs	r3, #1
 8004f76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d10f      	bne.n	8004f9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d107      	bne.n	8004f9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f96:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d001      	beq.n	8004fa0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e000      	b.n	8004fa2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3718      	adds	r7, #24
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	bf00      	nop
 8004fac:	40023800 	.word	0x40023800

08004fb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b082      	sub	sp, #8
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d101      	bne.n	8004fc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e042      	b.n	8005048 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d106      	bne.n	8004fdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f7fc ffc8 	bl	8001f6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2224      	movs	r2, #36	@ 0x24
 8004fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	68da      	ldr	r2, [r3, #12]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ff2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f000 f9d1 	bl	800539c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	691a      	ldr	r2, [r3, #16]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005008:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	695a      	ldr	r2, [r3, #20]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005018:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	68da      	ldr	r2, [r3, #12]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005028:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2220      	movs	r2, #32
 8005034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2220      	movs	r2, #32
 800503c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005046:	2300      	movs	r3, #0
}
 8005048:	4618      	mov	r0, r3
 800504a:	3708      	adds	r7, #8
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}

08005050 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b08a      	sub	sp, #40	@ 0x28
 8005054:	af02      	add	r7, sp, #8
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	60b9      	str	r1, [r7, #8]
 800505a:	603b      	str	r3, [r7, #0]
 800505c:	4613      	mov	r3, r2
 800505e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005060:	2300      	movs	r3, #0
 8005062:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800506a:	b2db      	uxtb	r3, r3
 800506c:	2b20      	cmp	r3, #32
 800506e:	d175      	bne.n	800515c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d002      	beq.n	800507c <HAL_UART_Transmit+0x2c>
 8005076:	88fb      	ldrh	r3, [r7, #6]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d101      	bne.n	8005080 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	e06e      	b.n	800515e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2200      	movs	r2, #0
 8005084:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2221      	movs	r2, #33	@ 0x21
 800508a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800508e:	f7fd f95d 	bl	800234c <HAL_GetTick>
 8005092:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	88fa      	ldrh	r2, [r7, #6]
 8005098:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	88fa      	ldrh	r2, [r7, #6]
 800509e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050a8:	d108      	bne.n	80050bc <HAL_UART_Transmit+0x6c>
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	691b      	ldr	r3, [r3, #16]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d104      	bne.n	80050bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80050b2:	2300      	movs	r3, #0
 80050b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	61bb      	str	r3, [r7, #24]
 80050ba:	e003      	b.n	80050c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050c0:	2300      	movs	r3, #0
 80050c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050c4:	e02e      	b.n	8005124 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	9300      	str	r3, [sp, #0]
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	2200      	movs	r2, #0
 80050ce:	2180      	movs	r1, #128	@ 0x80
 80050d0:	68f8      	ldr	r0, [r7, #12]
 80050d2:	f000 f86d 	bl	80051b0 <UART_WaitOnFlagUntilTimeout>
 80050d6:	4603      	mov	r3, r0
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d005      	beq.n	80050e8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2220      	movs	r2, #32
 80050e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80050e4:	2303      	movs	r3, #3
 80050e6:	e03a      	b.n	800515e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d10b      	bne.n	8005106 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050ee:	69bb      	ldr	r3, [r7, #24]
 80050f0:	881b      	ldrh	r3, [r3, #0]
 80050f2:	461a      	mov	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80050fe:	69bb      	ldr	r3, [r7, #24]
 8005100:	3302      	adds	r3, #2
 8005102:	61bb      	str	r3, [r7, #24]
 8005104:	e007      	b.n	8005116 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	781a      	ldrb	r2, [r3, #0]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	3301      	adds	r3, #1
 8005114:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800511a:	b29b      	uxth	r3, r3
 800511c:	3b01      	subs	r3, #1
 800511e:	b29a      	uxth	r2, r3
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005128:	b29b      	uxth	r3, r3
 800512a:	2b00      	cmp	r3, #0
 800512c:	d1cb      	bne.n	80050c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	9300      	str	r3, [sp, #0]
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	2200      	movs	r2, #0
 8005136:	2140      	movs	r1, #64	@ 0x40
 8005138:	68f8      	ldr	r0, [r7, #12]
 800513a:	f000 f839 	bl	80051b0 <UART_WaitOnFlagUntilTimeout>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d005      	beq.n	8005150 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2220      	movs	r2, #32
 8005148:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800514c:	2303      	movs	r3, #3
 800514e:	e006      	b.n	800515e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2220      	movs	r2, #32
 8005154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005158:	2300      	movs	r3, #0
 800515a:	e000      	b.n	800515e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800515c:	2302      	movs	r3, #2
  }
}
 800515e:	4618      	mov	r0, r3
 8005160:	3720      	adds	r7, #32
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}

08005166 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005166:	b580      	push	{r7, lr}
 8005168:	b084      	sub	sp, #16
 800516a:	af00      	add	r7, sp, #0
 800516c:	60f8      	str	r0, [r7, #12]
 800516e:	60b9      	str	r1, [r7, #8]
 8005170:	4613      	mov	r3, r2
 8005172:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800517a:	b2db      	uxtb	r3, r3
 800517c:	2b20      	cmp	r3, #32
 800517e:	d112      	bne.n	80051a6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d002      	beq.n	800518c <HAL_UART_Receive_IT+0x26>
 8005186:	88fb      	ldrh	r3, [r7, #6]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d101      	bne.n	8005190 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e00b      	b.n	80051a8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2200      	movs	r2, #0
 8005194:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005196:	88fb      	ldrh	r3, [r7, #6]
 8005198:	461a      	mov	r2, r3
 800519a:	68b9      	ldr	r1, [r7, #8]
 800519c:	68f8      	ldr	r0, [r7, #12]
 800519e:	f000 f860 	bl	8005262 <UART_Start_Receive_IT>
 80051a2:	4603      	mov	r3, r0
 80051a4:	e000      	b.n	80051a8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80051a6:	2302      	movs	r3, #2
  }
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3710      	adds	r7, #16
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}

080051b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b086      	sub	sp, #24
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	60f8      	str	r0, [r7, #12]
 80051b8:	60b9      	str	r1, [r7, #8]
 80051ba:	603b      	str	r3, [r7, #0]
 80051bc:	4613      	mov	r3, r2
 80051be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051c0:	e03b      	b.n	800523a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051c2:	6a3b      	ldr	r3, [r7, #32]
 80051c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051c8:	d037      	beq.n	800523a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051ca:	f7fd f8bf 	bl	800234c <HAL_GetTick>
 80051ce:	4602      	mov	r2, r0
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	6a3a      	ldr	r2, [r7, #32]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d302      	bcc.n	80051e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80051da:	6a3b      	ldr	r3, [r7, #32]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d101      	bne.n	80051e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80051e0:	2303      	movs	r3, #3
 80051e2:	e03a      	b.n	800525a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	f003 0304 	and.w	r3, r3, #4
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d023      	beq.n	800523a <UART_WaitOnFlagUntilTimeout+0x8a>
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	2b80      	cmp	r3, #128	@ 0x80
 80051f6:	d020      	beq.n	800523a <UART_WaitOnFlagUntilTimeout+0x8a>
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	2b40      	cmp	r3, #64	@ 0x40
 80051fc:	d01d      	beq.n	800523a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 0308 	and.w	r3, r3, #8
 8005208:	2b08      	cmp	r3, #8
 800520a:	d116      	bne.n	800523a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800520c:	2300      	movs	r3, #0
 800520e:	617b      	str	r3, [r7, #20]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	617b      	str	r3, [r7, #20]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	617b      	str	r3, [r7, #20]
 8005220:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005222:	68f8      	ldr	r0, [r7, #12]
 8005224:	f000 f857 	bl	80052d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2208      	movs	r2, #8
 800522c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e00f      	b.n	800525a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	4013      	ands	r3, r2
 8005244:	68ba      	ldr	r2, [r7, #8]
 8005246:	429a      	cmp	r2, r3
 8005248:	bf0c      	ite	eq
 800524a:	2301      	moveq	r3, #1
 800524c:	2300      	movne	r3, #0
 800524e:	b2db      	uxtb	r3, r3
 8005250:	461a      	mov	r2, r3
 8005252:	79fb      	ldrb	r3, [r7, #7]
 8005254:	429a      	cmp	r2, r3
 8005256:	d0b4      	beq.n	80051c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005258:	2300      	movs	r3, #0
}
 800525a:	4618      	mov	r0, r3
 800525c:	3718      	adds	r7, #24
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}

08005262 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005262:	b480      	push	{r7}
 8005264:	b085      	sub	sp, #20
 8005266:	af00      	add	r7, sp, #0
 8005268:	60f8      	str	r0, [r7, #12]
 800526a:	60b9      	str	r1, [r7, #8]
 800526c:	4613      	mov	r3, r2
 800526e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	68ba      	ldr	r2, [r7, #8]
 8005274:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	88fa      	ldrh	r2, [r7, #6]
 800527a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	88fa      	ldrh	r2, [r7, #6]
 8005280:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2200      	movs	r2, #0
 8005286:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2222      	movs	r2, #34	@ 0x22
 800528c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	691b      	ldr	r3, [r3, #16]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d007      	beq.n	80052a8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	68da      	ldr	r2, [r3, #12]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052a6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	695a      	ldr	r2, [r3, #20]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f042 0201 	orr.w	r2, r2, #1
 80052b6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68da      	ldr	r2, [r3, #12]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f042 0220 	orr.w	r2, r2, #32
 80052c6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3714      	adds	r7, #20
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr

080052d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052d6:	b480      	push	{r7}
 80052d8:	b095      	sub	sp, #84	@ 0x54
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	330c      	adds	r3, #12
 80052e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052e8:	e853 3f00 	ldrex	r3, [r3]
 80052ec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	330c      	adds	r3, #12
 80052fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80052fe:	643a      	str	r2, [r7, #64]	@ 0x40
 8005300:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005302:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005304:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005306:	e841 2300 	strex	r3, r2, [r1]
 800530a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800530c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800530e:	2b00      	cmp	r3, #0
 8005310:	d1e5      	bne.n	80052de <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	3314      	adds	r3, #20
 8005318:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800531a:	6a3b      	ldr	r3, [r7, #32]
 800531c:	e853 3f00 	ldrex	r3, [r3]
 8005320:	61fb      	str	r3, [r7, #28]
   return(result);
 8005322:	69fb      	ldr	r3, [r7, #28]
 8005324:	f023 0301 	bic.w	r3, r3, #1
 8005328:	64bb      	str	r3, [r7, #72]	@ 0x48
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	3314      	adds	r3, #20
 8005330:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005332:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005334:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005336:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005338:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800533a:	e841 2300 	strex	r3, r2, [r1]
 800533e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005342:	2b00      	cmp	r3, #0
 8005344:	d1e5      	bne.n	8005312 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800534a:	2b01      	cmp	r3, #1
 800534c:	d119      	bne.n	8005382 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	330c      	adds	r3, #12
 8005354:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	e853 3f00 	ldrex	r3, [r3]
 800535c:	60bb      	str	r3, [r7, #8]
   return(result);
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	f023 0310 	bic.w	r3, r3, #16
 8005364:	647b      	str	r3, [r7, #68]	@ 0x44
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	330c      	adds	r3, #12
 800536c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800536e:	61ba      	str	r2, [r7, #24]
 8005370:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005372:	6979      	ldr	r1, [r7, #20]
 8005374:	69ba      	ldr	r2, [r7, #24]
 8005376:	e841 2300 	strex	r3, r2, [r1]
 800537a:	613b      	str	r3, [r7, #16]
   return(result);
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d1e5      	bne.n	800534e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2220      	movs	r2, #32
 8005386:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005390:	bf00      	nop
 8005392:	3754      	adds	r7, #84	@ 0x54
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800539c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053a0:	b0c0      	sub	sp, #256	@ 0x100
 80053a2:	af00      	add	r7, sp, #0
 80053a4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	691b      	ldr	r3, [r3, #16]
 80053b0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80053b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053b8:	68d9      	ldr	r1, [r3, #12]
 80053ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	ea40 0301 	orr.w	r3, r0, r1
 80053c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80053c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053ca:	689a      	ldr	r2, [r3, #8]
 80053cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	431a      	orrs	r2, r3
 80053d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053d8:	695b      	ldr	r3, [r3, #20]
 80053da:	431a      	orrs	r2, r3
 80053dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053e0:	69db      	ldr	r3, [r3, #28]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80053e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80053f4:	f021 010c 	bic.w	r1, r1, #12
 80053f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005402:	430b      	orrs	r3, r1
 8005404:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	695b      	ldr	r3, [r3, #20]
 800540e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005416:	6999      	ldr	r1, [r3, #24]
 8005418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	ea40 0301 	orr.w	r3, r0, r1
 8005422:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	4b8f      	ldr	r3, [pc, #572]	@ (8005668 <UART_SetConfig+0x2cc>)
 800542c:	429a      	cmp	r2, r3
 800542e:	d005      	beq.n	800543c <UART_SetConfig+0xa0>
 8005430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	4b8d      	ldr	r3, [pc, #564]	@ (800566c <UART_SetConfig+0x2d0>)
 8005438:	429a      	cmp	r2, r3
 800543a:	d104      	bne.n	8005446 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800543c:	f7ff f8d6 	bl	80045ec <HAL_RCC_GetPCLK2Freq>
 8005440:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005444:	e003      	b.n	800544e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005446:	f7ff f8bd 	bl	80045c4 <HAL_RCC_GetPCLK1Freq>
 800544a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800544e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005452:	69db      	ldr	r3, [r3, #28]
 8005454:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005458:	f040 810c 	bne.w	8005674 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800545c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005460:	2200      	movs	r2, #0
 8005462:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005466:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800546a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800546e:	4622      	mov	r2, r4
 8005470:	462b      	mov	r3, r5
 8005472:	1891      	adds	r1, r2, r2
 8005474:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005476:	415b      	adcs	r3, r3
 8005478:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800547a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800547e:	4621      	mov	r1, r4
 8005480:	eb12 0801 	adds.w	r8, r2, r1
 8005484:	4629      	mov	r1, r5
 8005486:	eb43 0901 	adc.w	r9, r3, r1
 800548a:	f04f 0200 	mov.w	r2, #0
 800548e:	f04f 0300 	mov.w	r3, #0
 8005492:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005496:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800549a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800549e:	4690      	mov	r8, r2
 80054a0:	4699      	mov	r9, r3
 80054a2:	4623      	mov	r3, r4
 80054a4:	eb18 0303 	adds.w	r3, r8, r3
 80054a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80054ac:	462b      	mov	r3, r5
 80054ae:	eb49 0303 	adc.w	r3, r9, r3
 80054b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80054b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80054c2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80054c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80054ca:	460b      	mov	r3, r1
 80054cc:	18db      	adds	r3, r3, r3
 80054ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80054d0:	4613      	mov	r3, r2
 80054d2:	eb42 0303 	adc.w	r3, r2, r3
 80054d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80054d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80054dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80054e0:	f7fb fbdc 	bl	8000c9c <__aeabi_uldivmod>
 80054e4:	4602      	mov	r2, r0
 80054e6:	460b      	mov	r3, r1
 80054e8:	4b61      	ldr	r3, [pc, #388]	@ (8005670 <UART_SetConfig+0x2d4>)
 80054ea:	fba3 2302 	umull	r2, r3, r3, r2
 80054ee:	095b      	lsrs	r3, r3, #5
 80054f0:	011c      	lsls	r4, r3, #4
 80054f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054f6:	2200      	movs	r2, #0
 80054f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80054fc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005500:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005504:	4642      	mov	r2, r8
 8005506:	464b      	mov	r3, r9
 8005508:	1891      	adds	r1, r2, r2
 800550a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800550c:	415b      	adcs	r3, r3
 800550e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005510:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005514:	4641      	mov	r1, r8
 8005516:	eb12 0a01 	adds.w	sl, r2, r1
 800551a:	4649      	mov	r1, r9
 800551c:	eb43 0b01 	adc.w	fp, r3, r1
 8005520:	f04f 0200 	mov.w	r2, #0
 8005524:	f04f 0300 	mov.w	r3, #0
 8005528:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800552c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005530:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005534:	4692      	mov	sl, r2
 8005536:	469b      	mov	fp, r3
 8005538:	4643      	mov	r3, r8
 800553a:	eb1a 0303 	adds.w	r3, sl, r3
 800553e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005542:	464b      	mov	r3, r9
 8005544:	eb4b 0303 	adc.w	r3, fp, r3
 8005548:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800554c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005558:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800555c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005560:	460b      	mov	r3, r1
 8005562:	18db      	adds	r3, r3, r3
 8005564:	643b      	str	r3, [r7, #64]	@ 0x40
 8005566:	4613      	mov	r3, r2
 8005568:	eb42 0303 	adc.w	r3, r2, r3
 800556c:	647b      	str	r3, [r7, #68]	@ 0x44
 800556e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005572:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005576:	f7fb fb91 	bl	8000c9c <__aeabi_uldivmod>
 800557a:	4602      	mov	r2, r0
 800557c:	460b      	mov	r3, r1
 800557e:	4611      	mov	r1, r2
 8005580:	4b3b      	ldr	r3, [pc, #236]	@ (8005670 <UART_SetConfig+0x2d4>)
 8005582:	fba3 2301 	umull	r2, r3, r3, r1
 8005586:	095b      	lsrs	r3, r3, #5
 8005588:	2264      	movs	r2, #100	@ 0x64
 800558a:	fb02 f303 	mul.w	r3, r2, r3
 800558e:	1acb      	subs	r3, r1, r3
 8005590:	00db      	lsls	r3, r3, #3
 8005592:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005596:	4b36      	ldr	r3, [pc, #216]	@ (8005670 <UART_SetConfig+0x2d4>)
 8005598:	fba3 2302 	umull	r2, r3, r3, r2
 800559c:	095b      	lsrs	r3, r3, #5
 800559e:	005b      	lsls	r3, r3, #1
 80055a0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80055a4:	441c      	add	r4, r3
 80055a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055aa:	2200      	movs	r2, #0
 80055ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80055b0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80055b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80055b8:	4642      	mov	r2, r8
 80055ba:	464b      	mov	r3, r9
 80055bc:	1891      	adds	r1, r2, r2
 80055be:	63b9      	str	r1, [r7, #56]	@ 0x38
 80055c0:	415b      	adcs	r3, r3
 80055c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80055c8:	4641      	mov	r1, r8
 80055ca:	1851      	adds	r1, r2, r1
 80055cc:	6339      	str	r1, [r7, #48]	@ 0x30
 80055ce:	4649      	mov	r1, r9
 80055d0:	414b      	adcs	r3, r1
 80055d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80055d4:	f04f 0200 	mov.w	r2, #0
 80055d8:	f04f 0300 	mov.w	r3, #0
 80055dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80055e0:	4659      	mov	r1, fp
 80055e2:	00cb      	lsls	r3, r1, #3
 80055e4:	4651      	mov	r1, sl
 80055e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055ea:	4651      	mov	r1, sl
 80055ec:	00ca      	lsls	r2, r1, #3
 80055ee:	4610      	mov	r0, r2
 80055f0:	4619      	mov	r1, r3
 80055f2:	4603      	mov	r3, r0
 80055f4:	4642      	mov	r2, r8
 80055f6:	189b      	adds	r3, r3, r2
 80055f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80055fc:	464b      	mov	r3, r9
 80055fe:	460a      	mov	r2, r1
 8005600:	eb42 0303 	adc.w	r3, r2, r3
 8005604:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005614:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005618:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800561c:	460b      	mov	r3, r1
 800561e:	18db      	adds	r3, r3, r3
 8005620:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005622:	4613      	mov	r3, r2
 8005624:	eb42 0303 	adc.w	r3, r2, r3
 8005628:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800562a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800562e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005632:	f7fb fb33 	bl	8000c9c <__aeabi_uldivmod>
 8005636:	4602      	mov	r2, r0
 8005638:	460b      	mov	r3, r1
 800563a:	4b0d      	ldr	r3, [pc, #52]	@ (8005670 <UART_SetConfig+0x2d4>)
 800563c:	fba3 1302 	umull	r1, r3, r3, r2
 8005640:	095b      	lsrs	r3, r3, #5
 8005642:	2164      	movs	r1, #100	@ 0x64
 8005644:	fb01 f303 	mul.w	r3, r1, r3
 8005648:	1ad3      	subs	r3, r2, r3
 800564a:	00db      	lsls	r3, r3, #3
 800564c:	3332      	adds	r3, #50	@ 0x32
 800564e:	4a08      	ldr	r2, [pc, #32]	@ (8005670 <UART_SetConfig+0x2d4>)
 8005650:	fba2 2303 	umull	r2, r3, r2, r3
 8005654:	095b      	lsrs	r3, r3, #5
 8005656:	f003 0207 	and.w	r2, r3, #7
 800565a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4422      	add	r2, r4
 8005662:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005664:	e106      	b.n	8005874 <UART_SetConfig+0x4d8>
 8005666:	bf00      	nop
 8005668:	40011000 	.word	0x40011000
 800566c:	40011400 	.word	0x40011400
 8005670:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005674:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005678:	2200      	movs	r2, #0
 800567a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800567e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005682:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005686:	4642      	mov	r2, r8
 8005688:	464b      	mov	r3, r9
 800568a:	1891      	adds	r1, r2, r2
 800568c:	6239      	str	r1, [r7, #32]
 800568e:	415b      	adcs	r3, r3
 8005690:	627b      	str	r3, [r7, #36]	@ 0x24
 8005692:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005696:	4641      	mov	r1, r8
 8005698:	1854      	adds	r4, r2, r1
 800569a:	4649      	mov	r1, r9
 800569c:	eb43 0501 	adc.w	r5, r3, r1
 80056a0:	f04f 0200 	mov.w	r2, #0
 80056a4:	f04f 0300 	mov.w	r3, #0
 80056a8:	00eb      	lsls	r3, r5, #3
 80056aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80056ae:	00e2      	lsls	r2, r4, #3
 80056b0:	4614      	mov	r4, r2
 80056b2:	461d      	mov	r5, r3
 80056b4:	4643      	mov	r3, r8
 80056b6:	18e3      	adds	r3, r4, r3
 80056b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80056bc:	464b      	mov	r3, r9
 80056be:	eb45 0303 	adc.w	r3, r5, r3
 80056c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80056c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	2200      	movs	r2, #0
 80056ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80056d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80056d6:	f04f 0200 	mov.w	r2, #0
 80056da:	f04f 0300 	mov.w	r3, #0
 80056de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80056e2:	4629      	mov	r1, r5
 80056e4:	008b      	lsls	r3, r1, #2
 80056e6:	4621      	mov	r1, r4
 80056e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80056ec:	4621      	mov	r1, r4
 80056ee:	008a      	lsls	r2, r1, #2
 80056f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80056f4:	f7fb fad2 	bl	8000c9c <__aeabi_uldivmod>
 80056f8:	4602      	mov	r2, r0
 80056fa:	460b      	mov	r3, r1
 80056fc:	4b60      	ldr	r3, [pc, #384]	@ (8005880 <UART_SetConfig+0x4e4>)
 80056fe:	fba3 2302 	umull	r2, r3, r3, r2
 8005702:	095b      	lsrs	r3, r3, #5
 8005704:	011c      	lsls	r4, r3, #4
 8005706:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800570a:	2200      	movs	r2, #0
 800570c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005710:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005714:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005718:	4642      	mov	r2, r8
 800571a:	464b      	mov	r3, r9
 800571c:	1891      	adds	r1, r2, r2
 800571e:	61b9      	str	r1, [r7, #24]
 8005720:	415b      	adcs	r3, r3
 8005722:	61fb      	str	r3, [r7, #28]
 8005724:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005728:	4641      	mov	r1, r8
 800572a:	1851      	adds	r1, r2, r1
 800572c:	6139      	str	r1, [r7, #16]
 800572e:	4649      	mov	r1, r9
 8005730:	414b      	adcs	r3, r1
 8005732:	617b      	str	r3, [r7, #20]
 8005734:	f04f 0200 	mov.w	r2, #0
 8005738:	f04f 0300 	mov.w	r3, #0
 800573c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005740:	4659      	mov	r1, fp
 8005742:	00cb      	lsls	r3, r1, #3
 8005744:	4651      	mov	r1, sl
 8005746:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800574a:	4651      	mov	r1, sl
 800574c:	00ca      	lsls	r2, r1, #3
 800574e:	4610      	mov	r0, r2
 8005750:	4619      	mov	r1, r3
 8005752:	4603      	mov	r3, r0
 8005754:	4642      	mov	r2, r8
 8005756:	189b      	adds	r3, r3, r2
 8005758:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800575c:	464b      	mov	r3, r9
 800575e:	460a      	mov	r2, r1
 8005760:	eb42 0303 	adc.w	r3, r2, r3
 8005764:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005772:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005774:	f04f 0200 	mov.w	r2, #0
 8005778:	f04f 0300 	mov.w	r3, #0
 800577c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005780:	4649      	mov	r1, r9
 8005782:	008b      	lsls	r3, r1, #2
 8005784:	4641      	mov	r1, r8
 8005786:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800578a:	4641      	mov	r1, r8
 800578c:	008a      	lsls	r2, r1, #2
 800578e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005792:	f7fb fa83 	bl	8000c9c <__aeabi_uldivmod>
 8005796:	4602      	mov	r2, r0
 8005798:	460b      	mov	r3, r1
 800579a:	4611      	mov	r1, r2
 800579c:	4b38      	ldr	r3, [pc, #224]	@ (8005880 <UART_SetConfig+0x4e4>)
 800579e:	fba3 2301 	umull	r2, r3, r3, r1
 80057a2:	095b      	lsrs	r3, r3, #5
 80057a4:	2264      	movs	r2, #100	@ 0x64
 80057a6:	fb02 f303 	mul.w	r3, r2, r3
 80057aa:	1acb      	subs	r3, r1, r3
 80057ac:	011b      	lsls	r3, r3, #4
 80057ae:	3332      	adds	r3, #50	@ 0x32
 80057b0:	4a33      	ldr	r2, [pc, #204]	@ (8005880 <UART_SetConfig+0x4e4>)
 80057b2:	fba2 2303 	umull	r2, r3, r2, r3
 80057b6:	095b      	lsrs	r3, r3, #5
 80057b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80057bc:	441c      	add	r4, r3
 80057be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057c2:	2200      	movs	r2, #0
 80057c4:	673b      	str	r3, [r7, #112]	@ 0x70
 80057c6:	677a      	str	r2, [r7, #116]	@ 0x74
 80057c8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80057cc:	4642      	mov	r2, r8
 80057ce:	464b      	mov	r3, r9
 80057d0:	1891      	adds	r1, r2, r2
 80057d2:	60b9      	str	r1, [r7, #8]
 80057d4:	415b      	adcs	r3, r3
 80057d6:	60fb      	str	r3, [r7, #12]
 80057d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80057dc:	4641      	mov	r1, r8
 80057de:	1851      	adds	r1, r2, r1
 80057e0:	6039      	str	r1, [r7, #0]
 80057e2:	4649      	mov	r1, r9
 80057e4:	414b      	adcs	r3, r1
 80057e6:	607b      	str	r3, [r7, #4]
 80057e8:	f04f 0200 	mov.w	r2, #0
 80057ec:	f04f 0300 	mov.w	r3, #0
 80057f0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80057f4:	4659      	mov	r1, fp
 80057f6:	00cb      	lsls	r3, r1, #3
 80057f8:	4651      	mov	r1, sl
 80057fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80057fe:	4651      	mov	r1, sl
 8005800:	00ca      	lsls	r2, r1, #3
 8005802:	4610      	mov	r0, r2
 8005804:	4619      	mov	r1, r3
 8005806:	4603      	mov	r3, r0
 8005808:	4642      	mov	r2, r8
 800580a:	189b      	adds	r3, r3, r2
 800580c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800580e:	464b      	mov	r3, r9
 8005810:	460a      	mov	r2, r1
 8005812:	eb42 0303 	adc.w	r3, r2, r3
 8005816:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	663b      	str	r3, [r7, #96]	@ 0x60
 8005822:	667a      	str	r2, [r7, #100]	@ 0x64
 8005824:	f04f 0200 	mov.w	r2, #0
 8005828:	f04f 0300 	mov.w	r3, #0
 800582c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005830:	4649      	mov	r1, r9
 8005832:	008b      	lsls	r3, r1, #2
 8005834:	4641      	mov	r1, r8
 8005836:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800583a:	4641      	mov	r1, r8
 800583c:	008a      	lsls	r2, r1, #2
 800583e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005842:	f7fb fa2b 	bl	8000c9c <__aeabi_uldivmod>
 8005846:	4602      	mov	r2, r0
 8005848:	460b      	mov	r3, r1
 800584a:	4b0d      	ldr	r3, [pc, #52]	@ (8005880 <UART_SetConfig+0x4e4>)
 800584c:	fba3 1302 	umull	r1, r3, r3, r2
 8005850:	095b      	lsrs	r3, r3, #5
 8005852:	2164      	movs	r1, #100	@ 0x64
 8005854:	fb01 f303 	mul.w	r3, r1, r3
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	011b      	lsls	r3, r3, #4
 800585c:	3332      	adds	r3, #50	@ 0x32
 800585e:	4a08      	ldr	r2, [pc, #32]	@ (8005880 <UART_SetConfig+0x4e4>)
 8005860:	fba2 2303 	umull	r2, r3, r2, r3
 8005864:	095b      	lsrs	r3, r3, #5
 8005866:	f003 020f 	and.w	r2, r3, #15
 800586a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4422      	add	r2, r4
 8005872:	609a      	str	r2, [r3, #8]
}
 8005874:	bf00      	nop
 8005876:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800587a:	46bd      	mov	sp, r7
 800587c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005880:	51eb851f 	.word	0x51eb851f

08005884 <std>:
 8005884:	2300      	movs	r3, #0
 8005886:	b510      	push	{r4, lr}
 8005888:	4604      	mov	r4, r0
 800588a:	e9c0 3300 	strd	r3, r3, [r0]
 800588e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005892:	6083      	str	r3, [r0, #8]
 8005894:	8181      	strh	r1, [r0, #12]
 8005896:	6643      	str	r3, [r0, #100]	@ 0x64
 8005898:	81c2      	strh	r2, [r0, #14]
 800589a:	6183      	str	r3, [r0, #24]
 800589c:	4619      	mov	r1, r3
 800589e:	2208      	movs	r2, #8
 80058a0:	305c      	adds	r0, #92	@ 0x5c
 80058a2:	f000 f9f9 	bl	8005c98 <memset>
 80058a6:	4b0d      	ldr	r3, [pc, #52]	@ (80058dc <std+0x58>)
 80058a8:	6263      	str	r3, [r4, #36]	@ 0x24
 80058aa:	4b0d      	ldr	r3, [pc, #52]	@ (80058e0 <std+0x5c>)
 80058ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 80058ae:	4b0d      	ldr	r3, [pc, #52]	@ (80058e4 <std+0x60>)
 80058b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80058b2:	4b0d      	ldr	r3, [pc, #52]	@ (80058e8 <std+0x64>)
 80058b4:	6323      	str	r3, [r4, #48]	@ 0x30
 80058b6:	4b0d      	ldr	r3, [pc, #52]	@ (80058ec <std+0x68>)
 80058b8:	6224      	str	r4, [r4, #32]
 80058ba:	429c      	cmp	r4, r3
 80058bc:	d006      	beq.n	80058cc <std+0x48>
 80058be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80058c2:	4294      	cmp	r4, r2
 80058c4:	d002      	beq.n	80058cc <std+0x48>
 80058c6:	33d0      	adds	r3, #208	@ 0xd0
 80058c8:	429c      	cmp	r4, r3
 80058ca:	d105      	bne.n	80058d8 <std+0x54>
 80058cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80058d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058d4:	f000 ba58 	b.w	8005d88 <__retarget_lock_init_recursive>
 80058d8:	bd10      	pop	{r4, pc}
 80058da:	bf00      	nop
 80058dc:	08005ae9 	.word	0x08005ae9
 80058e0:	08005b0b 	.word	0x08005b0b
 80058e4:	08005b43 	.word	0x08005b43
 80058e8:	08005b67 	.word	0x08005b67
 80058ec:	200001ac 	.word	0x200001ac

080058f0 <stdio_exit_handler>:
 80058f0:	4a02      	ldr	r2, [pc, #8]	@ (80058fc <stdio_exit_handler+0xc>)
 80058f2:	4903      	ldr	r1, [pc, #12]	@ (8005900 <stdio_exit_handler+0x10>)
 80058f4:	4803      	ldr	r0, [pc, #12]	@ (8005904 <stdio_exit_handler+0x14>)
 80058f6:	f000 b869 	b.w	80059cc <_fwalk_sglue>
 80058fa:	bf00      	nop
 80058fc:	2000000c 	.word	0x2000000c
 8005900:	08006629 	.word	0x08006629
 8005904:	2000001c 	.word	0x2000001c

08005908 <cleanup_stdio>:
 8005908:	6841      	ldr	r1, [r0, #4]
 800590a:	4b0c      	ldr	r3, [pc, #48]	@ (800593c <cleanup_stdio+0x34>)
 800590c:	4299      	cmp	r1, r3
 800590e:	b510      	push	{r4, lr}
 8005910:	4604      	mov	r4, r0
 8005912:	d001      	beq.n	8005918 <cleanup_stdio+0x10>
 8005914:	f000 fe88 	bl	8006628 <_fflush_r>
 8005918:	68a1      	ldr	r1, [r4, #8]
 800591a:	4b09      	ldr	r3, [pc, #36]	@ (8005940 <cleanup_stdio+0x38>)
 800591c:	4299      	cmp	r1, r3
 800591e:	d002      	beq.n	8005926 <cleanup_stdio+0x1e>
 8005920:	4620      	mov	r0, r4
 8005922:	f000 fe81 	bl	8006628 <_fflush_r>
 8005926:	68e1      	ldr	r1, [r4, #12]
 8005928:	4b06      	ldr	r3, [pc, #24]	@ (8005944 <cleanup_stdio+0x3c>)
 800592a:	4299      	cmp	r1, r3
 800592c:	d004      	beq.n	8005938 <cleanup_stdio+0x30>
 800592e:	4620      	mov	r0, r4
 8005930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005934:	f000 be78 	b.w	8006628 <_fflush_r>
 8005938:	bd10      	pop	{r4, pc}
 800593a:	bf00      	nop
 800593c:	200001ac 	.word	0x200001ac
 8005940:	20000214 	.word	0x20000214
 8005944:	2000027c 	.word	0x2000027c

08005948 <global_stdio_init.part.0>:
 8005948:	b510      	push	{r4, lr}
 800594a:	4b0b      	ldr	r3, [pc, #44]	@ (8005978 <global_stdio_init.part.0+0x30>)
 800594c:	4c0b      	ldr	r4, [pc, #44]	@ (800597c <global_stdio_init.part.0+0x34>)
 800594e:	4a0c      	ldr	r2, [pc, #48]	@ (8005980 <global_stdio_init.part.0+0x38>)
 8005950:	601a      	str	r2, [r3, #0]
 8005952:	4620      	mov	r0, r4
 8005954:	2200      	movs	r2, #0
 8005956:	2104      	movs	r1, #4
 8005958:	f7ff ff94 	bl	8005884 <std>
 800595c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005960:	2201      	movs	r2, #1
 8005962:	2109      	movs	r1, #9
 8005964:	f7ff ff8e 	bl	8005884 <std>
 8005968:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800596c:	2202      	movs	r2, #2
 800596e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005972:	2112      	movs	r1, #18
 8005974:	f7ff bf86 	b.w	8005884 <std>
 8005978:	200002e4 	.word	0x200002e4
 800597c:	200001ac 	.word	0x200001ac
 8005980:	080058f1 	.word	0x080058f1

08005984 <__sfp_lock_acquire>:
 8005984:	4801      	ldr	r0, [pc, #4]	@ (800598c <__sfp_lock_acquire+0x8>)
 8005986:	f000 ba00 	b.w	8005d8a <__retarget_lock_acquire_recursive>
 800598a:	bf00      	nop
 800598c:	200002ed 	.word	0x200002ed

08005990 <__sfp_lock_release>:
 8005990:	4801      	ldr	r0, [pc, #4]	@ (8005998 <__sfp_lock_release+0x8>)
 8005992:	f000 b9fb 	b.w	8005d8c <__retarget_lock_release_recursive>
 8005996:	bf00      	nop
 8005998:	200002ed 	.word	0x200002ed

0800599c <__sinit>:
 800599c:	b510      	push	{r4, lr}
 800599e:	4604      	mov	r4, r0
 80059a0:	f7ff fff0 	bl	8005984 <__sfp_lock_acquire>
 80059a4:	6a23      	ldr	r3, [r4, #32]
 80059a6:	b11b      	cbz	r3, 80059b0 <__sinit+0x14>
 80059a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059ac:	f7ff bff0 	b.w	8005990 <__sfp_lock_release>
 80059b0:	4b04      	ldr	r3, [pc, #16]	@ (80059c4 <__sinit+0x28>)
 80059b2:	6223      	str	r3, [r4, #32]
 80059b4:	4b04      	ldr	r3, [pc, #16]	@ (80059c8 <__sinit+0x2c>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d1f5      	bne.n	80059a8 <__sinit+0xc>
 80059bc:	f7ff ffc4 	bl	8005948 <global_stdio_init.part.0>
 80059c0:	e7f2      	b.n	80059a8 <__sinit+0xc>
 80059c2:	bf00      	nop
 80059c4:	08005909 	.word	0x08005909
 80059c8:	200002e4 	.word	0x200002e4

080059cc <_fwalk_sglue>:
 80059cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059d0:	4607      	mov	r7, r0
 80059d2:	4688      	mov	r8, r1
 80059d4:	4614      	mov	r4, r2
 80059d6:	2600      	movs	r6, #0
 80059d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80059dc:	f1b9 0901 	subs.w	r9, r9, #1
 80059e0:	d505      	bpl.n	80059ee <_fwalk_sglue+0x22>
 80059e2:	6824      	ldr	r4, [r4, #0]
 80059e4:	2c00      	cmp	r4, #0
 80059e6:	d1f7      	bne.n	80059d8 <_fwalk_sglue+0xc>
 80059e8:	4630      	mov	r0, r6
 80059ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059ee:	89ab      	ldrh	r3, [r5, #12]
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d907      	bls.n	8005a04 <_fwalk_sglue+0x38>
 80059f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80059f8:	3301      	adds	r3, #1
 80059fa:	d003      	beq.n	8005a04 <_fwalk_sglue+0x38>
 80059fc:	4629      	mov	r1, r5
 80059fe:	4638      	mov	r0, r7
 8005a00:	47c0      	blx	r8
 8005a02:	4306      	orrs	r6, r0
 8005a04:	3568      	adds	r5, #104	@ 0x68
 8005a06:	e7e9      	b.n	80059dc <_fwalk_sglue+0x10>

08005a08 <iprintf>:
 8005a08:	b40f      	push	{r0, r1, r2, r3}
 8005a0a:	b507      	push	{r0, r1, r2, lr}
 8005a0c:	4906      	ldr	r1, [pc, #24]	@ (8005a28 <iprintf+0x20>)
 8005a0e:	ab04      	add	r3, sp, #16
 8005a10:	6808      	ldr	r0, [r1, #0]
 8005a12:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a16:	6881      	ldr	r1, [r0, #8]
 8005a18:	9301      	str	r3, [sp, #4]
 8005a1a:	f000 fadb 	bl	8005fd4 <_vfiprintf_r>
 8005a1e:	b003      	add	sp, #12
 8005a20:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a24:	b004      	add	sp, #16
 8005a26:	4770      	bx	lr
 8005a28:	20000018 	.word	0x20000018

08005a2c <_puts_r>:
 8005a2c:	6a03      	ldr	r3, [r0, #32]
 8005a2e:	b570      	push	{r4, r5, r6, lr}
 8005a30:	6884      	ldr	r4, [r0, #8]
 8005a32:	4605      	mov	r5, r0
 8005a34:	460e      	mov	r6, r1
 8005a36:	b90b      	cbnz	r3, 8005a3c <_puts_r+0x10>
 8005a38:	f7ff ffb0 	bl	800599c <__sinit>
 8005a3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005a3e:	07db      	lsls	r3, r3, #31
 8005a40:	d405      	bmi.n	8005a4e <_puts_r+0x22>
 8005a42:	89a3      	ldrh	r3, [r4, #12]
 8005a44:	0598      	lsls	r0, r3, #22
 8005a46:	d402      	bmi.n	8005a4e <_puts_r+0x22>
 8005a48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a4a:	f000 f99e 	bl	8005d8a <__retarget_lock_acquire_recursive>
 8005a4e:	89a3      	ldrh	r3, [r4, #12]
 8005a50:	0719      	lsls	r1, r3, #28
 8005a52:	d502      	bpl.n	8005a5a <_puts_r+0x2e>
 8005a54:	6923      	ldr	r3, [r4, #16]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d135      	bne.n	8005ac6 <_puts_r+0x9a>
 8005a5a:	4621      	mov	r1, r4
 8005a5c:	4628      	mov	r0, r5
 8005a5e:	f000 f8c5 	bl	8005bec <__swsetup_r>
 8005a62:	b380      	cbz	r0, 8005ac6 <_puts_r+0x9a>
 8005a64:	f04f 35ff 	mov.w	r5, #4294967295
 8005a68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005a6a:	07da      	lsls	r2, r3, #31
 8005a6c:	d405      	bmi.n	8005a7a <_puts_r+0x4e>
 8005a6e:	89a3      	ldrh	r3, [r4, #12]
 8005a70:	059b      	lsls	r3, r3, #22
 8005a72:	d402      	bmi.n	8005a7a <_puts_r+0x4e>
 8005a74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a76:	f000 f989 	bl	8005d8c <__retarget_lock_release_recursive>
 8005a7a:	4628      	mov	r0, r5
 8005a7c:	bd70      	pop	{r4, r5, r6, pc}
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	da04      	bge.n	8005a8c <_puts_r+0x60>
 8005a82:	69a2      	ldr	r2, [r4, #24]
 8005a84:	429a      	cmp	r2, r3
 8005a86:	dc17      	bgt.n	8005ab8 <_puts_r+0x8c>
 8005a88:	290a      	cmp	r1, #10
 8005a8a:	d015      	beq.n	8005ab8 <_puts_r+0x8c>
 8005a8c:	6823      	ldr	r3, [r4, #0]
 8005a8e:	1c5a      	adds	r2, r3, #1
 8005a90:	6022      	str	r2, [r4, #0]
 8005a92:	7019      	strb	r1, [r3, #0]
 8005a94:	68a3      	ldr	r3, [r4, #8]
 8005a96:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005a9a:	3b01      	subs	r3, #1
 8005a9c:	60a3      	str	r3, [r4, #8]
 8005a9e:	2900      	cmp	r1, #0
 8005aa0:	d1ed      	bne.n	8005a7e <_puts_r+0x52>
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	da11      	bge.n	8005aca <_puts_r+0x9e>
 8005aa6:	4622      	mov	r2, r4
 8005aa8:	210a      	movs	r1, #10
 8005aaa:	4628      	mov	r0, r5
 8005aac:	f000 f85f 	bl	8005b6e <__swbuf_r>
 8005ab0:	3001      	adds	r0, #1
 8005ab2:	d0d7      	beq.n	8005a64 <_puts_r+0x38>
 8005ab4:	250a      	movs	r5, #10
 8005ab6:	e7d7      	b.n	8005a68 <_puts_r+0x3c>
 8005ab8:	4622      	mov	r2, r4
 8005aba:	4628      	mov	r0, r5
 8005abc:	f000 f857 	bl	8005b6e <__swbuf_r>
 8005ac0:	3001      	adds	r0, #1
 8005ac2:	d1e7      	bne.n	8005a94 <_puts_r+0x68>
 8005ac4:	e7ce      	b.n	8005a64 <_puts_r+0x38>
 8005ac6:	3e01      	subs	r6, #1
 8005ac8:	e7e4      	b.n	8005a94 <_puts_r+0x68>
 8005aca:	6823      	ldr	r3, [r4, #0]
 8005acc:	1c5a      	adds	r2, r3, #1
 8005ace:	6022      	str	r2, [r4, #0]
 8005ad0:	220a      	movs	r2, #10
 8005ad2:	701a      	strb	r2, [r3, #0]
 8005ad4:	e7ee      	b.n	8005ab4 <_puts_r+0x88>
	...

08005ad8 <puts>:
 8005ad8:	4b02      	ldr	r3, [pc, #8]	@ (8005ae4 <puts+0xc>)
 8005ada:	4601      	mov	r1, r0
 8005adc:	6818      	ldr	r0, [r3, #0]
 8005ade:	f7ff bfa5 	b.w	8005a2c <_puts_r>
 8005ae2:	bf00      	nop
 8005ae4:	20000018 	.word	0x20000018

08005ae8 <__sread>:
 8005ae8:	b510      	push	{r4, lr}
 8005aea:	460c      	mov	r4, r1
 8005aec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005af0:	f000 f8fc 	bl	8005cec <_read_r>
 8005af4:	2800      	cmp	r0, #0
 8005af6:	bfab      	itete	ge
 8005af8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005afa:	89a3      	ldrhlt	r3, [r4, #12]
 8005afc:	181b      	addge	r3, r3, r0
 8005afe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005b02:	bfac      	ite	ge
 8005b04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005b06:	81a3      	strhlt	r3, [r4, #12]
 8005b08:	bd10      	pop	{r4, pc}

08005b0a <__swrite>:
 8005b0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b0e:	461f      	mov	r7, r3
 8005b10:	898b      	ldrh	r3, [r1, #12]
 8005b12:	05db      	lsls	r3, r3, #23
 8005b14:	4605      	mov	r5, r0
 8005b16:	460c      	mov	r4, r1
 8005b18:	4616      	mov	r6, r2
 8005b1a:	d505      	bpl.n	8005b28 <__swrite+0x1e>
 8005b1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b20:	2302      	movs	r3, #2
 8005b22:	2200      	movs	r2, #0
 8005b24:	f000 f8d0 	bl	8005cc8 <_lseek_r>
 8005b28:	89a3      	ldrh	r3, [r4, #12]
 8005b2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b32:	81a3      	strh	r3, [r4, #12]
 8005b34:	4632      	mov	r2, r6
 8005b36:	463b      	mov	r3, r7
 8005b38:	4628      	mov	r0, r5
 8005b3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b3e:	f000 b8e7 	b.w	8005d10 <_write_r>

08005b42 <__sseek>:
 8005b42:	b510      	push	{r4, lr}
 8005b44:	460c      	mov	r4, r1
 8005b46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b4a:	f000 f8bd 	bl	8005cc8 <_lseek_r>
 8005b4e:	1c43      	adds	r3, r0, #1
 8005b50:	89a3      	ldrh	r3, [r4, #12]
 8005b52:	bf15      	itete	ne
 8005b54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005b56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005b5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005b5e:	81a3      	strheq	r3, [r4, #12]
 8005b60:	bf18      	it	ne
 8005b62:	81a3      	strhne	r3, [r4, #12]
 8005b64:	bd10      	pop	{r4, pc}

08005b66 <__sclose>:
 8005b66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b6a:	f000 b89d 	b.w	8005ca8 <_close_r>

08005b6e <__swbuf_r>:
 8005b6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b70:	460e      	mov	r6, r1
 8005b72:	4614      	mov	r4, r2
 8005b74:	4605      	mov	r5, r0
 8005b76:	b118      	cbz	r0, 8005b80 <__swbuf_r+0x12>
 8005b78:	6a03      	ldr	r3, [r0, #32]
 8005b7a:	b90b      	cbnz	r3, 8005b80 <__swbuf_r+0x12>
 8005b7c:	f7ff ff0e 	bl	800599c <__sinit>
 8005b80:	69a3      	ldr	r3, [r4, #24]
 8005b82:	60a3      	str	r3, [r4, #8]
 8005b84:	89a3      	ldrh	r3, [r4, #12]
 8005b86:	071a      	lsls	r2, r3, #28
 8005b88:	d501      	bpl.n	8005b8e <__swbuf_r+0x20>
 8005b8a:	6923      	ldr	r3, [r4, #16]
 8005b8c:	b943      	cbnz	r3, 8005ba0 <__swbuf_r+0x32>
 8005b8e:	4621      	mov	r1, r4
 8005b90:	4628      	mov	r0, r5
 8005b92:	f000 f82b 	bl	8005bec <__swsetup_r>
 8005b96:	b118      	cbz	r0, 8005ba0 <__swbuf_r+0x32>
 8005b98:	f04f 37ff 	mov.w	r7, #4294967295
 8005b9c:	4638      	mov	r0, r7
 8005b9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ba0:	6823      	ldr	r3, [r4, #0]
 8005ba2:	6922      	ldr	r2, [r4, #16]
 8005ba4:	1a98      	subs	r0, r3, r2
 8005ba6:	6963      	ldr	r3, [r4, #20]
 8005ba8:	b2f6      	uxtb	r6, r6
 8005baa:	4283      	cmp	r3, r0
 8005bac:	4637      	mov	r7, r6
 8005bae:	dc05      	bgt.n	8005bbc <__swbuf_r+0x4e>
 8005bb0:	4621      	mov	r1, r4
 8005bb2:	4628      	mov	r0, r5
 8005bb4:	f000 fd38 	bl	8006628 <_fflush_r>
 8005bb8:	2800      	cmp	r0, #0
 8005bba:	d1ed      	bne.n	8005b98 <__swbuf_r+0x2a>
 8005bbc:	68a3      	ldr	r3, [r4, #8]
 8005bbe:	3b01      	subs	r3, #1
 8005bc0:	60a3      	str	r3, [r4, #8]
 8005bc2:	6823      	ldr	r3, [r4, #0]
 8005bc4:	1c5a      	adds	r2, r3, #1
 8005bc6:	6022      	str	r2, [r4, #0]
 8005bc8:	701e      	strb	r6, [r3, #0]
 8005bca:	6962      	ldr	r2, [r4, #20]
 8005bcc:	1c43      	adds	r3, r0, #1
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	d004      	beq.n	8005bdc <__swbuf_r+0x6e>
 8005bd2:	89a3      	ldrh	r3, [r4, #12]
 8005bd4:	07db      	lsls	r3, r3, #31
 8005bd6:	d5e1      	bpl.n	8005b9c <__swbuf_r+0x2e>
 8005bd8:	2e0a      	cmp	r6, #10
 8005bda:	d1df      	bne.n	8005b9c <__swbuf_r+0x2e>
 8005bdc:	4621      	mov	r1, r4
 8005bde:	4628      	mov	r0, r5
 8005be0:	f000 fd22 	bl	8006628 <_fflush_r>
 8005be4:	2800      	cmp	r0, #0
 8005be6:	d0d9      	beq.n	8005b9c <__swbuf_r+0x2e>
 8005be8:	e7d6      	b.n	8005b98 <__swbuf_r+0x2a>
	...

08005bec <__swsetup_r>:
 8005bec:	b538      	push	{r3, r4, r5, lr}
 8005bee:	4b29      	ldr	r3, [pc, #164]	@ (8005c94 <__swsetup_r+0xa8>)
 8005bf0:	4605      	mov	r5, r0
 8005bf2:	6818      	ldr	r0, [r3, #0]
 8005bf4:	460c      	mov	r4, r1
 8005bf6:	b118      	cbz	r0, 8005c00 <__swsetup_r+0x14>
 8005bf8:	6a03      	ldr	r3, [r0, #32]
 8005bfa:	b90b      	cbnz	r3, 8005c00 <__swsetup_r+0x14>
 8005bfc:	f7ff fece 	bl	800599c <__sinit>
 8005c00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c04:	0719      	lsls	r1, r3, #28
 8005c06:	d422      	bmi.n	8005c4e <__swsetup_r+0x62>
 8005c08:	06da      	lsls	r2, r3, #27
 8005c0a:	d407      	bmi.n	8005c1c <__swsetup_r+0x30>
 8005c0c:	2209      	movs	r2, #9
 8005c0e:	602a      	str	r2, [r5, #0]
 8005c10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c14:	81a3      	strh	r3, [r4, #12]
 8005c16:	f04f 30ff 	mov.w	r0, #4294967295
 8005c1a:	e033      	b.n	8005c84 <__swsetup_r+0x98>
 8005c1c:	0758      	lsls	r0, r3, #29
 8005c1e:	d512      	bpl.n	8005c46 <__swsetup_r+0x5a>
 8005c20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005c22:	b141      	cbz	r1, 8005c36 <__swsetup_r+0x4a>
 8005c24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005c28:	4299      	cmp	r1, r3
 8005c2a:	d002      	beq.n	8005c32 <__swsetup_r+0x46>
 8005c2c:	4628      	mov	r0, r5
 8005c2e:	f000 f8af 	bl	8005d90 <_free_r>
 8005c32:	2300      	movs	r3, #0
 8005c34:	6363      	str	r3, [r4, #52]	@ 0x34
 8005c36:	89a3      	ldrh	r3, [r4, #12]
 8005c38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005c3c:	81a3      	strh	r3, [r4, #12]
 8005c3e:	2300      	movs	r3, #0
 8005c40:	6063      	str	r3, [r4, #4]
 8005c42:	6923      	ldr	r3, [r4, #16]
 8005c44:	6023      	str	r3, [r4, #0]
 8005c46:	89a3      	ldrh	r3, [r4, #12]
 8005c48:	f043 0308 	orr.w	r3, r3, #8
 8005c4c:	81a3      	strh	r3, [r4, #12]
 8005c4e:	6923      	ldr	r3, [r4, #16]
 8005c50:	b94b      	cbnz	r3, 8005c66 <__swsetup_r+0x7a>
 8005c52:	89a3      	ldrh	r3, [r4, #12]
 8005c54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005c58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c5c:	d003      	beq.n	8005c66 <__swsetup_r+0x7a>
 8005c5e:	4621      	mov	r1, r4
 8005c60:	4628      	mov	r0, r5
 8005c62:	f000 fd2f 	bl	80066c4 <__smakebuf_r>
 8005c66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c6a:	f013 0201 	ands.w	r2, r3, #1
 8005c6e:	d00a      	beq.n	8005c86 <__swsetup_r+0x9a>
 8005c70:	2200      	movs	r2, #0
 8005c72:	60a2      	str	r2, [r4, #8]
 8005c74:	6962      	ldr	r2, [r4, #20]
 8005c76:	4252      	negs	r2, r2
 8005c78:	61a2      	str	r2, [r4, #24]
 8005c7a:	6922      	ldr	r2, [r4, #16]
 8005c7c:	b942      	cbnz	r2, 8005c90 <__swsetup_r+0xa4>
 8005c7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005c82:	d1c5      	bne.n	8005c10 <__swsetup_r+0x24>
 8005c84:	bd38      	pop	{r3, r4, r5, pc}
 8005c86:	0799      	lsls	r1, r3, #30
 8005c88:	bf58      	it	pl
 8005c8a:	6962      	ldrpl	r2, [r4, #20]
 8005c8c:	60a2      	str	r2, [r4, #8]
 8005c8e:	e7f4      	b.n	8005c7a <__swsetup_r+0x8e>
 8005c90:	2000      	movs	r0, #0
 8005c92:	e7f7      	b.n	8005c84 <__swsetup_r+0x98>
 8005c94:	20000018 	.word	0x20000018

08005c98 <memset>:
 8005c98:	4402      	add	r2, r0
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d100      	bne.n	8005ca2 <memset+0xa>
 8005ca0:	4770      	bx	lr
 8005ca2:	f803 1b01 	strb.w	r1, [r3], #1
 8005ca6:	e7f9      	b.n	8005c9c <memset+0x4>

08005ca8 <_close_r>:
 8005ca8:	b538      	push	{r3, r4, r5, lr}
 8005caa:	4d06      	ldr	r5, [pc, #24]	@ (8005cc4 <_close_r+0x1c>)
 8005cac:	2300      	movs	r3, #0
 8005cae:	4604      	mov	r4, r0
 8005cb0:	4608      	mov	r0, r1
 8005cb2:	602b      	str	r3, [r5, #0]
 8005cb4:	f7fc fa3e 	bl	8002134 <_close>
 8005cb8:	1c43      	adds	r3, r0, #1
 8005cba:	d102      	bne.n	8005cc2 <_close_r+0x1a>
 8005cbc:	682b      	ldr	r3, [r5, #0]
 8005cbe:	b103      	cbz	r3, 8005cc2 <_close_r+0x1a>
 8005cc0:	6023      	str	r3, [r4, #0]
 8005cc2:	bd38      	pop	{r3, r4, r5, pc}
 8005cc4:	200002e8 	.word	0x200002e8

08005cc8 <_lseek_r>:
 8005cc8:	b538      	push	{r3, r4, r5, lr}
 8005cca:	4d07      	ldr	r5, [pc, #28]	@ (8005ce8 <_lseek_r+0x20>)
 8005ccc:	4604      	mov	r4, r0
 8005cce:	4608      	mov	r0, r1
 8005cd0:	4611      	mov	r1, r2
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	602a      	str	r2, [r5, #0]
 8005cd6:	461a      	mov	r2, r3
 8005cd8:	f7fc fa53 	bl	8002182 <_lseek>
 8005cdc:	1c43      	adds	r3, r0, #1
 8005cde:	d102      	bne.n	8005ce6 <_lseek_r+0x1e>
 8005ce0:	682b      	ldr	r3, [r5, #0]
 8005ce2:	b103      	cbz	r3, 8005ce6 <_lseek_r+0x1e>
 8005ce4:	6023      	str	r3, [r4, #0]
 8005ce6:	bd38      	pop	{r3, r4, r5, pc}
 8005ce8:	200002e8 	.word	0x200002e8

08005cec <_read_r>:
 8005cec:	b538      	push	{r3, r4, r5, lr}
 8005cee:	4d07      	ldr	r5, [pc, #28]	@ (8005d0c <_read_r+0x20>)
 8005cf0:	4604      	mov	r4, r0
 8005cf2:	4608      	mov	r0, r1
 8005cf4:	4611      	mov	r1, r2
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	602a      	str	r2, [r5, #0]
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	f7fc f9e1 	bl	80020c2 <_read>
 8005d00:	1c43      	adds	r3, r0, #1
 8005d02:	d102      	bne.n	8005d0a <_read_r+0x1e>
 8005d04:	682b      	ldr	r3, [r5, #0]
 8005d06:	b103      	cbz	r3, 8005d0a <_read_r+0x1e>
 8005d08:	6023      	str	r3, [r4, #0]
 8005d0a:	bd38      	pop	{r3, r4, r5, pc}
 8005d0c:	200002e8 	.word	0x200002e8

08005d10 <_write_r>:
 8005d10:	b538      	push	{r3, r4, r5, lr}
 8005d12:	4d07      	ldr	r5, [pc, #28]	@ (8005d30 <_write_r+0x20>)
 8005d14:	4604      	mov	r4, r0
 8005d16:	4608      	mov	r0, r1
 8005d18:	4611      	mov	r1, r2
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	602a      	str	r2, [r5, #0]
 8005d1e:	461a      	mov	r2, r3
 8005d20:	f7fc f9ec 	bl	80020fc <_write>
 8005d24:	1c43      	adds	r3, r0, #1
 8005d26:	d102      	bne.n	8005d2e <_write_r+0x1e>
 8005d28:	682b      	ldr	r3, [r5, #0]
 8005d2a:	b103      	cbz	r3, 8005d2e <_write_r+0x1e>
 8005d2c:	6023      	str	r3, [r4, #0]
 8005d2e:	bd38      	pop	{r3, r4, r5, pc}
 8005d30:	200002e8 	.word	0x200002e8

08005d34 <__errno>:
 8005d34:	4b01      	ldr	r3, [pc, #4]	@ (8005d3c <__errno+0x8>)
 8005d36:	6818      	ldr	r0, [r3, #0]
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	20000018 	.word	0x20000018

08005d40 <__libc_init_array>:
 8005d40:	b570      	push	{r4, r5, r6, lr}
 8005d42:	4d0d      	ldr	r5, [pc, #52]	@ (8005d78 <__libc_init_array+0x38>)
 8005d44:	4c0d      	ldr	r4, [pc, #52]	@ (8005d7c <__libc_init_array+0x3c>)
 8005d46:	1b64      	subs	r4, r4, r5
 8005d48:	10a4      	asrs	r4, r4, #2
 8005d4a:	2600      	movs	r6, #0
 8005d4c:	42a6      	cmp	r6, r4
 8005d4e:	d109      	bne.n	8005d64 <__libc_init_array+0x24>
 8005d50:	4d0b      	ldr	r5, [pc, #44]	@ (8005d80 <__libc_init_array+0x40>)
 8005d52:	4c0c      	ldr	r4, [pc, #48]	@ (8005d84 <__libc_init_array+0x44>)
 8005d54:	f000 ff90 	bl	8006c78 <_init>
 8005d58:	1b64      	subs	r4, r4, r5
 8005d5a:	10a4      	asrs	r4, r4, #2
 8005d5c:	2600      	movs	r6, #0
 8005d5e:	42a6      	cmp	r6, r4
 8005d60:	d105      	bne.n	8005d6e <__libc_init_array+0x2e>
 8005d62:	bd70      	pop	{r4, r5, r6, pc}
 8005d64:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d68:	4798      	blx	r3
 8005d6a:	3601      	adds	r6, #1
 8005d6c:	e7ee      	b.n	8005d4c <__libc_init_array+0xc>
 8005d6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d72:	4798      	blx	r3
 8005d74:	3601      	adds	r6, #1
 8005d76:	e7f2      	b.n	8005d5e <__libc_init_array+0x1e>
 8005d78:	08006f18 	.word	0x08006f18
 8005d7c:	08006f18 	.word	0x08006f18
 8005d80:	08006f18 	.word	0x08006f18
 8005d84:	08006f1c 	.word	0x08006f1c

08005d88 <__retarget_lock_init_recursive>:
 8005d88:	4770      	bx	lr

08005d8a <__retarget_lock_acquire_recursive>:
 8005d8a:	4770      	bx	lr

08005d8c <__retarget_lock_release_recursive>:
 8005d8c:	4770      	bx	lr
	...

08005d90 <_free_r>:
 8005d90:	b538      	push	{r3, r4, r5, lr}
 8005d92:	4605      	mov	r5, r0
 8005d94:	2900      	cmp	r1, #0
 8005d96:	d041      	beq.n	8005e1c <_free_r+0x8c>
 8005d98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d9c:	1f0c      	subs	r4, r1, #4
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	bfb8      	it	lt
 8005da2:	18e4      	addlt	r4, r4, r3
 8005da4:	f000 f8e0 	bl	8005f68 <__malloc_lock>
 8005da8:	4a1d      	ldr	r2, [pc, #116]	@ (8005e20 <_free_r+0x90>)
 8005daa:	6813      	ldr	r3, [r2, #0]
 8005dac:	b933      	cbnz	r3, 8005dbc <_free_r+0x2c>
 8005dae:	6063      	str	r3, [r4, #4]
 8005db0:	6014      	str	r4, [r2, #0]
 8005db2:	4628      	mov	r0, r5
 8005db4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005db8:	f000 b8dc 	b.w	8005f74 <__malloc_unlock>
 8005dbc:	42a3      	cmp	r3, r4
 8005dbe:	d908      	bls.n	8005dd2 <_free_r+0x42>
 8005dc0:	6820      	ldr	r0, [r4, #0]
 8005dc2:	1821      	adds	r1, r4, r0
 8005dc4:	428b      	cmp	r3, r1
 8005dc6:	bf01      	itttt	eq
 8005dc8:	6819      	ldreq	r1, [r3, #0]
 8005dca:	685b      	ldreq	r3, [r3, #4]
 8005dcc:	1809      	addeq	r1, r1, r0
 8005dce:	6021      	streq	r1, [r4, #0]
 8005dd0:	e7ed      	b.n	8005dae <_free_r+0x1e>
 8005dd2:	461a      	mov	r2, r3
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	b10b      	cbz	r3, 8005ddc <_free_r+0x4c>
 8005dd8:	42a3      	cmp	r3, r4
 8005dda:	d9fa      	bls.n	8005dd2 <_free_r+0x42>
 8005ddc:	6811      	ldr	r1, [r2, #0]
 8005dde:	1850      	adds	r0, r2, r1
 8005de0:	42a0      	cmp	r0, r4
 8005de2:	d10b      	bne.n	8005dfc <_free_r+0x6c>
 8005de4:	6820      	ldr	r0, [r4, #0]
 8005de6:	4401      	add	r1, r0
 8005de8:	1850      	adds	r0, r2, r1
 8005dea:	4283      	cmp	r3, r0
 8005dec:	6011      	str	r1, [r2, #0]
 8005dee:	d1e0      	bne.n	8005db2 <_free_r+0x22>
 8005df0:	6818      	ldr	r0, [r3, #0]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	6053      	str	r3, [r2, #4]
 8005df6:	4408      	add	r0, r1
 8005df8:	6010      	str	r0, [r2, #0]
 8005dfa:	e7da      	b.n	8005db2 <_free_r+0x22>
 8005dfc:	d902      	bls.n	8005e04 <_free_r+0x74>
 8005dfe:	230c      	movs	r3, #12
 8005e00:	602b      	str	r3, [r5, #0]
 8005e02:	e7d6      	b.n	8005db2 <_free_r+0x22>
 8005e04:	6820      	ldr	r0, [r4, #0]
 8005e06:	1821      	adds	r1, r4, r0
 8005e08:	428b      	cmp	r3, r1
 8005e0a:	bf04      	itt	eq
 8005e0c:	6819      	ldreq	r1, [r3, #0]
 8005e0e:	685b      	ldreq	r3, [r3, #4]
 8005e10:	6063      	str	r3, [r4, #4]
 8005e12:	bf04      	itt	eq
 8005e14:	1809      	addeq	r1, r1, r0
 8005e16:	6021      	streq	r1, [r4, #0]
 8005e18:	6054      	str	r4, [r2, #4]
 8005e1a:	e7ca      	b.n	8005db2 <_free_r+0x22>
 8005e1c:	bd38      	pop	{r3, r4, r5, pc}
 8005e1e:	bf00      	nop
 8005e20:	200002f4 	.word	0x200002f4

08005e24 <sbrk_aligned>:
 8005e24:	b570      	push	{r4, r5, r6, lr}
 8005e26:	4e0f      	ldr	r6, [pc, #60]	@ (8005e64 <sbrk_aligned+0x40>)
 8005e28:	460c      	mov	r4, r1
 8005e2a:	6831      	ldr	r1, [r6, #0]
 8005e2c:	4605      	mov	r5, r0
 8005e2e:	b911      	cbnz	r1, 8005e36 <sbrk_aligned+0x12>
 8005e30:	f000 fca6 	bl	8006780 <_sbrk_r>
 8005e34:	6030      	str	r0, [r6, #0]
 8005e36:	4621      	mov	r1, r4
 8005e38:	4628      	mov	r0, r5
 8005e3a:	f000 fca1 	bl	8006780 <_sbrk_r>
 8005e3e:	1c43      	adds	r3, r0, #1
 8005e40:	d103      	bne.n	8005e4a <sbrk_aligned+0x26>
 8005e42:	f04f 34ff 	mov.w	r4, #4294967295
 8005e46:	4620      	mov	r0, r4
 8005e48:	bd70      	pop	{r4, r5, r6, pc}
 8005e4a:	1cc4      	adds	r4, r0, #3
 8005e4c:	f024 0403 	bic.w	r4, r4, #3
 8005e50:	42a0      	cmp	r0, r4
 8005e52:	d0f8      	beq.n	8005e46 <sbrk_aligned+0x22>
 8005e54:	1a21      	subs	r1, r4, r0
 8005e56:	4628      	mov	r0, r5
 8005e58:	f000 fc92 	bl	8006780 <_sbrk_r>
 8005e5c:	3001      	adds	r0, #1
 8005e5e:	d1f2      	bne.n	8005e46 <sbrk_aligned+0x22>
 8005e60:	e7ef      	b.n	8005e42 <sbrk_aligned+0x1e>
 8005e62:	bf00      	nop
 8005e64:	200002f0 	.word	0x200002f0

08005e68 <_malloc_r>:
 8005e68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e6c:	1ccd      	adds	r5, r1, #3
 8005e6e:	f025 0503 	bic.w	r5, r5, #3
 8005e72:	3508      	adds	r5, #8
 8005e74:	2d0c      	cmp	r5, #12
 8005e76:	bf38      	it	cc
 8005e78:	250c      	movcc	r5, #12
 8005e7a:	2d00      	cmp	r5, #0
 8005e7c:	4606      	mov	r6, r0
 8005e7e:	db01      	blt.n	8005e84 <_malloc_r+0x1c>
 8005e80:	42a9      	cmp	r1, r5
 8005e82:	d904      	bls.n	8005e8e <_malloc_r+0x26>
 8005e84:	230c      	movs	r3, #12
 8005e86:	6033      	str	r3, [r6, #0]
 8005e88:	2000      	movs	r0, #0
 8005e8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005f64 <_malloc_r+0xfc>
 8005e92:	f000 f869 	bl	8005f68 <__malloc_lock>
 8005e96:	f8d8 3000 	ldr.w	r3, [r8]
 8005e9a:	461c      	mov	r4, r3
 8005e9c:	bb44      	cbnz	r4, 8005ef0 <_malloc_r+0x88>
 8005e9e:	4629      	mov	r1, r5
 8005ea0:	4630      	mov	r0, r6
 8005ea2:	f7ff ffbf 	bl	8005e24 <sbrk_aligned>
 8005ea6:	1c43      	adds	r3, r0, #1
 8005ea8:	4604      	mov	r4, r0
 8005eaa:	d158      	bne.n	8005f5e <_malloc_r+0xf6>
 8005eac:	f8d8 4000 	ldr.w	r4, [r8]
 8005eb0:	4627      	mov	r7, r4
 8005eb2:	2f00      	cmp	r7, #0
 8005eb4:	d143      	bne.n	8005f3e <_malloc_r+0xd6>
 8005eb6:	2c00      	cmp	r4, #0
 8005eb8:	d04b      	beq.n	8005f52 <_malloc_r+0xea>
 8005eba:	6823      	ldr	r3, [r4, #0]
 8005ebc:	4639      	mov	r1, r7
 8005ebe:	4630      	mov	r0, r6
 8005ec0:	eb04 0903 	add.w	r9, r4, r3
 8005ec4:	f000 fc5c 	bl	8006780 <_sbrk_r>
 8005ec8:	4581      	cmp	r9, r0
 8005eca:	d142      	bne.n	8005f52 <_malloc_r+0xea>
 8005ecc:	6821      	ldr	r1, [r4, #0]
 8005ece:	1a6d      	subs	r5, r5, r1
 8005ed0:	4629      	mov	r1, r5
 8005ed2:	4630      	mov	r0, r6
 8005ed4:	f7ff ffa6 	bl	8005e24 <sbrk_aligned>
 8005ed8:	3001      	adds	r0, #1
 8005eda:	d03a      	beq.n	8005f52 <_malloc_r+0xea>
 8005edc:	6823      	ldr	r3, [r4, #0]
 8005ede:	442b      	add	r3, r5
 8005ee0:	6023      	str	r3, [r4, #0]
 8005ee2:	f8d8 3000 	ldr.w	r3, [r8]
 8005ee6:	685a      	ldr	r2, [r3, #4]
 8005ee8:	bb62      	cbnz	r2, 8005f44 <_malloc_r+0xdc>
 8005eea:	f8c8 7000 	str.w	r7, [r8]
 8005eee:	e00f      	b.n	8005f10 <_malloc_r+0xa8>
 8005ef0:	6822      	ldr	r2, [r4, #0]
 8005ef2:	1b52      	subs	r2, r2, r5
 8005ef4:	d420      	bmi.n	8005f38 <_malloc_r+0xd0>
 8005ef6:	2a0b      	cmp	r2, #11
 8005ef8:	d917      	bls.n	8005f2a <_malloc_r+0xc2>
 8005efa:	1961      	adds	r1, r4, r5
 8005efc:	42a3      	cmp	r3, r4
 8005efe:	6025      	str	r5, [r4, #0]
 8005f00:	bf18      	it	ne
 8005f02:	6059      	strne	r1, [r3, #4]
 8005f04:	6863      	ldr	r3, [r4, #4]
 8005f06:	bf08      	it	eq
 8005f08:	f8c8 1000 	streq.w	r1, [r8]
 8005f0c:	5162      	str	r2, [r4, r5]
 8005f0e:	604b      	str	r3, [r1, #4]
 8005f10:	4630      	mov	r0, r6
 8005f12:	f000 f82f 	bl	8005f74 <__malloc_unlock>
 8005f16:	f104 000b 	add.w	r0, r4, #11
 8005f1a:	1d23      	adds	r3, r4, #4
 8005f1c:	f020 0007 	bic.w	r0, r0, #7
 8005f20:	1ac2      	subs	r2, r0, r3
 8005f22:	bf1c      	itt	ne
 8005f24:	1a1b      	subne	r3, r3, r0
 8005f26:	50a3      	strne	r3, [r4, r2]
 8005f28:	e7af      	b.n	8005e8a <_malloc_r+0x22>
 8005f2a:	6862      	ldr	r2, [r4, #4]
 8005f2c:	42a3      	cmp	r3, r4
 8005f2e:	bf0c      	ite	eq
 8005f30:	f8c8 2000 	streq.w	r2, [r8]
 8005f34:	605a      	strne	r2, [r3, #4]
 8005f36:	e7eb      	b.n	8005f10 <_malloc_r+0xa8>
 8005f38:	4623      	mov	r3, r4
 8005f3a:	6864      	ldr	r4, [r4, #4]
 8005f3c:	e7ae      	b.n	8005e9c <_malloc_r+0x34>
 8005f3e:	463c      	mov	r4, r7
 8005f40:	687f      	ldr	r7, [r7, #4]
 8005f42:	e7b6      	b.n	8005eb2 <_malloc_r+0x4a>
 8005f44:	461a      	mov	r2, r3
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	42a3      	cmp	r3, r4
 8005f4a:	d1fb      	bne.n	8005f44 <_malloc_r+0xdc>
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	6053      	str	r3, [r2, #4]
 8005f50:	e7de      	b.n	8005f10 <_malloc_r+0xa8>
 8005f52:	230c      	movs	r3, #12
 8005f54:	6033      	str	r3, [r6, #0]
 8005f56:	4630      	mov	r0, r6
 8005f58:	f000 f80c 	bl	8005f74 <__malloc_unlock>
 8005f5c:	e794      	b.n	8005e88 <_malloc_r+0x20>
 8005f5e:	6005      	str	r5, [r0, #0]
 8005f60:	e7d6      	b.n	8005f10 <_malloc_r+0xa8>
 8005f62:	bf00      	nop
 8005f64:	200002f4 	.word	0x200002f4

08005f68 <__malloc_lock>:
 8005f68:	4801      	ldr	r0, [pc, #4]	@ (8005f70 <__malloc_lock+0x8>)
 8005f6a:	f7ff bf0e 	b.w	8005d8a <__retarget_lock_acquire_recursive>
 8005f6e:	bf00      	nop
 8005f70:	200002ec 	.word	0x200002ec

08005f74 <__malloc_unlock>:
 8005f74:	4801      	ldr	r0, [pc, #4]	@ (8005f7c <__malloc_unlock+0x8>)
 8005f76:	f7ff bf09 	b.w	8005d8c <__retarget_lock_release_recursive>
 8005f7a:	bf00      	nop
 8005f7c:	200002ec 	.word	0x200002ec

08005f80 <__sfputc_r>:
 8005f80:	6893      	ldr	r3, [r2, #8]
 8005f82:	3b01      	subs	r3, #1
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	b410      	push	{r4}
 8005f88:	6093      	str	r3, [r2, #8]
 8005f8a:	da08      	bge.n	8005f9e <__sfputc_r+0x1e>
 8005f8c:	6994      	ldr	r4, [r2, #24]
 8005f8e:	42a3      	cmp	r3, r4
 8005f90:	db01      	blt.n	8005f96 <__sfputc_r+0x16>
 8005f92:	290a      	cmp	r1, #10
 8005f94:	d103      	bne.n	8005f9e <__sfputc_r+0x1e>
 8005f96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f9a:	f7ff bde8 	b.w	8005b6e <__swbuf_r>
 8005f9e:	6813      	ldr	r3, [r2, #0]
 8005fa0:	1c58      	adds	r0, r3, #1
 8005fa2:	6010      	str	r0, [r2, #0]
 8005fa4:	7019      	strb	r1, [r3, #0]
 8005fa6:	4608      	mov	r0, r1
 8005fa8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005fac:	4770      	bx	lr

08005fae <__sfputs_r>:
 8005fae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fb0:	4606      	mov	r6, r0
 8005fb2:	460f      	mov	r7, r1
 8005fb4:	4614      	mov	r4, r2
 8005fb6:	18d5      	adds	r5, r2, r3
 8005fb8:	42ac      	cmp	r4, r5
 8005fba:	d101      	bne.n	8005fc0 <__sfputs_r+0x12>
 8005fbc:	2000      	movs	r0, #0
 8005fbe:	e007      	b.n	8005fd0 <__sfputs_r+0x22>
 8005fc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fc4:	463a      	mov	r2, r7
 8005fc6:	4630      	mov	r0, r6
 8005fc8:	f7ff ffda 	bl	8005f80 <__sfputc_r>
 8005fcc:	1c43      	adds	r3, r0, #1
 8005fce:	d1f3      	bne.n	8005fb8 <__sfputs_r+0xa>
 8005fd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005fd4 <_vfiprintf_r>:
 8005fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fd8:	460d      	mov	r5, r1
 8005fda:	b09d      	sub	sp, #116	@ 0x74
 8005fdc:	4614      	mov	r4, r2
 8005fde:	4698      	mov	r8, r3
 8005fe0:	4606      	mov	r6, r0
 8005fe2:	b118      	cbz	r0, 8005fec <_vfiprintf_r+0x18>
 8005fe4:	6a03      	ldr	r3, [r0, #32]
 8005fe6:	b90b      	cbnz	r3, 8005fec <_vfiprintf_r+0x18>
 8005fe8:	f7ff fcd8 	bl	800599c <__sinit>
 8005fec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005fee:	07d9      	lsls	r1, r3, #31
 8005ff0:	d405      	bmi.n	8005ffe <_vfiprintf_r+0x2a>
 8005ff2:	89ab      	ldrh	r3, [r5, #12]
 8005ff4:	059a      	lsls	r2, r3, #22
 8005ff6:	d402      	bmi.n	8005ffe <_vfiprintf_r+0x2a>
 8005ff8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005ffa:	f7ff fec6 	bl	8005d8a <__retarget_lock_acquire_recursive>
 8005ffe:	89ab      	ldrh	r3, [r5, #12]
 8006000:	071b      	lsls	r3, r3, #28
 8006002:	d501      	bpl.n	8006008 <_vfiprintf_r+0x34>
 8006004:	692b      	ldr	r3, [r5, #16]
 8006006:	b99b      	cbnz	r3, 8006030 <_vfiprintf_r+0x5c>
 8006008:	4629      	mov	r1, r5
 800600a:	4630      	mov	r0, r6
 800600c:	f7ff fdee 	bl	8005bec <__swsetup_r>
 8006010:	b170      	cbz	r0, 8006030 <_vfiprintf_r+0x5c>
 8006012:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006014:	07dc      	lsls	r4, r3, #31
 8006016:	d504      	bpl.n	8006022 <_vfiprintf_r+0x4e>
 8006018:	f04f 30ff 	mov.w	r0, #4294967295
 800601c:	b01d      	add	sp, #116	@ 0x74
 800601e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006022:	89ab      	ldrh	r3, [r5, #12]
 8006024:	0598      	lsls	r0, r3, #22
 8006026:	d4f7      	bmi.n	8006018 <_vfiprintf_r+0x44>
 8006028:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800602a:	f7ff feaf 	bl	8005d8c <__retarget_lock_release_recursive>
 800602e:	e7f3      	b.n	8006018 <_vfiprintf_r+0x44>
 8006030:	2300      	movs	r3, #0
 8006032:	9309      	str	r3, [sp, #36]	@ 0x24
 8006034:	2320      	movs	r3, #32
 8006036:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800603a:	f8cd 800c 	str.w	r8, [sp, #12]
 800603e:	2330      	movs	r3, #48	@ 0x30
 8006040:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80061f0 <_vfiprintf_r+0x21c>
 8006044:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006048:	f04f 0901 	mov.w	r9, #1
 800604c:	4623      	mov	r3, r4
 800604e:	469a      	mov	sl, r3
 8006050:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006054:	b10a      	cbz	r2, 800605a <_vfiprintf_r+0x86>
 8006056:	2a25      	cmp	r2, #37	@ 0x25
 8006058:	d1f9      	bne.n	800604e <_vfiprintf_r+0x7a>
 800605a:	ebba 0b04 	subs.w	fp, sl, r4
 800605e:	d00b      	beq.n	8006078 <_vfiprintf_r+0xa4>
 8006060:	465b      	mov	r3, fp
 8006062:	4622      	mov	r2, r4
 8006064:	4629      	mov	r1, r5
 8006066:	4630      	mov	r0, r6
 8006068:	f7ff ffa1 	bl	8005fae <__sfputs_r>
 800606c:	3001      	adds	r0, #1
 800606e:	f000 80a7 	beq.w	80061c0 <_vfiprintf_r+0x1ec>
 8006072:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006074:	445a      	add	r2, fp
 8006076:	9209      	str	r2, [sp, #36]	@ 0x24
 8006078:	f89a 3000 	ldrb.w	r3, [sl]
 800607c:	2b00      	cmp	r3, #0
 800607e:	f000 809f 	beq.w	80061c0 <_vfiprintf_r+0x1ec>
 8006082:	2300      	movs	r3, #0
 8006084:	f04f 32ff 	mov.w	r2, #4294967295
 8006088:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800608c:	f10a 0a01 	add.w	sl, sl, #1
 8006090:	9304      	str	r3, [sp, #16]
 8006092:	9307      	str	r3, [sp, #28]
 8006094:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006098:	931a      	str	r3, [sp, #104]	@ 0x68
 800609a:	4654      	mov	r4, sl
 800609c:	2205      	movs	r2, #5
 800609e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060a2:	4853      	ldr	r0, [pc, #332]	@ (80061f0 <_vfiprintf_r+0x21c>)
 80060a4:	f7fa f8b4 	bl	8000210 <memchr>
 80060a8:	9a04      	ldr	r2, [sp, #16]
 80060aa:	b9d8      	cbnz	r0, 80060e4 <_vfiprintf_r+0x110>
 80060ac:	06d1      	lsls	r1, r2, #27
 80060ae:	bf44      	itt	mi
 80060b0:	2320      	movmi	r3, #32
 80060b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060b6:	0713      	lsls	r3, r2, #28
 80060b8:	bf44      	itt	mi
 80060ba:	232b      	movmi	r3, #43	@ 0x2b
 80060bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060c0:	f89a 3000 	ldrb.w	r3, [sl]
 80060c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80060c6:	d015      	beq.n	80060f4 <_vfiprintf_r+0x120>
 80060c8:	9a07      	ldr	r2, [sp, #28]
 80060ca:	4654      	mov	r4, sl
 80060cc:	2000      	movs	r0, #0
 80060ce:	f04f 0c0a 	mov.w	ip, #10
 80060d2:	4621      	mov	r1, r4
 80060d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060d8:	3b30      	subs	r3, #48	@ 0x30
 80060da:	2b09      	cmp	r3, #9
 80060dc:	d94b      	bls.n	8006176 <_vfiprintf_r+0x1a2>
 80060de:	b1b0      	cbz	r0, 800610e <_vfiprintf_r+0x13a>
 80060e0:	9207      	str	r2, [sp, #28]
 80060e2:	e014      	b.n	800610e <_vfiprintf_r+0x13a>
 80060e4:	eba0 0308 	sub.w	r3, r0, r8
 80060e8:	fa09 f303 	lsl.w	r3, r9, r3
 80060ec:	4313      	orrs	r3, r2
 80060ee:	9304      	str	r3, [sp, #16]
 80060f0:	46a2      	mov	sl, r4
 80060f2:	e7d2      	b.n	800609a <_vfiprintf_r+0xc6>
 80060f4:	9b03      	ldr	r3, [sp, #12]
 80060f6:	1d19      	adds	r1, r3, #4
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	9103      	str	r1, [sp, #12]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	bfbb      	ittet	lt
 8006100:	425b      	neglt	r3, r3
 8006102:	f042 0202 	orrlt.w	r2, r2, #2
 8006106:	9307      	strge	r3, [sp, #28]
 8006108:	9307      	strlt	r3, [sp, #28]
 800610a:	bfb8      	it	lt
 800610c:	9204      	strlt	r2, [sp, #16]
 800610e:	7823      	ldrb	r3, [r4, #0]
 8006110:	2b2e      	cmp	r3, #46	@ 0x2e
 8006112:	d10a      	bne.n	800612a <_vfiprintf_r+0x156>
 8006114:	7863      	ldrb	r3, [r4, #1]
 8006116:	2b2a      	cmp	r3, #42	@ 0x2a
 8006118:	d132      	bne.n	8006180 <_vfiprintf_r+0x1ac>
 800611a:	9b03      	ldr	r3, [sp, #12]
 800611c:	1d1a      	adds	r2, r3, #4
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	9203      	str	r2, [sp, #12]
 8006122:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006126:	3402      	adds	r4, #2
 8006128:	9305      	str	r3, [sp, #20]
 800612a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006200 <_vfiprintf_r+0x22c>
 800612e:	7821      	ldrb	r1, [r4, #0]
 8006130:	2203      	movs	r2, #3
 8006132:	4650      	mov	r0, sl
 8006134:	f7fa f86c 	bl	8000210 <memchr>
 8006138:	b138      	cbz	r0, 800614a <_vfiprintf_r+0x176>
 800613a:	9b04      	ldr	r3, [sp, #16]
 800613c:	eba0 000a 	sub.w	r0, r0, sl
 8006140:	2240      	movs	r2, #64	@ 0x40
 8006142:	4082      	lsls	r2, r0
 8006144:	4313      	orrs	r3, r2
 8006146:	3401      	adds	r4, #1
 8006148:	9304      	str	r3, [sp, #16]
 800614a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800614e:	4829      	ldr	r0, [pc, #164]	@ (80061f4 <_vfiprintf_r+0x220>)
 8006150:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006154:	2206      	movs	r2, #6
 8006156:	f7fa f85b 	bl	8000210 <memchr>
 800615a:	2800      	cmp	r0, #0
 800615c:	d03f      	beq.n	80061de <_vfiprintf_r+0x20a>
 800615e:	4b26      	ldr	r3, [pc, #152]	@ (80061f8 <_vfiprintf_r+0x224>)
 8006160:	bb1b      	cbnz	r3, 80061aa <_vfiprintf_r+0x1d6>
 8006162:	9b03      	ldr	r3, [sp, #12]
 8006164:	3307      	adds	r3, #7
 8006166:	f023 0307 	bic.w	r3, r3, #7
 800616a:	3308      	adds	r3, #8
 800616c:	9303      	str	r3, [sp, #12]
 800616e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006170:	443b      	add	r3, r7
 8006172:	9309      	str	r3, [sp, #36]	@ 0x24
 8006174:	e76a      	b.n	800604c <_vfiprintf_r+0x78>
 8006176:	fb0c 3202 	mla	r2, ip, r2, r3
 800617a:	460c      	mov	r4, r1
 800617c:	2001      	movs	r0, #1
 800617e:	e7a8      	b.n	80060d2 <_vfiprintf_r+0xfe>
 8006180:	2300      	movs	r3, #0
 8006182:	3401      	adds	r4, #1
 8006184:	9305      	str	r3, [sp, #20]
 8006186:	4619      	mov	r1, r3
 8006188:	f04f 0c0a 	mov.w	ip, #10
 800618c:	4620      	mov	r0, r4
 800618e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006192:	3a30      	subs	r2, #48	@ 0x30
 8006194:	2a09      	cmp	r2, #9
 8006196:	d903      	bls.n	80061a0 <_vfiprintf_r+0x1cc>
 8006198:	2b00      	cmp	r3, #0
 800619a:	d0c6      	beq.n	800612a <_vfiprintf_r+0x156>
 800619c:	9105      	str	r1, [sp, #20]
 800619e:	e7c4      	b.n	800612a <_vfiprintf_r+0x156>
 80061a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80061a4:	4604      	mov	r4, r0
 80061a6:	2301      	movs	r3, #1
 80061a8:	e7f0      	b.n	800618c <_vfiprintf_r+0x1b8>
 80061aa:	ab03      	add	r3, sp, #12
 80061ac:	9300      	str	r3, [sp, #0]
 80061ae:	462a      	mov	r2, r5
 80061b0:	4b12      	ldr	r3, [pc, #72]	@ (80061fc <_vfiprintf_r+0x228>)
 80061b2:	a904      	add	r1, sp, #16
 80061b4:	4630      	mov	r0, r6
 80061b6:	f3af 8000 	nop.w
 80061ba:	4607      	mov	r7, r0
 80061bc:	1c78      	adds	r0, r7, #1
 80061be:	d1d6      	bne.n	800616e <_vfiprintf_r+0x19a>
 80061c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80061c2:	07d9      	lsls	r1, r3, #31
 80061c4:	d405      	bmi.n	80061d2 <_vfiprintf_r+0x1fe>
 80061c6:	89ab      	ldrh	r3, [r5, #12]
 80061c8:	059a      	lsls	r2, r3, #22
 80061ca:	d402      	bmi.n	80061d2 <_vfiprintf_r+0x1fe>
 80061cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80061ce:	f7ff fddd 	bl	8005d8c <__retarget_lock_release_recursive>
 80061d2:	89ab      	ldrh	r3, [r5, #12]
 80061d4:	065b      	lsls	r3, r3, #25
 80061d6:	f53f af1f 	bmi.w	8006018 <_vfiprintf_r+0x44>
 80061da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80061dc:	e71e      	b.n	800601c <_vfiprintf_r+0x48>
 80061de:	ab03      	add	r3, sp, #12
 80061e0:	9300      	str	r3, [sp, #0]
 80061e2:	462a      	mov	r2, r5
 80061e4:	4b05      	ldr	r3, [pc, #20]	@ (80061fc <_vfiprintf_r+0x228>)
 80061e6:	a904      	add	r1, sp, #16
 80061e8:	4630      	mov	r0, r6
 80061ea:	f000 f879 	bl	80062e0 <_printf_i>
 80061ee:	e7e4      	b.n	80061ba <_vfiprintf_r+0x1e6>
 80061f0:	08006e6c 	.word	0x08006e6c
 80061f4:	08006e76 	.word	0x08006e76
 80061f8:	00000000 	.word	0x00000000
 80061fc:	08005faf 	.word	0x08005faf
 8006200:	08006e72 	.word	0x08006e72

08006204 <_printf_common>:
 8006204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006208:	4616      	mov	r6, r2
 800620a:	4698      	mov	r8, r3
 800620c:	688a      	ldr	r2, [r1, #8]
 800620e:	690b      	ldr	r3, [r1, #16]
 8006210:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006214:	4293      	cmp	r3, r2
 8006216:	bfb8      	it	lt
 8006218:	4613      	movlt	r3, r2
 800621a:	6033      	str	r3, [r6, #0]
 800621c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006220:	4607      	mov	r7, r0
 8006222:	460c      	mov	r4, r1
 8006224:	b10a      	cbz	r2, 800622a <_printf_common+0x26>
 8006226:	3301      	adds	r3, #1
 8006228:	6033      	str	r3, [r6, #0]
 800622a:	6823      	ldr	r3, [r4, #0]
 800622c:	0699      	lsls	r1, r3, #26
 800622e:	bf42      	ittt	mi
 8006230:	6833      	ldrmi	r3, [r6, #0]
 8006232:	3302      	addmi	r3, #2
 8006234:	6033      	strmi	r3, [r6, #0]
 8006236:	6825      	ldr	r5, [r4, #0]
 8006238:	f015 0506 	ands.w	r5, r5, #6
 800623c:	d106      	bne.n	800624c <_printf_common+0x48>
 800623e:	f104 0a19 	add.w	sl, r4, #25
 8006242:	68e3      	ldr	r3, [r4, #12]
 8006244:	6832      	ldr	r2, [r6, #0]
 8006246:	1a9b      	subs	r3, r3, r2
 8006248:	42ab      	cmp	r3, r5
 800624a:	dc26      	bgt.n	800629a <_printf_common+0x96>
 800624c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006250:	6822      	ldr	r2, [r4, #0]
 8006252:	3b00      	subs	r3, #0
 8006254:	bf18      	it	ne
 8006256:	2301      	movne	r3, #1
 8006258:	0692      	lsls	r2, r2, #26
 800625a:	d42b      	bmi.n	80062b4 <_printf_common+0xb0>
 800625c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006260:	4641      	mov	r1, r8
 8006262:	4638      	mov	r0, r7
 8006264:	47c8      	blx	r9
 8006266:	3001      	adds	r0, #1
 8006268:	d01e      	beq.n	80062a8 <_printf_common+0xa4>
 800626a:	6823      	ldr	r3, [r4, #0]
 800626c:	6922      	ldr	r2, [r4, #16]
 800626e:	f003 0306 	and.w	r3, r3, #6
 8006272:	2b04      	cmp	r3, #4
 8006274:	bf02      	ittt	eq
 8006276:	68e5      	ldreq	r5, [r4, #12]
 8006278:	6833      	ldreq	r3, [r6, #0]
 800627a:	1aed      	subeq	r5, r5, r3
 800627c:	68a3      	ldr	r3, [r4, #8]
 800627e:	bf0c      	ite	eq
 8006280:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006284:	2500      	movne	r5, #0
 8006286:	4293      	cmp	r3, r2
 8006288:	bfc4      	itt	gt
 800628a:	1a9b      	subgt	r3, r3, r2
 800628c:	18ed      	addgt	r5, r5, r3
 800628e:	2600      	movs	r6, #0
 8006290:	341a      	adds	r4, #26
 8006292:	42b5      	cmp	r5, r6
 8006294:	d11a      	bne.n	80062cc <_printf_common+0xc8>
 8006296:	2000      	movs	r0, #0
 8006298:	e008      	b.n	80062ac <_printf_common+0xa8>
 800629a:	2301      	movs	r3, #1
 800629c:	4652      	mov	r2, sl
 800629e:	4641      	mov	r1, r8
 80062a0:	4638      	mov	r0, r7
 80062a2:	47c8      	blx	r9
 80062a4:	3001      	adds	r0, #1
 80062a6:	d103      	bne.n	80062b0 <_printf_common+0xac>
 80062a8:	f04f 30ff 	mov.w	r0, #4294967295
 80062ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062b0:	3501      	adds	r5, #1
 80062b2:	e7c6      	b.n	8006242 <_printf_common+0x3e>
 80062b4:	18e1      	adds	r1, r4, r3
 80062b6:	1c5a      	adds	r2, r3, #1
 80062b8:	2030      	movs	r0, #48	@ 0x30
 80062ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80062be:	4422      	add	r2, r4
 80062c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80062c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80062c8:	3302      	adds	r3, #2
 80062ca:	e7c7      	b.n	800625c <_printf_common+0x58>
 80062cc:	2301      	movs	r3, #1
 80062ce:	4622      	mov	r2, r4
 80062d0:	4641      	mov	r1, r8
 80062d2:	4638      	mov	r0, r7
 80062d4:	47c8      	blx	r9
 80062d6:	3001      	adds	r0, #1
 80062d8:	d0e6      	beq.n	80062a8 <_printf_common+0xa4>
 80062da:	3601      	adds	r6, #1
 80062dc:	e7d9      	b.n	8006292 <_printf_common+0x8e>
	...

080062e0 <_printf_i>:
 80062e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062e4:	7e0f      	ldrb	r7, [r1, #24]
 80062e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80062e8:	2f78      	cmp	r7, #120	@ 0x78
 80062ea:	4691      	mov	r9, r2
 80062ec:	4680      	mov	r8, r0
 80062ee:	460c      	mov	r4, r1
 80062f0:	469a      	mov	sl, r3
 80062f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80062f6:	d807      	bhi.n	8006308 <_printf_i+0x28>
 80062f8:	2f62      	cmp	r7, #98	@ 0x62
 80062fa:	d80a      	bhi.n	8006312 <_printf_i+0x32>
 80062fc:	2f00      	cmp	r7, #0
 80062fe:	f000 80d2 	beq.w	80064a6 <_printf_i+0x1c6>
 8006302:	2f58      	cmp	r7, #88	@ 0x58
 8006304:	f000 80b9 	beq.w	800647a <_printf_i+0x19a>
 8006308:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800630c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006310:	e03a      	b.n	8006388 <_printf_i+0xa8>
 8006312:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006316:	2b15      	cmp	r3, #21
 8006318:	d8f6      	bhi.n	8006308 <_printf_i+0x28>
 800631a:	a101      	add	r1, pc, #4	@ (adr r1, 8006320 <_printf_i+0x40>)
 800631c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006320:	08006379 	.word	0x08006379
 8006324:	0800638d 	.word	0x0800638d
 8006328:	08006309 	.word	0x08006309
 800632c:	08006309 	.word	0x08006309
 8006330:	08006309 	.word	0x08006309
 8006334:	08006309 	.word	0x08006309
 8006338:	0800638d 	.word	0x0800638d
 800633c:	08006309 	.word	0x08006309
 8006340:	08006309 	.word	0x08006309
 8006344:	08006309 	.word	0x08006309
 8006348:	08006309 	.word	0x08006309
 800634c:	0800648d 	.word	0x0800648d
 8006350:	080063b7 	.word	0x080063b7
 8006354:	08006447 	.word	0x08006447
 8006358:	08006309 	.word	0x08006309
 800635c:	08006309 	.word	0x08006309
 8006360:	080064af 	.word	0x080064af
 8006364:	08006309 	.word	0x08006309
 8006368:	080063b7 	.word	0x080063b7
 800636c:	08006309 	.word	0x08006309
 8006370:	08006309 	.word	0x08006309
 8006374:	0800644f 	.word	0x0800644f
 8006378:	6833      	ldr	r3, [r6, #0]
 800637a:	1d1a      	adds	r2, r3, #4
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	6032      	str	r2, [r6, #0]
 8006380:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006384:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006388:	2301      	movs	r3, #1
 800638a:	e09d      	b.n	80064c8 <_printf_i+0x1e8>
 800638c:	6833      	ldr	r3, [r6, #0]
 800638e:	6820      	ldr	r0, [r4, #0]
 8006390:	1d19      	adds	r1, r3, #4
 8006392:	6031      	str	r1, [r6, #0]
 8006394:	0606      	lsls	r6, r0, #24
 8006396:	d501      	bpl.n	800639c <_printf_i+0xbc>
 8006398:	681d      	ldr	r5, [r3, #0]
 800639a:	e003      	b.n	80063a4 <_printf_i+0xc4>
 800639c:	0645      	lsls	r5, r0, #25
 800639e:	d5fb      	bpl.n	8006398 <_printf_i+0xb8>
 80063a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80063a4:	2d00      	cmp	r5, #0
 80063a6:	da03      	bge.n	80063b0 <_printf_i+0xd0>
 80063a8:	232d      	movs	r3, #45	@ 0x2d
 80063aa:	426d      	negs	r5, r5
 80063ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063b0:	4859      	ldr	r0, [pc, #356]	@ (8006518 <_printf_i+0x238>)
 80063b2:	230a      	movs	r3, #10
 80063b4:	e011      	b.n	80063da <_printf_i+0xfa>
 80063b6:	6821      	ldr	r1, [r4, #0]
 80063b8:	6833      	ldr	r3, [r6, #0]
 80063ba:	0608      	lsls	r0, r1, #24
 80063bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80063c0:	d402      	bmi.n	80063c8 <_printf_i+0xe8>
 80063c2:	0649      	lsls	r1, r1, #25
 80063c4:	bf48      	it	mi
 80063c6:	b2ad      	uxthmi	r5, r5
 80063c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80063ca:	4853      	ldr	r0, [pc, #332]	@ (8006518 <_printf_i+0x238>)
 80063cc:	6033      	str	r3, [r6, #0]
 80063ce:	bf14      	ite	ne
 80063d0:	230a      	movne	r3, #10
 80063d2:	2308      	moveq	r3, #8
 80063d4:	2100      	movs	r1, #0
 80063d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80063da:	6866      	ldr	r6, [r4, #4]
 80063dc:	60a6      	str	r6, [r4, #8]
 80063de:	2e00      	cmp	r6, #0
 80063e0:	bfa2      	ittt	ge
 80063e2:	6821      	ldrge	r1, [r4, #0]
 80063e4:	f021 0104 	bicge.w	r1, r1, #4
 80063e8:	6021      	strge	r1, [r4, #0]
 80063ea:	b90d      	cbnz	r5, 80063f0 <_printf_i+0x110>
 80063ec:	2e00      	cmp	r6, #0
 80063ee:	d04b      	beq.n	8006488 <_printf_i+0x1a8>
 80063f0:	4616      	mov	r6, r2
 80063f2:	fbb5 f1f3 	udiv	r1, r5, r3
 80063f6:	fb03 5711 	mls	r7, r3, r1, r5
 80063fa:	5dc7      	ldrb	r7, [r0, r7]
 80063fc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006400:	462f      	mov	r7, r5
 8006402:	42bb      	cmp	r3, r7
 8006404:	460d      	mov	r5, r1
 8006406:	d9f4      	bls.n	80063f2 <_printf_i+0x112>
 8006408:	2b08      	cmp	r3, #8
 800640a:	d10b      	bne.n	8006424 <_printf_i+0x144>
 800640c:	6823      	ldr	r3, [r4, #0]
 800640e:	07df      	lsls	r7, r3, #31
 8006410:	d508      	bpl.n	8006424 <_printf_i+0x144>
 8006412:	6923      	ldr	r3, [r4, #16]
 8006414:	6861      	ldr	r1, [r4, #4]
 8006416:	4299      	cmp	r1, r3
 8006418:	bfde      	ittt	le
 800641a:	2330      	movle	r3, #48	@ 0x30
 800641c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006420:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006424:	1b92      	subs	r2, r2, r6
 8006426:	6122      	str	r2, [r4, #16]
 8006428:	f8cd a000 	str.w	sl, [sp]
 800642c:	464b      	mov	r3, r9
 800642e:	aa03      	add	r2, sp, #12
 8006430:	4621      	mov	r1, r4
 8006432:	4640      	mov	r0, r8
 8006434:	f7ff fee6 	bl	8006204 <_printf_common>
 8006438:	3001      	adds	r0, #1
 800643a:	d14a      	bne.n	80064d2 <_printf_i+0x1f2>
 800643c:	f04f 30ff 	mov.w	r0, #4294967295
 8006440:	b004      	add	sp, #16
 8006442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006446:	6823      	ldr	r3, [r4, #0]
 8006448:	f043 0320 	orr.w	r3, r3, #32
 800644c:	6023      	str	r3, [r4, #0]
 800644e:	4833      	ldr	r0, [pc, #204]	@ (800651c <_printf_i+0x23c>)
 8006450:	2778      	movs	r7, #120	@ 0x78
 8006452:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006456:	6823      	ldr	r3, [r4, #0]
 8006458:	6831      	ldr	r1, [r6, #0]
 800645a:	061f      	lsls	r7, r3, #24
 800645c:	f851 5b04 	ldr.w	r5, [r1], #4
 8006460:	d402      	bmi.n	8006468 <_printf_i+0x188>
 8006462:	065f      	lsls	r7, r3, #25
 8006464:	bf48      	it	mi
 8006466:	b2ad      	uxthmi	r5, r5
 8006468:	6031      	str	r1, [r6, #0]
 800646a:	07d9      	lsls	r1, r3, #31
 800646c:	bf44      	itt	mi
 800646e:	f043 0320 	orrmi.w	r3, r3, #32
 8006472:	6023      	strmi	r3, [r4, #0]
 8006474:	b11d      	cbz	r5, 800647e <_printf_i+0x19e>
 8006476:	2310      	movs	r3, #16
 8006478:	e7ac      	b.n	80063d4 <_printf_i+0xf4>
 800647a:	4827      	ldr	r0, [pc, #156]	@ (8006518 <_printf_i+0x238>)
 800647c:	e7e9      	b.n	8006452 <_printf_i+0x172>
 800647e:	6823      	ldr	r3, [r4, #0]
 8006480:	f023 0320 	bic.w	r3, r3, #32
 8006484:	6023      	str	r3, [r4, #0]
 8006486:	e7f6      	b.n	8006476 <_printf_i+0x196>
 8006488:	4616      	mov	r6, r2
 800648a:	e7bd      	b.n	8006408 <_printf_i+0x128>
 800648c:	6833      	ldr	r3, [r6, #0]
 800648e:	6825      	ldr	r5, [r4, #0]
 8006490:	6961      	ldr	r1, [r4, #20]
 8006492:	1d18      	adds	r0, r3, #4
 8006494:	6030      	str	r0, [r6, #0]
 8006496:	062e      	lsls	r6, r5, #24
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	d501      	bpl.n	80064a0 <_printf_i+0x1c0>
 800649c:	6019      	str	r1, [r3, #0]
 800649e:	e002      	b.n	80064a6 <_printf_i+0x1c6>
 80064a0:	0668      	lsls	r0, r5, #25
 80064a2:	d5fb      	bpl.n	800649c <_printf_i+0x1bc>
 80064a4:	8019      	strh	r1, [r3, #0]
 80064a6:	2300      	movs	r3, #0
 80064a8:	6123      	str	r3, [r4, #16]
 80064aa:	4616      	mov	r6, r2
 80064ac:	e7bc      	b.n	8006428 <_printf_i+0x148>
 80064ae:	6833      	ldr	r3, [r6, #0]
 80064b0:	1d1a      	adds	r2, r3, #4
 80064b2:	6032      	str	r2, [r6, #0]
 80064b4:	681e      	ldr	r6, [r3, #0]
 80064b6:	6862      	ldr	r2, [r4, #4]
 80064b8:	2100      	movs	r1, #0
 80064ba:	4630      	mov	r0, r6
 80064bc:	f7f9 fea8 	bl	8000210 <memchr>
 80064c0:	b108      	cbz	r0, 80064c6 <_printf_i+0x1e6>
 80064c2:	1b80      	subs	r0, r0, r6
 80064c4:	6060      	str	r0, [r4, #4]
 80064c6:	6863      	ldr	r3, [r4, #4]
 80064c8:	6123      	str	r3, [r4, #16]
 80064ca:	2300      	movs	r3, #0
 80064cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064d0:	e7aa      	b.n	8006428 <_printf_i+0x148>
 80064d2:	6923      	ldr	r3, [r4, #16]
 80064d4:	4632      	mov	r2, r6
 80064d6:	4649      	mov	r1, r9
 80064d8:	4640      	mov	r0, r8
 80064da:	47d0      	blx	sl
 80064dc:	3001      	adds	r0, #1
 80064de:	d0ad      	beq.n	800643c <_printf_i+0x15c>
 80064e0:	6823      	ldr	r3, [r4, #0]
 80064e2:	079b      	lsls	r3, r3, #30
 80064e4:	d413      	bmi.n	800650e <_printf_i+0x22e>
 80064e6:	68e0      	ldr	r0, [r4, #12]
 80064e8:	9b03      	ldr	r3, [sp, #12]
 80064ea:	4298      	cmp	r0, r3
 80064ec:	bfb8      	it	lt
 80064ee:	4618      	movlt	r0, r3
 80064f0:	e7a6      	b.n	8006440 <_printf_i+0x160>
 80064f2:	2301      	movs	r3, #1
 80064f4:	4632      	mov	r2, r6
 80064f6:	4649      	mov	r1, r9
 80064f8:	4640      	mov	r0, r8
 80064fa:	47d0      	blx	sl
 80064fc:	3001      	adds	r0, #1
 80064fe:	d09d      	beq.n	800643c <_printf_i+0x15c>
 8006500:	3501      	adds	r5, #1
 8006502:	68e3      	ldr	r3, [r4, #12]
 8006504:	9903      	ldr	r1, [sp, #12]
 8006506:	1a5b      	subs	r3, r3, r1
 8006508:	42ab      	cmp	r3, r5
 800650a:	dcf2      	bgt.n	80064f2 <_printf_i+0x212>
 800650c:	e7eb      	b.n	80064e6 <_printf_i+0x206>
 800650e:	2500      	movs	r5, #0
 8006510:	f104 0619 	add.w	r6, r4, #25
 8006514:	e7f5      	b.n	8006502 <_printf_i+0x222>
 8006516:	bf00      	nop
 8006518:	08006e7d 	.word	0x08006e7d
 800651c:	08006e8e 	.word	0x08006e8e

08006520 <__sflush_r>:
 8006520:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006528:	0716      	lsls	r6, r2, #28
 800652a:	4605      	mov	r5, r0
 800652c:	460c      	mov	r4, r1
 800652e:	d454      	bmi.n	80065da <__sflush_r+0xba>
 8006530:	684b      	ldr	r3, [r1, #4]
 8006532:	2b00      	cmp	r3, #0
 8006534:	dc02      	bgt.n	800653c <__sflush_r+0x1c>
 8006536:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006538:	2b00      	cmp	r3, #0
 800653a:	dd48      	ble.n	80065ce <__sflush_r+0xae>
 800653c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800653e:	2e00      	cmp	r6, #0
 8006540:	d045      	beq.n	80065ce <__sflush_r+0xae>
 8006542:	2300      	movs	r3, #0
 8006544:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006548:	682f      	ldr	r7, [r5, #0]
 800654a:	6a21      	ldr	r1, [r4, #32]
 800654c:	602b      	str	r3, [r5, #0]
 800654e:	d030      	beq.n	80065b2 <__sflush_r+0x92>
 8006550:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006552:	89a3      	ldrh	r3, [r4, #12]
 8006554:	0759      	lsls	r1, r3, #29
 8006556:	d505      	bpl.n	8006564 <__sflush_r+0x44>
 8006558:	6863      	ldr	r3, [r4, #4]
 800655a:	1ad2      	subs	r2, r2, r3
 800655c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800655e:	b10b      	cbz	r3, 8006564 <__sflush_r+0x44>
 8006560:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006562:	1ad2      	subs	r2, r2, r3
 8006564:	2300      	movs	r3, #0
 8006566:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006568:	6a21      	ldr	r1, [r4, #32]
 800656a:	4628      	mov	r0, r5
 800656c:	47b0      	blx	r6
 800656e:	1c43      	adds	r3, r0, #1
 8006570:	89a3      	ldrh	r3, [r4, #12]
 8006572:	d106      	bne.n	8006582 <__sflush_r+0x62>
 8006574:	6829      	ldr	r1, [r5, #0]
 8006576:	291d      	cmp	r1, #29
 8006578:	d82b      	bhi.n	80065d2 <__sflush_r+0xb2>
 800657a:	4a2a      	ldr	r2, [pc, #168]	@ (8006624 <__sflush_r+0x104>)
 800657c:	410a      	asrs	r2, r1
 800657e:	07d6      	lsls	r6, r2, #31
 8006580:	d427      	bmi.n	80065d2 <__sflush_r+0xb2>
 8006582:	2200      	movs	r2, #0
 8006584:	6062      	str	r2, [r4, #4]
 8006586:	04d9      	lsls	r1, r3, #19
 8006588:	6922      	ldr	r2, [r4, #16]
 800658a:	6022      	str	r2, [r4, #0]
 800658c:	d504      	bpl.n	8006598 <__sflush_r+0x78>
 800658e:	1c42      	adds	r2, r0, #1
 8006590:	d101      	bne.n	8006596 <__sflush_r+0x76>
 8006592:	682b      	ldr	r3, [r5, #0]
 8006594:	b903      	cbnz	r3, 8006598 <__sflush_r+0x78>
 8006596:	6560      	str	r0, [r4, #84]	@ 0x54
 8006598:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800659a:	602f      	str	r7, [r5, #0]
 800659c:	b1b9      	cbz	r1, 80065ce <__sflush_r+0xae>
 800659e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80065a2:	4299      	cmp	r1, r3
 80065a4:	d002      	beq.n	80065ac <__sflush_r+0x8c>
 80065a6:	4628      	mov	r0, r5
 80065a8:	f7ff fbf2 	bl	8005d90 <_free_r>
 80065ac:	2300      	movs	r3, #0
 80065ae:	6363      	str	r3, [r4, #52]	@ 0x34
 80065b0:	e00d      	b.n	80065ce <__sflush_r+0xae>
 80065b2:	2301      	movs	r3, #1
 80065b4:	4628      	mov	r0, r5
 80065b6:	47b0      	blx	r6
 80065b8:	4602      	mov	r2, r0
 80065ba:	1c50      	adds	r0, r2, #1
 80065bc:	d1c9      	bne.n	8006552 <__sflush_r+0x32>
 80065be:	682b      	ldr	r3, [r5, #0]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d0c6      	beq.n	8006552 <__sflush_r+0x32>
 80065c4:	2b1d      	cmp	r3, #29
 80065c6:	d001      	beq.n	80065cc <__sflush_r+0xac>
 80065c8:	2b16      	cmp	r3, #22
 80065ca:	d11e      	bne.n	800660a <__sflush_r+0xea>
 80065cc:	602f      	str	r7, [r5, #0]
 80065ce:	2000      	movs	r0, #0
 80065d0:	e022      	b.n	8006618 <__sflush_r+0xf8>
 80065d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065d6:	b21b      	sxth	r3, r3
 80065d8:	e01b      	b.n	8006612 <__sflush_r+0xf2>
 80065da:	690f      	ldr	r7, [r1, #16]
 80065dc:	2f00      	cmp	r7, #0
 80065de:	d0f6      	beq.n	80065ce <__sflush_r+0xae>
 80065e0:	0793      	lsls	r3, r2, #30
 80065e2:	680e      	ldr	r6, [r1, #0]
 80065e4:	bf08      	it	eq
 80065e6:	694b      	ldreq	r3, [r1, #20]
 80065e8:	600f      	str	r7, [r1, #0]
 80065ea:	bf18      	it	ne
 80065ec:	2300      	movne	r3, #0
 80065ee:	eba6 0807 	sub.w	r8, r6, r7
 80065f2:	608b      	str	r3, [r1, #8]
 80065f4:	f1b8 0f00 	cmp.w	r8, #0
 80065f8:	dde9      	ble.n	80065ce <__sflush_r+0xae>
 80065fa:	6a21      	ldr	r1, [r4, #32]
 80065fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80065fe:	4643      	mov	r3, r8
 8006600:	463a      	mov	r2, r7
 8006602:	4628      	mov	r0, r5
 8006604:	47b0      	blx	r6
 8006606:	2800      	cmp	r0, #0
 8006608:	dc08      	bgt.n	800661c <__sflush_r+0xfc>
 800660a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800660e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006612:	81a3      	strh	r3, [r4, #12]
 8006614:	f04f 30ff 	mov.w	r0, #4294967295
 8006618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800661c:	4407      	add	r7, r0
 800661e:	eba8 0800 	sub.w	r8, r8, r0
 8006622:	e7e7      	b.n	80065f4 <__sflush_r+0xd4>
 8006624:	dfbffffe 	.word	0xdfbffffe

08006628 <_fflush_r>:
 8006628:	b538      	push	{r3, r4, r5, lr}
 800662a:	690b      	ldr	r3, [r1, #16]
 800662c:	4605      	mov	r5, r0
 800662e:	460c      	mov	r4, r1
 8006630:	b913      	cbnz	r3, 8006638 <_fflush_r+0x10>
 8006632:	2500      	movs	r5, #0
 8006634:	4628      	mov	r0, r5
 8006636:	bd38      	pop	{r3, r4, r5, pc}
 8006638:	b118      	cbz	r0, 8006642 <_fflush_r+0x1a>
 800663a:	6a03      	ldr	r3, [r0, #32]
 800663c:	b90b      	cbnz	r3, 8006642 <_fflush_r+0x1a>
 800663e:	f7ff f9ad 	bl	800599c <__sinit>
 8006642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d0f3      	beq.n	8006632 <_fflush_r+0xa>
 800664a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800664c:	07d0      	lsls	r0, r2, #31
 800664e:	d404      	bmi.n	800665a <_fflush_r+0x32>
 8006650:	0599      	lsls	r1, r3, #22
 8006652:	d402      	bmi.n	800665a <_fflush_r+0x32>
 8006654:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006656:	f7ff fb98 	bl	8005d8a <__retarget_lock_acquire_recursive>
 800665a:	4628      	mov	r0, r5
 800665c:	4621      	mov	r1, r4
 800665e:	f7ff ff5f 	bl	8006520 <__sflush_r>
 8006662:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006664:	07da      	lsls	r2, r3, #31
 8006666:	4605      	mov	r5, r0
 8006668:	d4e4      	bmi.n	8006634 <_fflush_r+0xc>
 800666a:	89a3      	ldrh	r3, [r4, #12]
 800666c:	059b      	lsls	r3, r3, #22
 800666e:	d4e1      	bmi.n	8006634 <_fflush_r+0xc>
 8006670:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006672:	f7ff fb8b 	bl	8005d8c <__retarget_lock_release_recursive>
 8006676:	e7dd      	b.n	8006634 <_fflush_r+0xc>

08006678 <__swhatbuf_r>:
 8006678:	b570      	push	{r4, r5, r6, lr}
 800667a:	460c      	mov	r4, r1
 800667c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006680:	2900      	cmp	r1, #0
 8006682:	b096      	sub	sp, #88	@ 0x58
 8006684:	4615      	mov	r5, r2
 8006686:	461e      	mov	r6, r3
 8006688:	da0d      	bge.n	80066a6 <__swhatbuf_r+0x2e>
 800668a:	89a3      	ldrh	r3, [r4, #12]
 800668c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006690:	f04f 0100 	mov.w	r1, #0
 8006694:	bf14      	ite	ne
 8006696:	2340      	movne	r3, #64	@ 0x40
 8006698:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800669c:	2000      	movs	r0, #0
 800669e:	6031      	str	r1, [r6, #0]
 80066a0:	602b      	str	r3, [r5, #0]
 80066a2:	b016      	add	sp, #88	@ 0x58
 80066a4:	bd70      	pop	{r4, r5, r6, pc}
 80066a6:	466a      	mov	r2, sp
 80066a8:	f000 f848 	bl	800673c <_fstat_r>
 80066ac:	2800      	cmp	r0, #0
 80066ae:	dbec      	blt.n	800668a <__swhatbuf_r+0x12>
 80066b0:	9901      	ldr	r1, [sp, #4]
 80066b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80066b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80066ba:	4259      	negs	r1, r3
 80066bc:	4159      	adcs	r1, r3
 80066be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80066c2:	e7eb      	b.n	800669c <__swhatbuf_r+0x24>

080066c4 <__smakebuf_r>:
 80066c4:	898b      	ldrh	r3, [r1, #12]
 80066c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066c8:	079d      	lsls	r5, r3, #30
 80066ca:	4606      	mov	r6, r0
 80066cc:	460c      	mov	r4, r1
 80066ce:	d507      	bpl.n	80066e0 <__smakebuf_r+0x1c>
 80066d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80066d4:	6023      	str	r3, [r4, #0]
 80066d6:	6123      	str	r3, [r4, #16]
 80066d8:	2301      	movs	r3, #1
 80066da:	6163      	str	r3, [r4, #20]
 80066dc:	b003      	add	sp, #12
 80066de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066e0:	ab01      	add	r3, sp, #4
 80066e2:	466a      	mov	r2, sp
 80066e4:	f7ff ffc8 	bl	8006678 <__swhatbuf_r>
 80066e8:	9f00      	ldr	r7, [sp, #0]
 80066ea:	4605      	mov	r5, r0
 80066ec:	4639      	mov	r1, r7
 80066ee:	4630      	mov	r0, r6
 80066f0:	f7ff fbba 	bl	8005e68 <_malloc_r>
 80066f4:	b948      	cbnz	r0, 800670a <__smakebuf_r+0x46>
 80066f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066fa:	059a      	lsls	r2, r3, #22
 80066fc:	d4ee      	bmi.n	80066dc <__smakebuf_r+0x18>
 80066fe:	f023 0303 	bic.w	r3, r3, #3
 8006702:	f043 0302 	orr.w	r3, r3, #2
 8006706:	81a3      	strh	r3, [r4, #12]
 8006708:	e7e2      	b.n	80066d0 <__smakebuf_r+0xc>
 800670a:	89a3      	ldrh	r3, [r4, #12]
 800670c:	6020      	str	r0, [r4, #0]
 800670e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006712:	81a3      	strh	r3, [r4, #12]
 8006714:	9b01      	ldr	r3, [sp, #4]
 8006716:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800671a:	b15b      	cbz	r3, 8006734 <__smakebuf_r+0x70>
 800671c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006720:	4630      	mov	r0, r6
 8006722:	f000 f81d 	bl	8006760 <_isatty_r>
 8006726:	b128      	cbz	r0, 8006734 <__smakebuf_r+0x70>
 8006728:	89a3      	ldrh	r3, [r4, #12]
 800672a:	f023 0303 	bic.w	r3, r3, #3
 800672e:	f043 0301 	orr.w	r3, r3, #1
 8006732:	81a3      	strh	r3, [r4, #12]
 8006734:	89a3      	ldrh	r3, [r4, #12]
 8006736:	431d      	orrs	r5, r3
 8006738:	81a5      	strh	r5, [r4, #12]
 800673a:	e7cf      	b.n	80066dc <__smakebuf_r+0x18>

0800673c <_fstat_r>:
 800673c:	b538      	push	{r3, r4, r5, lr}
 800673e:	4d07      	ldr	r5, [pc, #28]	@ (800675c <_fstat_r+0x20>)
 8006740:	2300      	movs	r3, #0
 8006742:	4604      	mov	r4, r0
 8006744:	4608      	mov	r0, r1
 8006746:	4611      	mov	r1, r2
 8006748:	602b      	str	r3, [r5, #0]
 800674a:	f7fb fcff 	bl	800214c <_fstat>
 800674e:	1c43      	adds	r3, r0, #1
 8006750:	d102      	bne.n	8006758 <_fstat_r+0x1c>
 8006752:	682b      	ldr	r3, [r5, #0]
 8006754:	b103      	cbz	r3, 8006758 <_fstat_r+0x1c>
 8006756:	6023      	str	r3, [r4, #0]
 8006758:	bd38      	pop	{r3, r4, r5, pc}
 800675a:	bf00      	nop
 800675c:	200002e8 	.word	0x200002e8

08006760 <_isatty_r>:
 8006760:	b538      	push	{r3, r4, r5, lr}
 8006762:	4d06      	ldr	r5, [pc, #24]	@ (800677c <_isatty_r+0x1c>)
 8006764:	2300      	movs	r3, #0
 8006766:	4604      	mov	r4, r0
 8006768:	4608      	mov	r0, r1
 800676a:	602b      	str	r3, [r5, #0]
 800676c:	f7fb fcfe 	bl	800216c <_isatty>
 8006770:	1c43      	adds	r3, r0, #1
 8006772:	d102      	bne.n	800677a <_isatty_r+0x1a>
 8006774:	682b      	ldr	r3, [r5, #0]
 8006776:	b103      	cbz	r3, 800677a <_isatty_r+0x1a>
 8006778:	6023      	str	r3, [r4, #0]
 800677a:	bd38      	pop	{r3, r4, r5, pc}
 800677c:	200002e8 	.word	0x200002e8

08006780 <_sbrk_r>:
 8006780:	b538      	push	{r3, r4, r5, lr}
 8006782:	4d06      	ldr	r5, [pc, #24]	@ (800679c <_sbrk_r+0x1c>)
 8006784:	2300      	movs	r3, #0
 8006786:	4604      	mov	r4, r0
 8006788:	4608      	mov	r0, r1
 800678a:	602b      	str	r3, [r5, #0]
 800678c:	f7fb fd06 	bl	800219c <_sbrk>
 8006790:	1c43      	adds	r3, r0, #1
 8006792:	d102      	bne.n	800679a <_sbrk_r+0x1a>
 8006794:	682b      	ldr	r3, [r5, #0]
 8006796:	b103      	cbz	r3, 800679a <_sbrk_r+0x1a>
 8006798:	6023      	str	r3, [r4, #0]
 800679a:	bd38      	pop	{r3, r4, r5, pc}
 800679c:	200002e8 	.word	0x200002e8

080067a0 <atan2>:
 80067a0:	f000 b802 	b.w	80067a8 <__ieee754_atan2>
 80067a4:	0000      	movs	r0, r0
	...

080067a8 <__ieee754_atan2>:
 80067a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067ac:	ec57 6b11 	vmov	r6, r7, d1
 80067b0:	4273      	negs	r3, r6
 80067b2:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8006930 <__ieee754_atan2+0x188>
 80067b6:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 80067ba:	4333      	orrs	r3, r6
 80067bc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80067c0:	4543      	cmp	r3, r8
 80067c2:	ec51 0b10 	vmov	r0, r1, d0
 80067c6:	4635      	mov	r5, r6
 80067c8:	d809      	bhi.n	80067de <__ieee754_atan2+0x36>
 80067ca:	4244      	negs	r4, r0
 80067cc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80067d0:	4304      	orrs	r4, r0
 80067d2:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80067d6:	4544      	cmp	r4, r8
 80067d8:	468e      	mov	lr, r1
 80067da:	4681      	mov	r9, r0
 80067dc:	d907      	bls.n	80067ee <__ieee754_atan2+0x46>
 80067de:	4632      	mov	r2, r6
 80067e0:	463b      	mov	r3, r7
 80067e2:	f7f9 fd6b 	bl	80002bc <__adddf3>
 80067e6:	ec41 0b10 	vmov	d0, r0, r1
 80067ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067ee:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 80067f2:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 80067f6:	4334      	orrs	r4, r6
 80067f8:	d103      	bne.n	8006802 <__ieee754_atan2+0x5a>
 80067fa:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067fe:	f000 b89b 	b.w	8006938 <atan>
 8006802:	17bc      	asrs	r4, r7, #30
 8006804:	f004 0402 	and.w	r4, r4, #2
 8006808:	ea53 0909 	orrs.w	r9, r3, r9
 800680c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8006810:	d107      	bne.n	8006822 <__ieee754_atan2+0x7a>
 8006812:	2c02      	cmp	r4, #2
 8006814:	d05f      	beq.n	80068d6 <__ieee754_atan2+0x12e>
 8006816:	2c03      	cmp	r4, #3
 8006818:	d1e5      	bne.n	80067e6 <__ieee754_atan2+0x3e>
 800681a:	a141      	add	r1, pc, #260	@ (adr r1, 8006920 <__ieee754_atan2+0x178>)
 800681c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006820:	e7e1      	b.n	80067e6 <__ieee754_atan2+0x3e>
 8006822:	4315      	orrs	r5, r2
 8006824:	d106      	bne.n	8006834 <__ieee754_atan2+0x8c>
 8006826:	f1be 0f00 	cmp.w	lr, #0
 800682a:	da5f      	bge.n	80068ec <__ieee754_atan2+0x144>
 800682c:	a13e      	add	r1, pc, #248	@ (adr r1, 8006928 <__ieee754_atan2+0x180>)
 800682e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006832:	e7d8      	b.n	80067e6 <__ieee754_atan2+0x3e>
 8006834:	4542      	cmp	r2, r8
 8006836:	d10f      	bne.n	8006858 <__ieee754_atan2+0xb0>
 8006838:	4293      	cmp	r3, r2
 800683a:	f104 34ff 	add.w	r4, r4, #4294967295
 800683e:	d107      	bne.n	8006850 <__ieee754_atan2+0xa8>
 8006840:	2c02      	cmp	r4, #2
 8006842:	d84c      	bhi.n	80068de <__ieee754_atan2+0x136>
 8006844:	4b34      	ldr	r3, [pc, #208]	@ (8006918 <__ieee754_atan2+0x170>)
 8006846:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800684a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800684e:	e7ca      	b.n	80067e6 <__ieee754_atan2+0x3e>
 8006850:	2c02      	cmp	r4, #2
 8006852:	d848      	bhi.n	80068e6 <__ieee754_atan2+0x13e>
 8006854:	4b31      	ldr	r3, [pc, #196]	@ (800691c <__ieee754_atan2+0x174>)
 8006856:	e7f6      	b.n	8006846 <__ieee754_atan2+0x9e>
 8006858:	4543      	cmp	r3, r8
 800685a:	d0e4      	beq.n	8006826 <__ieee754_atan2+0x7e>
 800685c:	1a9b      	subs	r3, r3, r2
 800685e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8006862:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006866:	da1e      	bge.n	80068a6 <__ieee754_atan2+0xfe>
 8006868:	2f00      	cmp	r7, #0
 800686a:	da01      	bge.n	8006870 <__ieee754_atan2+0xc8>
 800686c:	323c      	adds	r2, #60	@ 0x3c
 800686e:	db1e      	blt.n	80068ae <__ieee754_atan2+0x106>
 8006870:	4632      	mov	r2, r6
 8006872:	463b      	mov	r3, r7
 8006874:	f7fa f802 	bl	800087c <__aeabi_ddiv>
 8006878:	ec41 0b10 	vmov	d0, r0, r1
 800687c:	f000 f9f4 	bl	8006c68 <fabs>
 8006880:	f000 f85a 	bl	8006938 <atan>
 8006884:	ec51 0b10 	vmov	r0, r1, d0
 8006888:	2c01      	cmp	r4, #1
 800688a:	d013      	beq.n	80068b4 <__ieee754_atan2+0x10c>
 800688c:	2c02      	cmp	r4, #2
 800688e:	d015      	beq.n	80068bc <__ieee754_atan2+0x114>
 8006890:	2c00      	cmp	r4, #0
 8006892:	d0a8      	beq.n	80067e6 <__ieee754_atan2+0x3e>
 8006894:	a318      	add	r3, pc, #96	@ (adr r3, 80068f8 <__ieee754_atan2+0x150>)
 8006896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800689a:	f7f9 fd0d 	bl	80002b8 <__aeabi_dsub>
 800689e:	a318      	add	r3, pc, #96	@ (adr r3, 8006900 <__ieee754_atan2+0x158>)
 80068a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a4:	e014      	b.n	80068d0 <__ieee754_atan2+0x128>
 80068a6:	a118      	add	r1, pc, #96	@ (adr r1, 8006908 <__ieee754_atan2+0x160>)
 80068a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068ac:	e7ec      	b.n	8006888 <__ieee754_atan2+0xe0>
 80068ae:	2000      	movs	r0, #0
 80068b0:	2100      	movs	r1, #0
 80068b2:	e7e9      	b.n	8006888 <__ieee754_atan2+0xe0>
 80068b4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80068b8:	4619      	mov	r1, r3
 80068ba:	e794      	b.n	80067e6 <__ieee754_atan2+0x3e>
 80068bc:	a30e      	add	r3, pc, #56	@ (adr r3, 80068f8 <__ieee754_atan2+0x150>)
 80068be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068c2:	f7f9 fcf9 	bl	80002b8 <__aeabi_dsub>
 80068c6:	4602      	mov	r2, r0
 80068c8:	460b      	mov	r3, r1
 80068ca:	a10d      	add	r1, pc, #52	@ (adr r1, 8006900 <__ieee754_atan2+0x158>)
 80068cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068d0:	f7f9 fcf2 	bl	80002b8 <__aeabi_dsub>
 80068d4:	e787      	b.n	80067e6 <__ieee754_atan2+0x3e>
 80068d6:	a10a      	add	r1, pc, #40	@ (adr r1, 8006900 <__ieee754_atan2+0x158>)
 80068d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068dc:	e783      	b.n	80067e6 <__ieee754_atan2+0x3e>
 80068de:	a10c      	add	r1, pc, #48	@ (adr r1, 8006910 <__ieee754_atan2+0x168>)
 80068e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068e4:	e77f      	b.n	80067e6 <__ieee754_atan2+0x3e>
 80068e6:	2000      	movs	r0, #0
 80068e8:	2100      	movs	r1, #0
 80068ea:	e77c      	b.n	80067e6 <__ieee754_atan2+0x3e>
 80068ec:	a106      	add	r1, pc, #24	@ (adr r1, 8006908 <__ieee754_atan2+0x160>)
 80068ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068f2:	e778      	b.n	80067e6 <__ieee754_atan2+0x3e>
 80068f4:	f3af 8000 	nop.w
 80068f8:	33145c07 	.word	0x33145c07
 80068fc:	3ca1a626 	.word	0x3ca1a626
 8006900:	54442d18 	.word	0x54442d18
 8006904:	400921fb 	.word	0x400921fb
 8006908:	54442d18 	.word	0x54442d18
 800690c:	3ff921fb 	.word	0x3ff921fb
 8006910:	54442d18 	.word	0x54442d18
 8006914:	3fe921fb 	.word	0x3fe921fb
 8006918:	08006eb8 	.word	0x08006eb8
 800691c:	08006ea0 	.word	0x08006ea0
 8006920:	54442d18 	.word	0x54442d18
 8006924:	c00921fb 	.word	0xc00921fb
 8006928:	54442d18 	.word	0x54442d18
 800692c:	bff921fb 	.word	0xbff921fb
 8006930:	7ff00000 	.word	0x7ff00000
 8006934:	00000000 	.word	0x00000000

08006938 <atan>:
 8006938:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800693c:	ec55 4b10 	vmov	r4, r5, d0
 8006940:	4bbf      	ldr	r3, [pc, #764]	@ (8006c40 <atan+0x308>)
 8006942:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8006946:	429e      	cmp	r6, r3
 8006948:	46ab      	mov	fp, r5
 800694a:	d918      	bls.n	800697e <atan+0x46>
 800694c:	4bbd      	ldr	r3, [pc, #756]	@ (8006c44 <atan+0x30c>)
 800694e:	429e      	cmp	r6, r3
 8006950:	d801      	bhi.n	8006956 <atan+0x1e>
 8006952:	d109      	bne.n	8006968 <atan+0x30>
 8006954:	b144      	cbz	r4, 8006968 <atan+0x30>
 8006956:	4622      	mov	r2, r4
 8006958:	462b      	mov	r3, r5
 800695a:	4620      	mov	r0, r4
 800695c:	4629      	mov	r1, r5
 800695e:	f7f9 fcad 	bl	80002bc <__adddf3>
 8006962:	4604      	mov	r4, r0
 8006964:	460d      	mov	r5, r1
 8006966:	e006      	b.n	8006976 <atan+0x3e>
 8006968:	f1bb 0f00 	cmp.w	fp, #0
 800696c:	f340 812b 	ble.w	8006bc6 <atan+0x28e>
 8006970:	a597      	add	r5, pc, #604	@ (adr r5, 8006bd0 <atan+0x298>)
 8006972:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006976:	ec45 4b10 	vmov	d0, r4, r5
 800697a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800697e:	4bb2      	ldr	r3, [pc, #712]	@ (8006c48 <atan+0x310>)
 8006980:	429e      	cmp	r6, r3
 8006982:	d813      	bhi.n	80069ac <atan+0x74>
 8006984:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8006988:	429e      	cmp	r6, r3
 800698a:	d80c      	bhi.n	80069a6 <atan+0x6e>
 800698c:	a392      	add	r3, pc, #584	@ (adr r3, 8006bd8 <atan+0x2a0>)
 800698e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006992:	4620      	mov	r0, r4
 8006994:	4629      	mov	r1, r5
 8006996:	f7f9 fc91 	bl	80002bc <__adddf3>
 800699a:	4bac      	ldr	r3, [pc, #688]	@ (8006c4c <atan+0x314>)
 800699c:	2200      	movs	r2, #0
 800699e:	f7fa f8d3 	bl	8000b48 <__aeabi_dcmpgt>
 80069a2:	2800      	cmp	r0, #0
 80069a4:	d1e7      	bne.n	8006976 <atan+0x3e>
 80069a6:	f04f 3aff 	mov.w	sl, #4294967295
 80069aa:	e029      	b.n	8006a00 <atan+0xc8>
 80069ac:	f000 f95c 	bl	8006c68 <fabs>
 80069b0:	4ba7      	ldr	r3, [pc, #668]	@ (8006c50 <atan+0x318>)
 80069b2:	429e      	cmp	r6, r3
 80069b4:	ec55 4b10 	vmov	r4, r5, d0
 80069b8:	f200 80bc 	bhi.w	8006b34 <atan+0x1fc>
 80069bc:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 80069c0:	429e      	cmp	r6, r3
 80069c2:	f200 809e 	bhi.w	8006b02 <atan+0x1ca>
 80069c6:	4622      	mov	r2, r4
 80069c8:	462b      	mov	r3, r5
 80069ca:	4620      	mov	r0, r4
 80069cc:	4629      	mov	r1, r5
 80069ce:	f7f9 fc75 	bl	80002bc <__adddf3>
 80069d2:	4b9e      	ldr	r3, [pc, #632]	@ (8006c4c <atan+0x314>)
 80069d4:	2200      	movs	r2, #0
 80069d6:	f7f9 fc6f 	bl	80002b8 <__aeabi_dsub>
 80069da:	2200      	movs	r2, #0
 80069dc:	4606      	mov	r6, r0
 80069de:	460f      	mov	r7, r1
 80069e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80069e4:	4620      	mov	r0, r4
 80069e6:	4629      	mov	r1, r5
 80069e8:	f7f9 fc68 	bl	80002bc <__adddf3>
 80069ec:	4602      	mov	r2, r0
 80069ee:	460b      	mov	r3, r1
 80069f0:	4630      	mov	r0, r6
 80069f2:	4639      	mov	r1, r7
 80069f4:	f7f9 ff42 	bl	800087c <__aeabi_ddiv>
 80069f8:	f04f 0a00 	mov.w	sl, #0
 80069fc:	4604      	mov	r4, r0
 80069fe:	460d      	mov	r5, r1
 8006a00:	4622      	mov	r2, r4
 8006a02:	462b      	mov	r3, r5
 8006a04:	4620      	mov	r0, r4
 8006a06:	4629      	mov	r1, r5
 8006a08:	f7f9 fe0e 	bl	8000628 <__aeabi_dmul>
 8006a0c:	4602      	mov	r2, r0
 8006a0e:	460b      	mov	r3, r1
 8006a10:	4680      	mov	r8, r0
 8006a12:	4689      	mov	r9, r1
 8006a14:	f7f9 fe08 	bl	8000628 <__aeabi_dmul>
 8006a18:	a371      	add	r3, pc, #452	@ (adr r3, 8006be0 <atan+0x2a8>)
 8006a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1e:	4606      	mov	r6, r0
 8006a20:	460f      	mov	r7, r1
 8006a22:	f7f9 fe01 	bl	8000628 <__aeabi_dmul>
 8006a26:	a370      	add	r3, pc, #448	@ (adr r3, 8006be8 <atan+0x2b0>)
 8006a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a2c:	f7f9 fc46 	bl	80002bc <__adddf3>
 8006a30:	4632      	mov	r2, r6
 8006a32:	463b      	mov	r3, r7
 8006a34:	f7f9 fdf8 	bl	8000628 <__aeabi_dmul>
 8006a38:	a36d      	add	r3, pc, #436	@ (adr r3, 8006bf0 <atan+0x2b8>)
 8006a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a3e:	f7f9 fc3d 	bl	80002bc <__adddf3>
 8006a42:	4632      	mov	r2, r6
 8006a44:	463b      	mov	r3, r7
 8006a46:	f7f9 fdef 	bl	8000628 <__aeabi_dmul>
 8006a4a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006bf8 <atan+0x2c0>)
 8006a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a50:	f7f9 fc34 	bl	80002bc <__adddf3>
 8006a54:	4632      	mov	r2, r6
 8006a56:	463b      	mov	r3, r7
 8006a58:	f7f9 fde6 	bl	8000628 <__aeabi_dmul>
 8006a5c:	a368      	add	r3, pc, #416	@ (adr r3, 8006c00 <atan+0x2c8>)
 8006a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a62:	f7f9 fc2b 	bl	80002bc <__adddf3>
 8006a66:	4632      	mov	r2, r6
 8006a68:	463b      	mov	r3, r7
 8006a6a:	f7f9 fddd 	bl	8000628 <__aeabi_dmul>
 8006a6e:	a366      	add	r3, pc, #408	@ (adr r3, 8006c08 <atan+0x2d0>)
 8006a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a74:	f7f9 fc22 	bl	80002bc <__adddf3>
 8006a78:	4642      	mov	r2, r8
 8006a7a:	464b      	mov	r3, r9
 8006a7c:	f7f9 fdd4 	bl	8000628 <__aeabi_dmul>
 8006a80:	a363      	add	r3, pc, #396	@ (adr r3, 8006c10 <atan+0x2d8>)
 8006a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a86:	4680      	mov	r8, r0
 8006a88:	4689      	mov	r9, r1
 8006a8a:	4630      	mov	r0, r6
 8006a8c:	4639      	mov	r1, r7
 8006a8e:	f7f9 fdcb 	bl	8000628 <__aeabi_dmul>
 8006a92:	a361      	add	r3, pc, #388	@ (adr r3, 8006c18 <atan+0x2e0>)
 8006a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a98:	f7f9 fc0e 	bl	80002b8 <__aeabi_dsub>
 8006a9c:	4632      	mov	r2, r6
 8006a9e:	463b      	mov	r3, r7
 8006aa0:	f7f9 fdc2 	bl	8000628 <__aeabi_dmul>
 8006aa4:	a35e      	add	r3, pc, #376	@ (adr r3, 8006c20 <atan+0x2e8>)
 8006aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aaa:	f7f9 fc05 	bl	80002b8 <__aeabi_dsub>
 8006aae:	4632      	mov	r2, r6
 8006ab0:	463b      	mov	r3, r7
 8006ab2:	f7f9 fdb9 	bl	8000628 <__aeabi_dmul>
 8006ab6:	a35c      	add	r3, pc, #368	@ (adr r3, 8006c28 <atan+0x2f0>)
 8006ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006abc:	f7f9 fbfc 	bl	80002b8 <__aeabi_dsub>
 8006ac0:	4632      	mov	r2, r6
 8006ac2:	463b      	mov	r3, r7
 8006ac4:	f7f9 fdb0 	bl	8000628 <__aeabi_dmul>
 8006ac8:	a359      	add	r3, pc, #356	@ (adr r3, 8006c30 <atan+0x2f8>)
 8006aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ace:	f7f9 fbf3 	bl	80002b8 <__aeabi_dsub>
 8006ad2:	4632      	mov	r2, r6
 8006ad4:	463b      	mov	r3, r7
 8006ad6:	f7f9 fda7 	bl	8000628 <__aeabi_dmul>
 8006ada:	4602      	mov	r2, r0
 8006adc:	460b      	mov	r3, r1
 8006ade:	4640      	mov	r0, r8
 8006ae0:	4649      	mov	r1, r9
 8006ae2:	f7f9 fbeb 	bl	80002bc <__adddf3>
 8006ae6:	4622      	mov	r2, r4
 8006ae8:	462b      	mov	r3, r5
 8006aea:	f7f9 fd9d 	bl	8000628 <__aeabi_dmul>
 8006aee:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006af2:	4602      	mov	r2, r0
 8006af4:	460b      	mov	r3, r1
 8006af6:	d148      	bne.n	8006b8a <atan+0x252>
 8006af8:	4620      	mov	r0, r4
 8006afa:	4629      	mov	r1, r5
 8006afc:	f7f9 fbdc 	bl	80002b8 <__aeabi_dsub>
 8006b00:	e72f      	b.n	8006962 <atan+0x2a>
 8006b02:	4b52      	ldr	r3, [pc, #328]	@ (8006c4c <atan+0x314>)
 8006b04:	2200      	movs	r2, #0
 8006b06:	4620      	mov	r0, r4
 8006b08:	4629      	mov	r1, r5
 8006b0a:	f7f9 fbd5 	bl	80002b8 <__aeabi_dsub>
 8006b0e:	4b4f      	ldr	r3, [pc, #316]	@ (8006c4c <atan+0x314>)
 8006b10:	4606      	mov	r6, r0
 8006b12:	460f      	mov	r7, r1
 8006b14:	2200      	movs	r2, #0
 8006b16:	4620      	mov	r0, r4
 8006b18:	4629      	mov	r1, r5
 8006b1a:	f7f9 fbcf 	bl	80002bc <__adddf3>
 8006b1e:	4602      	mov	r2, r0
 8006b20:	460b      	mov	r3, r1
 8006b22:	4630      	mov	r0, r6
 8006b24:	4639      	mov	r1, r7
 8006b26:	f7f9 fea9 	bl	800087c <__aeabi_ddiv>
 8006b2a:	f04f 0a01 	mov.w	sl, #1
 8006b2e:	4604      	mov	r4, r0
 8006b30:	460d      	mov	r5, r1
 8006b32:	e765      	b.n	8006a00 <atan+0xc8>
 8006b34:	4b47      	ldr	r3, [pc, #284]	@ (8006c54 <atan+0x31c>)
 8006b36:	429e      	cmp	r6, r3
 8006b38:	d21c      	bcs.n	8006b74 <atan+0x23c>
 8006b3a:	4b47      	ldr	r3, [pc, #284]	@ (8006c58 <atan+0x320>)
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	4620      	mov	r0, r4
 8006b40:	4629      	mov	r1, r5
 8006b42:	f7f9 fbb9 	bl	80002b8 <__aeabi_dsub>
 8006b46:	4b44      	ldr	r3, [pc, #272]	@ (8006c58 <atan+0x320>)
 8006b48:	4606      	mov	r6, r0
 8006b4a:	460f      	mov	r7, r1
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	4620      	mov	r0, r4
 8006b50:	4629      	mov	r1, r5
 8006b52:	f7f9 fd69 	bl	8000628 <__aeabi_dmul>
 8006b56:	4b3d      	ldr	r3, [pc, #244]	@ (8006c4c <atan+0x314>)
 8006b58:	2200      	movs	r2, #0
 8006b5a:	f7f9 fbaf 	bl	80002bc <__adddf3>
 8006b5e:	4602      	mov	r2, r0
 8006b60:	460b      	mov	r3, r1
 8006b62:	4630      	mov	r0, r6
 8006b64:	4639      	mov	r1, r7
 8006b66:	f7f9 fe89 	bl	800087c <__aeabi_ddiv>
 8006b6a:	f04f 0a02 	mov.w	sl, #2
 8006b6e:	4604      	mov	r4, r0
 8006b70:	460d      	mov	r5, r1
 8006b72:	e745      	b.n	8006a00 <atan+0xc8>
 8006b74:	4622      	mov	r2, r4
 8006b76:	462b      	mov	r3, r5
 8006b78:	4938      	ldr	r1, [pc, #224]	@ (8006c5c <atan+0x324>)
 8006b7a:	2000      	movs	r0, #0
 8006b7c:	f7f9 fe7e 	bl	800087c <__aeabi_ddiv>
 8006b80:	f04f 0a03 	mov.w	sl, #3
 8006b84:	4604      	mov	r4, r0
 8006b86:	460d      	mov	r5, r1
 8006b88:	e73a      	b.n	8006a00 <atan+0xc8>
 8006b8a:	4b35      	ldr	r3, [pc, #212]	@ (8006c60 <atan+0x328>)
 8006b8c:	4e35      	ldr	r6, [pc, #212]	@ (8006c64 <atan+0x32c>)
 8006b8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b96:	f7f9 fb8f 	bl	80002b8 <__aeabi_dsub>
 8006b9a:	4622      	mov	r2, r4
 8006b9c:	462b      	mov	r3, r5
 8006b9e:	f7f9 fb8b 	bl	80002b8 <__aeabi_dsub>
 8006ba2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8006ba6:	4602      	mov	r2, r0
 8006ba8:	460b      	mov	r3, r1
 8006baa:	e9d6 0100 	ldrd	r0, r1, [r6]
 8006bae:	f7f9 fb83 	bl	80002b8 <__aeabi_dsub>
 8006bb2:	f1bb 0f00 	cmp.w	fp, #0
 8006bb6:	4604      	mov	r4, r0
 8006bb8:	460d      	mov	r5, r1
 8006bba:	f6bf aedc 	bge.w	8006976 <atan+0x3e>
 8006bbe:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006bc2:	461d      	mov	r5, r3
 8006bc4:	e6d7      	b.n	8006976 <atan+0x3e>
 8006bc6:	a51c      	add	r5, pc, #112	@ (adr r5, 8006c38 <atan+0x300>)
 8006bc8:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006bcc:	e6d3      	b.n	8006976 <atan+0x3e>
 8006bce:	bf00      	nop
 8006bd0:	54442d18 	.word	0x54442d18
 8006bd4:	3ff921fb 	.word	0x3ff921fb
 8006bd8:	8800759c 	.word	0x8800759c
 8006bdc:	7e37e43c 	.word	0x7e37e43c
 8006be0:	e322da11 	.word	0xe322da11
 8006be4:	3f90ad3a 	.word	0x3f90ad3a
 8006be8:	24760deb 	.word	0x24760deb
 8006bec:	3fa97b4b 	.word	0x3fa97b4b
 8006bf0:	a0d03d51 	.word	0xa0d03d51
 8006bf4:	3fb10d66 	.word	0x3fb10d66
 8006bf8:	c54c206e 	.word	0xc54c206e
 8006bfc:	3fb745cd 	.word	0x3fb745cd
 8006c00:	920083ff 	.word	0x920083ff
 8006c04:	3fc24924 	.word	0x3fc24924
 8006c08:	5555550d 	.word	0x5555550d
 8006c0c:	3fd55555 	.word	0x3fd55555
 8006c10:	2c6a6c2f 	.word	0x2c6a6c2f
 8006c14:	bfa2b444 	.word	0xbfa2b444
 8006c18:	52defd9a 	.word	0x52defd9a
 8006c1c:	3fadde2d 	.word	0x3fadde2d
 8006c20:	af749a6d 	.word	0xaf749a6d
 8006c24:	3fb3b0f2 	.word	0x3fb3b0f2
 8006c28:	fe231671 	.word	0xfe231671
 8006c2c:	3fbc71c6 	.word	0x3fbc71c6
 8006c30:	9998ebc4 	.word	0x9998ebc4
 8006c34:	3fc99999 	.word	0x3fc99999
 8006c38:	54442d18 	.word	0x54442d18
 8006c3c:	bff921fb 	.word	0xbff921fb
 8006c40:	440fffff 	.word	0x440fffff
 8006c44:	7ff00000 	.word	0x7ff00000
 8006c48:	3fdbffff 	.word	0x3fdbffff
 8006c4c:	3ff00000 	.word	0x3ff00000
 8006c50:	3ff2ffff 	.word	0x3ff2ffff
 8006c54:	40038000 	.word	0x40038000
 8006c58:	3ff80000 	.word	0x3ff80000
 8006c5c:	bff00000 	.word	0xbff00000
 8006c60:	08006ed0 	.word	0x08006ed0
 8006c64:	08006ef0 	.word	0x08006ef0

08006c68 <fabs>:
 8006c68:	ec51 0b10 	vmov	r0, r1, d0
 8006c6c:	4602      	mov	r2, r0
 8006c6e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006c72:	ec43 2b10 	vmov	d0, r2, r3
 8006c76:	4770      	bx	lr

08006c78 <_init>:
 8006c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c7a:	bf00      	nop
 8006c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c7e:	bc08      	pop	{r3}
 8006c80:	469e      	mov	lr, r3
 8006c82:	4770      	bx	lr

08006c84 <_fini>:
 8006c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c86:	bf00      	nop
 8006c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c8a:	bc08      	pop	{r3}
 8006c8c:	469e      	mov	lr, r3
 8006c8e:	4770      	bx	lr
