<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file epaper_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-12F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: C:/Program Files (x86)/Lattice/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Mar 03 23:46:46 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o epaper_impl1.twr -gui -msgset E:/Projects/FPGA/Learning/epaper/promote.xml epaper_impl1.ncd epaper_impl1.prf 
Design file:     epaper_impl1.ncd
Preference file: epaper_impl1.prf
Device,speed:    LFE5U-12F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk_100mhz" 100.000000 MHz (0 errors)</A></LI>            1 item scored, 0 timing errors detected.
Report:  478.927MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "myPll/buf_CLKI" 25.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY PORT "clk_25mhz" 25.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   47.870MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_100mhz" 100.000000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 7.912ns
         The internal maximum frequency of the following component is 478.927 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            clckDiv/SLICE_73

   Delay:               2.088ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 9.291ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clckDiv/out  (from clk_100mhz +)
   Destination:    FF         Data in        clckDiv/out  (to clk_100mhz +)

   Delay:               0.967ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.967ns physical path delay clckDiv/SLICE_73 to clckDiv/SLICE_73 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.258ns DIN_SET requirement (totaling 10.258ns) by 9.291ns

 Physical Path Details:

      Data path clckDiv/SLICE_73 to clckDiv/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clckDiv/SLICE_73 (from clk_100mhz)
ROUTE         8     0.211     R38C32A.Q0 to     R38C32A.D0 clk_divOut
CTOF_DEL    ---     0.234     R38C32A.D0 to     R38C32A.F0 clckDiv/SLICE_73
ROUTE         1     0.000     R38C32A.F0 to    R38C32A.DI0 clckDiv/out_i_i (to clk_100mhz)
                  --------
                    0.967   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myPll/PLLInst_0 to clckDiv/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     2.141  PLL_BL0.CLKOP to    R38C32A.CLK clk_100mhz
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myPll/PLLInst_0 to clckDiv/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     2.141  PLL_BL0.CLKOP to    R38C32A.CLK clk_100mhz
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

Report:  478.927MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "myPll/buf_CLKI" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9.555ns (weighted slack = 19.110ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mySpvModule/spv  (from gp_c[4] -)
   Destination:    FF         Data in        myCtrlModule/startFlag  (to clk_divOut +)

   Delay:               5.400ns  (22.0% logic, 78.0% route), 4 logic levels.

 Constraint Details:

      5.400ns physical path delay mySpvModule/SLICE_74 to myCtrlModule/SLICE_80 meets
     20.000ns delay constraint less
      5.303ns skew and
      0.000ns feedback compensation and
     -0.258ns DIN_SET requirement (totaling 14.955ns) by 9.555ns

 Physical Path Details:

      Data path mySpvModule/SLICE_74 to myCtrlModule/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.488    R22C37B.CLK to     R22C37B.Q0 mySpvModule/SLICE_74 (from gp_c[4])
ROUTE         4     1.714     R22C37B.Q0 to     R38C31A.D0 gp_c[1]
CTOF_DEL    ---     0.234     R38C31A.D0 to     R38C31A.F0 myCtrlModule/SLICE_147
ROUTE         5     1.936     R38C31A.F0 to     R35C12B.B1 myCtrlModule/frame14
CTOF_DEL    ---     0.234     R35C12B.B1 to     R35C12B.F1 myCtrlModule/SLICE_80
ROUTE         1     0.560     R35C12B.F1 to     R35C12B.B0 myCtrlModule/startFlag_0_sqmuxa
CTOF_DEL    ---     0.234     R35C12B.B0 to     R35C12B.F0 myCtrlModule/SLICE_80
ROUTE         1     0.000     R35C12B.F0 to    R35C12B.DI0 myCtrlModule/startFlag_r (to clk_divOut)
                  --------
                    5.400   (22.0% logic, 78.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to mySpvModule/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.383       G2.PADDI to   PLL_BL0.CLKI myPll/buf_CLKI
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.141  PLL_BL0.CLKOP to    R38C32A.CLK clk_100mhz
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clckDiv/SLICE_73
ROUTE         8     2.733     R38C32A.Q0 to    R35C12B.CLK clk_divOut
REG_DEL     ---     0.522    R35C12B.CLK to     R35C12B.Q0 myCtrlModule/SLICE_80
ROUTE         3     1.831     R35C12B.Q0 to     R38C31A.C1 myCtrlModule/startFlag
CTOF_DEL    ---     0.234     R38C31A.C1 to     R38C31A.F1 myCtrlModule/SLICE_147
ROUTE        74     2.716     R38C31A.F1 to    R22C37B.CLK gp_c[4]
                  --------
                   12.234   (19.9% logic, 80.1% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_100mhz
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to myCtrlModule/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.383       G2.PADDI to   PLL_BL0.CLKI myPll/buf_CLKI
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.141  PLL_BL0.CLKOP to    R38C32A.CLK clk_100mhz
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clckDiv/SLICE_73
ROUTE         8     2.733     R38C32A.Q0 to    R35C12B.CLK clk_divOut
                  --------
                    6.931   (24.2% logic, 75.8% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_100mhz
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 10.387ns (weighted slack = 20.774ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mySpvModule/spv  (from gp_c[4] -)
   Destination:    FF         Data in        myCtrlModule/frame[5]  (to clk_divOut +)
                   FF                        myCtrlModule/frame[4]

   Delay:               4.436ns  (16.3% logic, 83.7% route), 2 logic levels.

 Constraint Details:

      4.436ns physical path delay mySpvModule/SLICE_74 to myCtrlModule/SLICE_78 meets
     20.000ns delay constraint less
      5.303ns skew and
      0.000ns feedback compensation and
     -0.126ns CE_SET requirement (totaling 14.823ns) by 10.387ns

 Physical Path Details:

      Data path mySpvModule/SLICE_74 to myCtrlModule/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.488    R22C37B.CLK to     R22C37B.Q0 mySpvModule/SLICE_74 (from gp_c[4])
ROUTE         4     1.714     R22C37B.Q0 to     R38C31A.D0 gp_c[1]
CTOF_DEL    ---     0.234     R38C31A.D0 to     R38C31A.F0 myCtrlModule/SLICE_147
ROUTE         5     2.000     R38C31A.F0 to     R34C12B.CE myCtrlModule/frame14 (to clk_divOut)
                  --------
                    4.436   (16.3% logic, 83.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to mySpvModule/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.383       G2.PADDI to   PLL_BL0.CLKI myPll/buf_CLKI
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.141  PLL_BL0.CLKOP to    R38C32A.CLK clk_100mhz
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clckDiv/SLICE_73
ROUTE         8     2.733     R38C32A.Q0 to    R35C12B.CLK clk_divOut
REG_DEL     ---     0.522    R35C12B.CLK to     R35C12B.Q0 myCtrlModule/SLICE_80
ROUTE         3     1.831     R35C12B.Q0 to     R38C31A.C1 myCtrlModule/startFlag
CTOF_DEL    ---     0.234     R38C31A.C1 to     R38C31A.F1 myCtrlModule/SLICE_147
ROUTE        74     2.716     R38C31A.F1 to    R22C37B.CLK gp_c[4]
                  --------
                   12.234   (19.9% logic, 80.1% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_100mhz
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to myCtrlModule/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.383       G2.PADDI to   PLL_BL0.CLKI myPll/buf_CLKI
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.141  PLL_BL0.CLKOP to    R38C32A.CLK clk_100mhz
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clckDiv/SLICE_73
ROUTE         8     2.733     R38C32A.Q0 to    R34C12B.CLK clk_divOut
                  --------
                    6.931   (24.2% logic, 75.8% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_100mhz
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 10.387ns (weighted slack = 20.774ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mySpvModule/spv  (from gp_c[4] -)
   Destination:    FF         Data in        myCtrlModule/frame[6]  (to clk_divOut +)

   Delay:               4.436ns  (16.3% logic, 83.7% route), 2 logic levels.

 Constraint Details:

      4.436ns physical path delay mySpvModule/SLICE_74 to myCtrlModule/SLICE_79 meets
     20.000ns delay constraint less
      5.303ns skew and
      0.000ns feedback compensation and
     -0.126ns CE_SET requirement (totaling 14.823ns) by 10.387ns

 Physical Path Details:

      Data path mySpvModule/SLICE_74 to myCtrlModule/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.488    R22C37B.CLK to     R22C37B.Q0 mySpvModule/SLICE_74 (from gp_c[4])
ROUTE         4     1.714     R22C37B.Q0 to     R38C31A.D0 gp_c[1]
CTOF_DEL    ---     0.234     R38C31A.D0 to     R38C31A.F0 myCtrlModule/SLICE_147
ROUTE         5     2.000     R38C31A.F0 to     R34C12D.CE myCtrlModule/frame14 (to clk_divOut)
                  --------
                    4.436   (16.3% logic, 83.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to mySpvModule/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.383       G2.PADDI to   PLL_BL0.CLKI myPll/buf_CLKI
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.141  PLL_BL0.CLKOP to    R38C32A.CLK clk_100mhz
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clckDiv/SLICE_73
ROUTE         8     2.733     R38C32A.Q0 to    R35C12B.CLK clk_divOut
REG_DEL     ---     0.522    R35C12B.CLK to     R35C12B.Q0 myCtrlModule/SLICE_80
ROUTE         3     1.831     R35C12B.Q0 to     R38C31A.C1 myCtrlModule/startFlag
CTOF_DEL    ---     0.234     R38C31A.C1 to     R38C31A.F1 myCtrlModule/SLICE_147
ROUTE        74     2.716     R38C31A.F1 to    R22C37B.CLK gp_c[4]
                  --------
                   12.234   (19.9% logic, 80.1% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_100mhz
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to myCtrlModule/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.383       G2.PADDI to   PLL_BL0.CLKI myPll/buf_CLKI
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.141  PLL_BL0.CLKOP to    R38C32A.CLK clk_100mhz
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clckDiv/SLICE_73
ROUTE         8     2.733     R38C32A.Q0 to    R34C12D.CLK clk_divOut
                  --------
                    6.931   (24.2% logic, 75.8% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_100mhz
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 10.387ns (weighted slack = 20.774ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mySpvModule/spv  (from gp_c[4] -)
   Destination:    FF         Data in        myCtrlModule/frame[3]  (to clk_divOut +)
                   FF                        myCtrlModule/frame[2]

   Delay:               4.436ns  (16.3% logic, 83.7% route), 2 logic levels.

 Constraint Details:

      4.436ns physical path delay mySpvModule/SLICE_74 to myCtrlModule/SLICE_77 meets
     20.000ns delay constraint less
      5.303ns skew and
      0.000ns feedback compensation and
     -0.126ns CE_SET requirement (totaling 14.823ns) by 10.387ns

 Physical Path Details:

      Data path mySpvModule/SLICE_74 to myCtrlModule/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.488    R22C37B.CLK to     R22C37B.Q0 mySpvModule/SLICE_74 (from gp_c[4])
ROUTE         4     1.714     R22C37B.Q0 to     R38C31A.D0 gp_c[1]
CTOF_DEL    ---     0.234     R38C31A.D0 to     R38C31A.F0 myCtrlModule/SLICE_147
ROUTE         5     2.000     R38C31A.F0 to     R34C12C.CE myCtrlModule/frame14 (to clk_divOut)
                  --------
                    4.436   (16.3% logic, 83.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to mySpvModule/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.383       G2.PADDI to   PLL_BL0.CLKI myPll/buf_CLKI
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.141  PLL_BL0.CLKOP to    R38C32A.CLK clk_100mhz
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clckDiv/SLICE_73
ROUTE         8     2.733     R38C32A.Q0 to    R35C12B.CLK clk_divOut
REG_DEL     ---     0.522    R35C12B.CLK to     R35C12B.Q0 myCtrlModule/SLICE_80
ROUTE         3     1.831     R35C12B.Q0 to     R38C31A.C1 myCtrlModule/startFlag
CTOF_DEL    ---     0.234     R38C31A.C1 to     R38C31A.F1 myCtrlModule/SLICE_147
ROUTE        74     2.716     R38C31A.F1 to    R22C37B.CLK gp_c[4]
                  --------
                   12.234   (19.9% logic, 80.1% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_100mhz
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to myCtrlModule/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.383       G2.PADDI to   PLL_BL0.CLKI myPll/buf_CLKI
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.141  PLL_BL0.CLKOP to    R38C32A.CLK clk_100mhz
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clckDiv/SLICE_73
ROUTE         8     2.733     R38C32A.Q0 to    R34C12C.CLK clk_divOut
                  --------
                    6.931   (24.2% logic, 75.8% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_100mhz
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 10.636ns (weighted slack = 21.272ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mySpvModule/spv  (from gp_c[4] -)
   Destination:    FF         Data in        myCtrlModule/frame[1]  (to clk_divOut +)
                   FF                        myCtrlModule/frame[0]

   Delay:               4.187ns  (17.2% logic, 82.8% route), 2 logic levels.

 Constraint Details:

      4.187ns physical path delay mySpvModule/SLICE_74 to myCtrlModule/SLICE_76 meets
     20.000ns delay constraint less
      5.303ns skew and
      0.000ns feedback compensation and
     -0.126ns CE_SET requirement (totaling 14.823ns) by 10.636ns

 Physical Path Details:

      Data path mySpvModule/SLICE_74 to myCtrlModule/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.488    R22C37B.CLK to     R22C37B.Q0 mySpvModule/SLICE_74 (from gp_c[4])
ROUTE         4     1.714     R22C37B.Q0 to     R38C31A.D0 gp_c[1]
CTOF_DEL    ---     0.234     R38C31A.D0 to     R38C31A.F0 myCtrlModule/SLICE_147
ROUTE         5     1.751     R38C31A.F0 to     R35C12D.CE myCtrlModule/frame14 (to clk_divOut)
                  --------
                    4.187   (17.2% logic, 82.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to mySpvModule/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.383       G2.PADDI to   PLL_BL0.CLKI myPll/buf_CLKI
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.141  PLL_BL0.CLKOP to    R38C32A.CLK clk_100mhz
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clckDiv/SLICE_73
ROUTE         8     2.733     R38C32A.Q0 to    R35C12B.CLK clk_divOut
REG_DEL     ---     0.522    R35C12B.CLK to     R35C12B.Q0 myCtrlModule/SLICE_80
ROUTE         3     1.831     R35C12B.Q0 to     R38C31A.C1 myCtrlModule/startFlag
CTOF_DEL    ---     0.234     R38C31A.C1 to     R38C31A.F1 myCtrlModule/SLICE_147
ROUTE        74     2.716     R38C31A.F1 to    R22C37B.CLK gp_c[4]
                  --------
                   12.234   (19.9% logic, 80.1% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_100mhz
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to myCtrlModule/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.383       G2.PADDI to   PLL_BL0.CLKI myPll/buf_CLKI
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.141  PLL_BL0.CLKOP to    R38C32A.CLK clk_100mhz
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clckDiv/SLICE_73
ROUTE         8     2.733     R38C32A.Q0 to    R35C12D.CLK clk_divOut
                  --------
                    6.931   (24.2% logic, 75.8% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_100mhz
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 12.336ns (weighted slack = 24.672ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mySpvModule/spv  (from gp_c[4] -)
   Destination:    FF         Data in        spvPosEdge/sig_dly  (to clk_divOut +)

   Delay:               2.522ns  (19.3% logic, 80.7% route), 1 logic levels.

 Constraint Details:

      2.522ns physical path delay mySpvModule/SLICE_74 to spvPosEdge/SLICE_163 meets
     20.000ns delay constraint less
      5.303ns skew and
      0.000ns feedback compensation and
     -0.161ns M_SET requirement (totaling 14.858ns) by 12.336ns

 Physical Path Details:

      Data path mySpvModule/SLICE_74 to spvPosEdge/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.488    R22C37B.CLK to     R22C37B.Q0 mySpvModule/SLICE_74 (from gp_c[4])
ROUTE         4     2.034     R22C37B.Q0 to     R33C27A.M0 gp_c[1] (to clk_divOut)
                  --------
                    2.522   (19.3% logic, 80.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to mySpvModule/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.383       G2.PADDI to   PLL_BL0.CLKI myPll/buf_CLKI
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.141  PLL_BL0.CLKOP to    R38C32A.CLK clk_100mhz
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clckDiv/SLICE_73
ROUTE         8     2.733     R38C32A.Q0 to    R35C12B.CLK clk_divOut
REG_DEL     ---     0.522    R35C12B.CLK to     R35C12B.Q0 myCtrlModule/SLICE_80
ROUTE         3     1.831     R35C12B.Q0 to     R38C31A.C1 myCtrlModule/startFlag
CTOF_DEL    ---     0.234     R38C31A.C1 to     R38C31A.F1 myCtrlModule/SLICE_147
ROUTE        74     2.716     R38C31A.F1 to    R22C37B.CLK gp_c[4]
                  --------
                   12.234   (19.9% logic, 80.1% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_100mhz
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to spvPosEdge/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.383       G2.PADDI to   PLL_BL0.CLKI myPll/buf_CLKI
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.141  PLL_BL0.CLKOP to    R38C32A.CLK clk_100mhz
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clckDiv/SLICE_73
ROUTE         8     2.733     R38C32A.Q0 to    R33C27A.CLK clk_divOut
                  --------
                    6.931   (24.2% logic, 75.8% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP myPll/PLLInst_0
ROUTE         2     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_100mhz
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 31.659ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myLeModule/counter[31]  (from gp_c[4] -)
   Destination:    FF         Data in        myLeModule/counter[32]  (to gp_c[4] -)

   Delay:               8.565ns  (41.5% logic, 58.5% route), 22 logic levels.

 Constraint Details:

      8.565ns physical path delay myLeModule/SLICE_33 to myLeModule/SLICE_33 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.224ns DIN_SET requirement (totaling 40.224ns) by 31.659ns

 Physical Path Details:

      Data path myLeModule/SLICE_33 to myLeModule/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.488    R29C29A.CLK to     R29C29A.Q0 myLeModule/SLICE_33 (from gp_c[4])
ROUTE         2     1.195     R29C29A.Q0 to     R28C27A.B1 myLeModule/counter[31]
CTOF_DEL    ---     0.234     R28C27A.B1 to     R28C27A.F1 myLeModule/SLICE_140
ROUTE         1     0.780     R28C27A.F1 to     R28C26D.B0 myLeModule/le10_0_a2_17
CTOF_DEL    ---     0.234     R28C26D.B0 to     R28C26D.F0 myLeModule/SLICE_118
ROUTE         1     0.383     R28C26D.F0 to     R28C26B.C1 myLeModule/le10_0_a2_25
CTOF_DEL    ---     0.234     R28C26B.C1 to     R28C26B.F1 myLeModule/SLICE_117
ROUTE         4     0.812     R28C26B.F1 to     R28C25C.B1 myLeModule/N_45
CTOF_DEL    ---     0.234     R28C25C.B1 to     R28C25C.F1 myLeModule/SLICE_114
ROUTE         6     1.062     R28C25C.F1 to     R29C24A.A1 myLeModule/N_29
CTOF_DEL    ---     0.234     R29C24A.A1 to     R29C24A.F1 myLeModule/SLICE_149
ROUTE         1     0.780     R29C24A.F1 to     R29C25B.B1 myLeModule/N_25
C1TOFCO_DE  ---     0.444     R29C25B.B1 to    R29C25B.FCO myLeModule/SLICE_18
ROUTE         1     0.000    R29C25B.FCO to    R29C25C.FCI myLeModule/un6_counter_cry_2
FCITOFCO_D  ---     0.070    R29C25C.FCI to    R29C25C.FCO myLeModule/SLICE_19
ROUTE         1     0.000    R29C25C.FCO to    R29C25D.FCI myLeModule/un6_counter_cry_4
FCITOFCO_D  ---     0.070    R29C25D.FCI to    R29C25D.FCO myLeModule/SLICE_20
ROUTE         1     0.000    R29C25D.FCO to    R29C26A.FCI myLeModule/un6_counter_cry_6
FCITOFCO_D  ---     0.070    R29C26A.FCI to    R29C26A.FCO myLeModule/SLICE_21
ROUTE         1     0.000    R29C26A.FCO to    R29C26B.FCI myLeModule/un6_counter_cry_8
FCITOFCO_D  ---     0.070    R29C26B.FCI to    R29C26B.FCO myLeModule/SLICE_22
ROUTE         1     0.000    R29C26B.FCO to    R29C26C.FCI myLeModule/un6_counter_cry_10
FCITOFCO_D  ---     0.070    R29C26C.FCI to    R29C26C.FCO myLeModule/SLICE_23
ROUTE         1     0.000    R29C26C.FCO to    R29C26D.FCI myLeModule/un6_counter_cry_12
FCITOFCO_D  ---     0.070    R29C26D.FCI to    R29C26D.FCO myLeModule/SLICE_24
ROUTE         1     0.000    R29C26D.FCO to    R29C27A.FCI myLeModule/un6_counter_cry_14
FCITOFCO_D  ---     0.070    R29C27A.FCI to    R29C27A.FCO myLeModule/SLICE_25
ROUTE         1     0.000    R29C27A.FCO to    R29C27B.FCI myLeModule/un6_counter_cry_16
FCITOFCO_D  ---     0.070    R29C27B.FCI to    R29C27B.FCO myLeModule/SLICE_26
ROUTE         1     0.000    R29C27B.FCO to    R29C27C.FCI myLeModule/un6_counter_cry_18
FCITOFCO_D  ---     0.070    R29C27C.FCI to    R29C27C.FCO myLeModule/SLICE_27
ROUTE         1     0.000    R29C27C.FCO to    R29C27D.FCI myLeModule/un6_counter_cry_20
FCITOFCO_D  ---     0.070    R29C27D.FCI to    R29C27D.FCO myLeModule/SLICE_28
ROUTE         1     0.000    R29C27D.FCO to    R29C28A.FCI myLeModule/un6_counter_cry_22
FCITOFCO_D  ---     0.070    R29C28A.FCI to    R29C28A.FCO myLeModule/SLICE_29
ROUTE         1     0.000    R29C28A.FCO to    R29C28B.FCI myLeModule/un6_counter_cry_24
FCITOFCO_D  ---     0.070    R29C28B.FCI to    R29C28B.FCO myLeModule/SLICE_30
ROUTE         1     0.000    R29C28B.FCO to    R29C28C.FCI myLeModule/un6_counter_cry_26
FCITOFCO_D  ---     0.070    R29C28C.FCI to    R29C28C.FCO myLeModule/SLICE_31
ROUTE         1     0.000    R29C28C.FCO to    R29C28D.FCI myLeModule/un6_counter_cry_28
FCITOFCO_D  ---     0.070    R29C28D.FCI to    R29C28D.FCO myLeModule/SLICE_32
ROUTE         1     0.000    R29C28D.FCO to    R29C29A.FCI myLeModule/un6_counter_cry_30
FCITOF1_DE  ---     0.471    R29C29A.FCI to     R29C29A.F1 myLeModule/SLICE_33
ROUTE         1     0.000     R29C29A.F1 to    R29C29A.DI1 myLeModule/un6_counter_cry_31_0_S1 (to gp_c[4])
                  --------
                    8.565   (41.5% logic, 58.5% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path myCtrlModule/SLICE_147 to myLeModule/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     2.716     R38C31A.F1 to    R29C29A.CLK gp_c[4]
                  --------
                    2.716   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myCtrlModule/SLICE_147 to myLeModule/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     2.716     R38C31A.F1 to    R29C29A.CLK gp_c[4]
                  --------
                    2.716   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.694ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myLeModule/counter[31]  (from gp_c[4] -)
   Destination:    FF         Data in        myLeModule_leio  (to gp_c[4] -)

   Delay:               8.429ns  (22.4% logic, 77.6% route), 7 logic levels.

 Constraint Details:

      8.429ns physical path delay myLeModule/SLICE_33 to gp[2]_MGIOL meets
     40.000ns delay constraint less
     -0.099ns skew and
     -0.024ns CE_SET requirement (totaling 40.123ns) by 31.694ns

 Physical Path Details:

      Data path myLeModule/SLICE_33 to gp[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.488    R29C29A.CLK to     R29C29A.Q0 myLeModule/SLICE_33 (from gp_c[4])
ROUTE         2     1.195     R29C29A.Q0 to     R28C27A.B1 myLeModule/counter[31]
CTOF_DEL    ---     0.234     R28C27A.B1 to     R28C27A.F1 myLeModule/SLICE_140
ROUTE         1     0.780     R28C27A.F1 to     R28C26D.B0 myLeModule/le10_0_a2_17
CTOF_DEL    ---     0.234     R28C26D.B0 to     R28C26D.F0 myLeModule/SLICE_118
ROUTE         1     0.383     R28C26D.F0 to     R28C26B.C1 myLeModule/le10_0_a2_25
CTOF_DEL    ---     0.234     R28C26B.C1 to     R28C26B.F1 myLeModule/SLICE_117
ROUTE         4     0.812     R28C26B.F1 to     R28C25C.B1 myLeModule/N_45
CTOF_DEL    ---     0.234     R28C25C.B1 to     R28C25C.F1 myLeModule/SLICE_114
ROUTE         6     0.585     R28C25C.F1 to     R28C25C.A0 myLeModule/N_29
CTOF_DEL    ---     0.234     R28C25C.A0 to     R28C25C.F0 myLeModule/SLICE_114
ROUTE         2     0.389     R28C25C.F0 to     R28C25B.C0 myLeModule.le10
CTOF_DEL    ---     0.234     R28C25B.C0 to     R28C25B.F0 myLeModule/SLICE_115
ROUTE         1     2.393     R28C25B.F0 to    IOL_T24A.CE le_en_0_a3_0 (to gp_c[4])
                  --------
                    8.429   (22.4% logic, 77.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path myCtrlModule/SLICE_147 to myLeModule/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     2.716     R38C31A.F1 to    R29C29A.CLK gp_c[4]
                  --------
                    2.716   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myCtrlModule/SLICE_147 to gp[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     2.815     R38C31A.F1 to   IOL_T24A.CLK gp_c[4]
                  --------
                    2.815   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.698ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myLeModule/counter[31]  (from gp_c[4] -)
   Destination:    FF         Data in        myLeModule/counter[31]  (to gp_c[4] -)

   Delay:               8.534ns  (41.3% logic, 58.7% route), 22 logic levels.

 Constraint Details:

      8.534ns physical path delay myLeModule/SLICE_33 to myLeModule/SLICE_33 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.232ns DIN_SET requirement (totaling 40.232ns) by 31.698ns

 Physical Path Details:

      Data path myLeModule/SLICE_33 to myLeModule/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.488    R29C29A.CLK to     R29C29A.Q0 myLeModule/SLICE_33 (from gp_c[4])
ROUTE         2     1.195     R29C29A.Q0 to     R28C27A.B1 myLeModule/counter[31]
CTOF_DEL    ---     0.234     R28C27A.B1 to     R28C27A.F1 myLeModule/SLICE_140
ROUTE         1     0.780     R28C27A.F1 to     R28C26D.B0 myLeModule/le10_0_a2_17
CTOF_DEL    ---     0.234     R28C26D.B0 to     R28C26D.F0 myLeModule/SLICE_118
ROUTE         1     0.383     R28C26D.F0 to     R28C26B.C1 myLeModule/le10_0_a2_25
CTOF_DEL    ---     0.234     R28C26B.C1 to     R28C26B.F1 myLeModule/SLICE_117
ROUTE         4     0.812     R28C26B.F1 to     R28C25C.B1 myLeModule/N_45
CTOF_DEL    ---     0.234     R28C25C.B1 to     R28C25C.F1 myLeModule/SLICE_114
ROUTE         6     1.062     R28C25C.F1 to     R29C24A.A1 myLeModule/N_29
CTOF_DEL    ---     0.234     R29C24A.A1 to     R29C24A.F1 myLeModule/SLICE_149
ROUTE         1     0.780     R29C24A.F1 to     R29C25B.B1 myLeModule/N_25
C1TOFCO_DE  ---     0.444     R29C25B.B1 to    R29C25B.FCO myLeModule/SLICE_18
ROUTE         1     0.000    R29C25B.FCO to    R29C25C.FCI myLeModule/un6_counter_cry_2
FCITOFCO_D  ---     0.070    R29C25C.FCI to    R29C25C.FCO myLeModule/SLICE_19
ROUTE         1     0.000    R29C25C.FCO to    R29C25D.FCI myLeModule/un6_counter_cry_4
FCITOFCO_D  ---     0.070    R29C25D.FCI to    R29C25D.FCO myLeModule/SLICE_20
ROUTE         1     0.000    R29C25D.FCO to    R29C26A.FCI myLeModule/un6_counter_cry_6
FCITOFCO_D  ---     0.070    R29C26A.FCI to    R29C26A.FCO myLeModule/SLICE_21
ROUTE         1     0.000    R29C26A.FCO to    R29C26B.FCI myLeModule/un6_counter_cry_8
FCITOFCO_D  ---     0.070    R29C26B.FCI to    R29C26B.FCO myLeModule/SLICE_22
ROUTE         1     0.000    R29C26B.FCO to    R29C26C.FCI myLeModule/un6_counter_cry_10
FCITOFCO_D  ---     0.070    R29C26C.FCI to    R29C26C.FCO myLeModule/SLICE_23
ROUTE         1     0.000    R29C26C.FCO to    R29C26D.FCI myLeModule/un6_counter_cry_12
FCITOFCO_D  ---     0.070    R29C26D.FCI to    R29C26D.FCO myLeModule/SLICE_24
ROUTE         1     0.000    R29C26D.FCO to    R29C27A.FCI myLeModule/un6_counter_cry_14
FCITOFCO_D  ---     0.070    R29C27A.FCI to    R29C27A.FCO myLeModule/SLICE_25
ROUTE         1     0.000    R29C27A.FCO to    R29C27B.FCI myLeModule/un6_counter_cry_16
FCITOFCO_D  ---     0.070    R29C27B.FCI to    R29C27B.FCO myLeModule/SLICE_26
ROUTE         1     0.000    R29C27B.FCO to    R29C27C.FCI myLeModule/un6_counter_cry_18
FCITOFCO_D  ---     0.070    R29C27C.FCI to    R29C27C.FCO myLeModule/SLICE_27
ROUTE         1     0.000    R29C27C.FCO to    R29C27D.FCI myLeModule/un6_counter_cry_20
FCITOFCO_D  ---     0.070    R29C27D.FCI to    R29C27D.FCO myLeModule/SLICE_28
ROUTE         1     0.000    R29C27D.FCO to    R29C28A.FCI myLeModule/un6_counter_cry_22
FCITOFCO_D  ---     0.070    R29C28A.FCI to    R29C28A.FCO myLeModule/SLICE_29
ROUTE         1     0.000    R29C28A.FCO to    R29C28B.FCI myLeModule/un6_counter_cry_24
FCITOFCO_D  ---     0.070    R29C28B.FCI to    R29C28B.FCO myLeModule/SLICE_30
ROUTE         1     0.000    R29C28B.FCO to    R29C28C.FCI myLeModule/un6_counter_cry_26
FCITOFCO_D  ---     0.070    R29C28C.FCI to    R29C28C.FCO myLeModule/SLICE_31
ROUTE         1     0.000    R29C28C.FCO to    R29C28D.FCI myLeModule/un6_counter_cry_28
FCITOFCO_D  ---     0.070    R29C28D.FCI to    R29C28D.FCO myLeModule/SLICE_32
ROUTE         1     0.000    R29C28D.FCO to    R29C29A.FCI myLeModule/un6_counter_cry_30
FCITOF0_DE  ---     0.440    R29C29A.FCI to     R29C29A.F0 myLeModule/SLICE_33
ROUTE         1     0.000     R29C29A.F0 to    R29C29A.DI0 myLeModule/un6_counter_cry_31_0_S0 (to gp_c[4])
                  --------
                    8.534   (41.3% logic, 58.7% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path myCtrlModule/SLICE_147 to myLeModule/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     2.716     R38C31A.F1 to    R29C29A.CLK gp_c[4]
                  --------
                    2.716   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myCtrlModule/SLICE_147 to myLeModule/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     2.716     R38C31A.F1 to    R29C29A.CLK gp_c[4]
                  --------
                    2.716   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.716ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myLeModule/counter[31]  (from gp_c[4] -)
   Destination:    FF         Data in        myLeModule/counter[32]  (to gp_c[4] -)

   Delay:               8.508ns  (40.9% logic, 59.1% route), 21 logic levels.

 Constraint Details:

      8.508ns physical path delay myLeModule/SLICE_33 to myLeModule/SLICE_33 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.224ns DIN_SET requirement (totaling 40.224ns) by 31.716ns

 Physical Path Details:

      Data path myLeModule/SLICE_33 to myLeModule/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.488    R29C29A.CLK to     R29C29A.Q0 myLeModule/SLICE_33 (from gp_c[4])
ROUTE         2     1.195     R29C29A.Q0 to     R28C27A.B1 myLeModule/counter[31]
CTOF_DEL    ---     0.234     R28C27A.B1 to     R28C27A.F1 myLeModule/SLICE_140
ROUTE         1     0.780     R28C27A.F1 to     R28C26D.B0 myLeModule/le10_0_a2_17
CTOF_DEL    ---     0.234     R28C26D.B0 to     R28C26D.F0 myLeModule/SLICE_118
ROUTE         1     0.383     R28C26D.F0 to     R28C26B.C1 myLeModule/le10_0_a2_25
CTOF_DEL    ---     0.234     R28C26B.C1 to     R28C26B.F1 myLeModule/SLICE_117
ROUTE         4     0.812     R28C26B.F1 to     R28C25C.B1 myLeModule/N_45
CTOF_DEL    ---     0.234     R28C25C.B1 to     R28C25C.F1 myLeModule/SLICE_114
ROUTE         6     1.062     R28C25C.F1 to     R29C24A.A0 myLeModule/N_29
CTOF_DEL    ---     0.234     R29C24A.A0 to     R29C24A.F0 myLeModule/SLICE_149
ROUTE         1     0.793     R29C24A.F0 to     R29C25C.B0 myLeModule/N_26
C0TOFCO_DE  ---     0.444     R29C25C.B0 to    R29C25C.FCO myLeModule/SLICE_19
ROUTE         1     0.000    R29C25C.FCO to    R29C25D.FCI myLeModule/un6_counter_cry_4
FCITOFCO_D  ---     0.070    R29C25D.FCI to    R29C25D.FCO myLeModule/SLICE_20
ROUTE         1     0.000    R29C25D.FCO to    R29C26A.FCI myLeModule/un6_counter_cry_6
FCITOFCO_D  ---     0.070    R29C26A.FCI to    R29C26A.FCO myLeModule/SLICE_21
ROUTE         1     0.000    R29C26A.FCO to    R29C26B.FCI myLeModule/un6_counter_cry_8
FCITOFCO_D  ---     0.070    R29C26B.FCI to    R29C26B.FCO myLeModule/SLICE_22
ROUTE         1     0.000    R29C26B.FCO to    R29C26C.FCI myLeModule/un6_counter_cry_10
FCITOFCO_D  ---     0.070    R29C26C.FCI to    R29C26C.FCO myLeModule/SLICE_23
ROUTE         1     0.000    R29C26C.FCO to    R29C26D.FCI myLeModule/un6_counter_cry_12
FCITOFCO_D  ---     0.070    R29C26D.FCI to    R29C26D.FCO myLeModule/SLICE_24
ROUTE         1     0.000    R29C26D.FCO to    R29C27A.FCI myLeModule/un6_counter_cry_14
FCITOFCO_D  ---     0.070    R29C27A.FCI to    R29C27A.FCO myLeModule/SLICE_25
ROUTE         1     0.000    R29C27A.FCO to    R29C27B.FCI myLeModule/un6_counter_cry_16
FCITOFCO_D  ---     0.070    R29C27B.FCI to    R29C27B.FCO myLeModule/SLICE_26
ROUTE         1     0.000    R29C27B.FCO to    R29C27C.FCI myLeModule/un6_counter_cry_18
FCITOFCO_D  ---     0.070    R29C27C.FCI to    R29C27C.FCO myLeModule/SLICE_27
ROUTE         1     0.000    R29C27C.FCO to    R29C27D.FCI myLeModule/un6_counter_cry_20
FCITOFCO_D  ---     0.070    R29C27D.FCI to    R29C27D.FCO myLeModule/SLICE_28
ROUTE         1     0.000    R29C27D.FCO to    R29C28A.FCI myLeModule/un6_counter_cry_22
FCITOFCO_D  ---     0.070    R29C28A.FCI to    R29C28A.FCO myLeModule/SLICE_29
ROUTE         1     0.000    R29C28A.FCO to    R29C28B.FCI myLeModule/un6_counter_cry_24
FCITOFCO_D  ---     0.070    R29C28B.FCI to    R29C28B.FCO myLeModule/SLICE_30
ROUTE         1     0.000    R29C28B.FCO to    R29C28C.FCI myLeModule/un6_counter_cry_26
FCITOFCO_D  ---     0.070    R29C28C.FCI to    R29C28C.FCO myLeModule/SLICE_31
ROUTE         1     0.000    R29C28C.FCO to    R29C28D.FCI myLeModule/un6_counter_cry_28
FCITOFCO_D  ---     0.070    R29C28D.FCI to    R29C28D.FCO myLeModule/SLICE_32
ROUTE         1     0.000    R29C28D.FCO to    R29C29A.FCI myLeModule/un6_counter_cry_30
FCITOF1_DE  ---     0.471    R29C29A.FCI to     R29C29A.F1 myLeModule/SLICE_33
ROUTE         1     0.000     R29C29A.F1 to    R29C29A.DI1 myLeModule/un6_counter_cry_31_0_S1 (to gp_c[4])
                  --------
                    8.508   (40.9% logic, 59.1% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path myCtrlModule/SLICE_147 to myLeModule/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     2.716     R38C31A.F1 to    R29C29A.CLK gp_c[4]
                  --------
                    2.716   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myCtrlModule/SLICE_147 to myLeModule/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     2.716     R38C31A.F1 to    R29C29A.CLK gp_c[4]
                  --------
                    2.716   (0.0% logic, 100.0% route), 0 logic levels.

Report:   47.870MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_100mhz" 100.000000   |             |             |
MHz ;                                   |  100.000 MHz|  478.927 MHz|   0  
                                        |             |             |
FREQUENCY NET "myPll/buf_CLKI"          |             |             |
25.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |   25.000 MHz|   47.870 MHz|   4  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: myPll/buf_CLKI   Source: clk_25mhz.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: gp_c[4]   Source: myCtrlModule/SLICE_147.F1   Loads: 74
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

Clock Domain: clk_divOut   Source: clckDiv/SLICE_73.Q0   Loads: 8
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: gp_c[4]   Source: myCtrlModule/SLICE_147.F1
      Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;   Transfers: 1

Clock Domain: clk_100mhz   Source: myPll/PLLInst_0.CLKOP   Loads: 2
   Covered under: FREQUENCY NET "clk_100mhz" 100.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 37968 paths, 5 nets, and 897 connections (80.96% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Mar 03 23:46:46 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o epaper_impl1.twr -gui -msgset E:/Projects/FPGA/Learning/epaper/promote.xml epaper_impl1.ncd epaper_impl1.prf 
Design file:     epaper_impl1.ncd
Preference file: epaper_impl1.prf
Device,speed:    LFE5U-12F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_100mhz" 100.000000 MHz (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "myPll/buf_CLKI" 25.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY PORT "clk_25mhz" 25.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_100mhz" 100.000000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clckDiv/out  (from clk_100mhz +)
   Destination:    FF         Data in        clckDiv/out  (to clk_100mhz +)

   Delay:               0.294ns  (80.6% logic, 19.4% route), 2 logic levels.

 Constraint Details:

      0.294ns physical path delay clckDiv/SLICE_73 to clckDiv/SLICE_73 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path clckDiv/SLICE_73 to clckDiv/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R38C32A.CLK to     R38C32A.Q0 clckDiv/SLICE_73 (from clk_100mhz)
ROUTE         8     0.057     R38C32A.Q0 to     R38C32A.D0 clk_divOut
CTOF_DEL    ---     0.075     R38C32A.D0 to     R38C32A.F0 clckDiv/SLICE_73
ROUTE         1     0.000     R38C32A.F0 to    R38C32A.DI0 clckDiv/out_i_i (to clk_100mhz)
                  --------
                    0.294   (80.6% logic, 19.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myPll/PLLInst_0 to clckDiv/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.633  PLL_BL0.CLKOP to    R38C32A.CLK clk_100mhz
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myPll/PLLInst_0 to clckDiv/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.633  PLL_BL0.CLKOP to    R38C32A.CLK clk_100mhz
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "myPll/buf_CLKI" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.168ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mySphModule/counter[0]  (from gp_c[4] -)
   Destination:    FF         Data in        mySphModule/counter[0]  (to gp_c[4] -)

   Delay:               0.285ns  (79.6% logic, 20.4% route), 2 logic levels.

 Constraint Details:

      0.285ns physical path delay mySphModule/SLICE_82 to mySphModule/SLICE_82 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.168ns

 Physical Path Details:

      Data path mySphModule/SLICE_82 to mySphModule/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R19C28B.CLK to     R19C28B.Q0 mySphModule/SLICE_82 (from gp_c[4])
ROUTE         5     0.058     R19C28B.Q0 to     R19C28B.D0 mySphModule/counter[0]
CTOF_DEL    ---     0.075     R19C28B.D0 to     R19C28B.F0 mySphModule/SLICE_82
ROUTE         1     0.000     R19C28B.F0 to    R19C28B.DI0 mySphModule/un6_counter_axb_0_i (to gp_c[4])
                  --------
                    0.285   (79.6% logic, 20.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myCtrlModule/SLICE_147 to mySphModule/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.859     R38C31A.F1 to    R19C28B.CLK gp_c[4]
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myCtrlModule/SLICE_147 to mySphModule/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.859     R38C31A.F1 to    R19C28B.CLK gp_c[4]
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.168ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myLeModule/counter[0]  (from gp_c[4] -)
   Destination:    FF         Data in        myLeModule/counter[0]  (to gp_c[4] -)

   Delay:               0.285ns  (79.6% logic, 20.4% route), 2 logic levels.

 Constraint Details:

      0.285ns physical path delay myLeModule/SLICE_81 to myLeModule/SLICE_81 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.168ns

 Physical Path Details:

      Data path myLeModule/SLICE_81 to myLeModule/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R28C24B.CLK to     R28C24B.Q0 myLeModule/SLICE_81 (from gp_c[4])
ROUTE         8     0.058     R28C24B.Q0 to     R28C24B.D0 myLeModule/counter[0]
CTOF_DEL    ---     0.075     R28C24B.D0 to     R28C24B.F0 myLeModule/SLICE_81
ROUTE         1     0.000     R28C24B.F0 to    R28C24B.DI0 myLeModule/N_15 (to gp_c[4])
                  --------
                    0.285   (79.6% logic, 20.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myCtrlModule/SLICE_147 to myLeModule/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.859     R38C31A.F1 to    R28C24B.CLK gp_c[4]
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myCtrlModule/SLICE_147 to myLeModule/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.859     R38C31A.F1 to    R28C24B.CLK gp_c[4]
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myCtrlModule/startFlag  (from clk_divOut +)
   Destination:    FF         Data in        myCtrlModule/startFlag  (to clk_divOut +)

   Delay:               0.293ns  (80.9% logic, 19.1% route), 2 logic levels.

 Constraint Details:

      0.293ns physical path delay myCtrlModule/SLICE_80 to myCtrlModule/SLICE_80 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path myCtrlModule/SLICE_80 to myCtrlModule/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R35C12B.CLK to     R35C12B.Q0 myCtrlModule/SLICE_80 (from clk_divOut)
ROUTE         3     0.056     R35C12B.Q0 to     R35C12B.D0 myCtrlModule/startFlag
CTOF_DEL    ---     0.075     R35C12B.D0 to     R35C12B.F0 myCtrlModule/SLICE_80
ROUTE         1     0.000     R35C12B.F0 to    R35C12B.DI0 myCtrlModule/startFlag_r (to clk_divOut)
                  --------
                    0.293   (80.9% logic, 19.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clckDiv/SLICE_73 to myCtrlModule/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.866     R38C32A.Q0 to    R35C12B.CLK clk_divOut
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clckDiv/SLICE_73 to myCtrlModule/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.866     R38C32A.Q0 to    R35C12B.CLK clk_divOut
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mySpvModule/counter[0]  (from gp_c[4] -)
   Destination:    FF         Data in        mySpvModule/counter[0]  (to gp_c[4] -)

   Delay:               0.296ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.296ns physical path delay mySpvModule/SLICE_83 to mySpvModule/SLICE_83 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.179ns

 Physical Path Details:

      Data path mySpvModule/SLICE_83 to mySpvModule/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R23C37D.CLK to     R23C37D.Q0 mySpvModule/SLICE_83 (from gp_c[4])
ROUTE         5     0.069     R23C37D.Q0 to     R23C37D.C0 mySpvModule/counter[0]
CTOF_DEL    ---     0.075     R23C37D.C0 to     R23C37D.F0 mySpvModule/SLICE_83
ROUTE         1     0.000     R23C37D.F0 to    R23C37D.DI0 mySpvModule/counter_i[0] (to gp_c[4])
                  --------
                    0.296   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myCtrlModule/SLICE_147 to mySpvModule/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.859     R38C31A.F1 to    R23C37D.CLK gp_c[4]
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myCtrlModule/SLICE_147 to mySpvModule/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.859     R38C31A.F1 to    R23C37D.CLK gp_c[4]
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.189ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myCtrlModule/frame[0]  (from clk_divOut +)
   Destination:    FF         Data in        myCtrlModule/frame[0]  (to clk_divOut +)

   Delay:               0.307ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.307ns physical path delay myCtrlModule/SLICE_76 to myCtrlModule/SLICE_76 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.189ns

 Physical Path Details:

      Data path myCtrlModule/SLICE_76 to myCtrlModule/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R35C12D.CLK to     R35C12D.Q0 myCtrlModule/SLICE_76 (from clk_divOut)
ROUTE        11     0.070     R35C12D.Q0 to     R35C12D.C0 myCtrlModule/frame[0]
CTOF_DEL    ---     0.075     R35C12D.C0 to     R35C12D.F0 myCtrlModule/SLICE_76
ROUTE         1     0.000     R35C12D.F0 to    R35C12D.DI0 myCtrlModule/frame_3[0] (to clk_divOut)
                  --------
                    0.307   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clckDiv/SLICE_73 to myCtrlModule/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.866     R38C32A.Q0 to    R35C12D.CLK clk_divOut
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clckDiv/SLICE_73 to myCtrlModule/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.866     R38C32A.Q0 to    R35C12D.CLK clk_divOut
                  --------
                    0.866   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mySpvModule/counter[22]  (from gp_c[4] -)
   Destination:    FF         Data in        mySpvModule/counter[22]  (to gp_c[4] -)

   Delay:               0.378ns  (59.8% logic, 40.2% route), 2 logic levels.

 Constraint Details:

      0.378ns physical path delay mySpvModule/SLICE_45 to mySpvModule/SLICE_45 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.261ns

 Physical Path Details:

      Data path mySpvModule/SLICE_45 to mySpvModule/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.151    R24C37D.CLK to     R24C37D.Q1 mySpvModule/SLICE_45 (from gp_c[4])
ROUTE         2     0.152     R24C37D.Q1 to     R24C37D.A1 mySpvModule/counter[22]
CTOF_DEL    ---     0.075     R24C37D.A1 to     R24C37D.F1 mySpvModule/SLICE_45
ROUTE         1     0.000     R24C37D.F1 to    R24C37D.DI1 mySpvModule/un4_counter_cry_21_0_S1_0 (to gp_c[4])
                  --------
                    0.378   (59.8% logic, 40.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myCtrlModule/SLICE_147 to mySpvModule/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.859     R38C31A.F1 to    R24C37D.CLK gp_c[4]
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myCtrlModule/SLICE_147 to mySpvModule/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.859     R38C31A.F1 to    R24C37D.CLK gp_c[4]
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myCkvModule/counter[12]  (from gp_c[4] -)
   Destination:    FF         Data in        myCkvModule/counter[12]  (to gp_c[4] -)

   Delay:               0.378ns  (59.8% logic, 40.2% route), 2 logic levels.

 Constraint Details:

      0.378ns physical path delay myCkvModule/SLICE_57 to myCkvModule/SLICE_57 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.261ns

 Physical Path Details:

      Data path myCkvModule/SLICE_57 to myCkvModule/SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.151    R32C29C.CLK to     R32C29C.Q1 myCkvModule/SLICE_57 (from gp_c[4])
ROUTE         2     0.152     R32C29C.Q1 to     R32C29C.A1 myCkvModule/counter[12]
CTOF_DEL    ---     0.075     R32C29C.A1 to     R32C29C.F1 myCkvModule/SLICE_57
ROUTE         1     0.000     R32C29C.F1 to    R32C29C.DI1 myCkvModule/un4_counter_cry_11_0_S1 (to gp_c[4])
                  --------
                    0.378   (59.8% logic, 40.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myCtrlModule/SLICE_147 to myCkvModule/SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.859     R38C31A.F1 to    R32C29C.CLK gp_c[4]
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myCtrlModule/SLICE_147 to myCkvModule/SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.859     R38C31A.F1 to    R32C29C.CLK gp_c[4]
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mySpvModule/counter[28]  (from gp_c[4] -)
   Destination:    FF         Data in        mySpvModule/counter[28]  (to gp_c[4] -)

   Delay:               0.378ns  (59.8% logic, 40.2% route), 2 logic levels.

 Constraint Details:

      0.378ns physical path delay mySpvModule/SLICE_48 to mySpvModule/SLICE_48 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.261ns

 Physical Path Details:

      Data path mySpvModule/SLICE_48 to mySpvModule/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.151    R24C38C.CLK to     R24C38C.Q1 mySpvModule/SLICE_48 (from gp_c[4])
ROUTE         2     0.152     R24C38C.Q1 to     R24C38C.A1 mySpvModule/counter[28]
CTOF_DEL    ---     0.075     R24C38C.A1 to     R24C38C.F1 mySpvModule/SLICE_48
ROUTE         1     0.000     R24C38C.F1 to    R24C38C.DI1 mySpvModule/un4_counter_cry_27_0_S1_0 (to gp_c[4])
                  --------
                    0.378   (59.8% logic, 40.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myCtrlModule/SLICE_147 to mySpvModule/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.859     R38C31A.F1 to    R24C38C.CLK gp_c[4]
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myCtrlModule/SLICE_147 to mySpvModule/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.859     R38C31A.F1 to    R24C38C.CLK gp_c[4]
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mySpvModule/counter[30]  (from gp_c[4] -)
   Destination:    FF         Data in        mySpvModule/counter[30]  (to gp_c[4] -)

   Delay:               0.378ns  (59.8% logic, 40.2% route), 2 logic levels.

 Constraint Details:

      0.378ns physical path delay mySpvModule/SLICE_49 to mySpvModule/SLICE_49 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.261ns

 Physical Path Details:

      Data path mySpvModule/SLICE_49 to mySpvModule/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.151    R24C38D.CLK to     R24C38D.Q1 mySpvModule/SLICE_49 (from gp_c[4])
ROUTE         2     0.152     R24C38D.Q1 to     R24C38D.A1 mySpvModule/counter[30]
CTOF_DEL    ---     0.075     R24C38D.A1 to     R24C38D.F1 mySpvModule/SLICE_49
ROUTE         1     0.000     R24C38D.F1 to    R24C38D.DI1 mySpvModule/un4_counter_cry_29_0_S1_0 (to gp_c[4])
                  --------
                    0.378   (59.8% logic, 40.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myCtrlModule/SLICE_147 to mySpvModule/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.859     R38C31A.F1 to    R24C38D.CLK gp_c[4]
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myCtrlModule/SLICE_147 to mySpvModule/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.859     R38C31A.F1 to    R24C38D.CLK gp_c[4]
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myLeModule/counter[6]  (from gp_c[4] -)
   Destination:    FF         Data in        myLeModule/counter[6]  (to gp_c[4] -)

   Delay:               0.378ns  (59.8% logic, 40.2% route), 2 logic levels.

 Constraint Details:

      0.378ns physical path delay myLeModule/SLICE_20 to myLeModule/SLICE_20 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.261ns

 Physical Path Details:

      Data path myLeModule/SLICE_20 to myLeModule/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.151    R29C25D.CLK to     R29C25D.Q1 myLeModule/SLICE_20 (from gp_c[4])
ROUTE         2     0.152     R29C25D.Q1 to     R29C25D.A1 myLeModule/counter[6]
CTOF_DEL    ---     0.075     R29C25D.A1 to     R29C25D.F1 myLeModule/SLICE_20
ROUTE         1     0.000     R29C25D.F1 to    R29C25D.DI1 myLeModule/un6_counter_cry_5_0_S1 (to gp_c[4])
                  --------
                    0.378   (59.8% logic, 40.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myCtrlModule/SLICE_147 to myLeModule/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.859     R38C31A.F1 to    R29C25D.CLK gp_c[4]
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myCtrlModule/SLICE_147 to myLeModule/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.859     R38C31A.F1 to    R29C25D.CLK gp_c[4]
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_100mhz" 100.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.176 ns|   2  
                                        |             |             |
FREQUENCY NET "myPll/buf_CLKI"          |             |             |
25.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: myPll/buf_CLKI   Source: clk_25mhz.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: gp_c[4]   Source: myCtrlModule/SLICE_147.F1   Loads: 74
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

Clock Domain: clk_divOut   Source: clckDiv/SLICE_73.Q0   Loads: 8
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: gp_c[4]   Source: myCtrlModule/SLICE_147.F1
      Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;   Transfers: 1

Clock Domain: clk_100mhz   Source: myPll/PLLInst_0.CLKOP   Loads: 2
   Covered under: FREQUENCY NET "clk_100mhz" 100.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 37968 paths, 5 nets, and 897 connections (80.96% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
