$date
	Wed Sep 15 09:40:14 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 1 ! yy $end
$var reg 4 " ii [0:3] $end
$var reg 1 # s0 $end
$var reg 1 $ s1 $end
$scope module newMUX $end
$var wire 1 % d0 $end
$var wire 1 & d1 $end
$var wire 1 ' d2 $end
$var wire 1 ( d3 $end
$var wire 4 ) i [0:3] $end
$var wire 1 * j0 $end
$var wire 1 + j1 $end
$var wire 1 ! o $end
$var wire 1 , s0 $end
$var wire 1 - s1 $end
$var wire 1 . t0 $end
$var wire 1 / t1 $end
$var wire 1 0 y $end
$scope module m0 $end
$var wire 1 % i0 $end
$var wire 1 & i1 $end
$var wire 1 , j $end
$var wire 1 . o $end
$upscope $end
$scope module m1 $end
$var wire 1 ' i0 $end
$var wire 1 ( i1 $end
$var wire 1 , j $end
$var wire 1 / o $end
$upscope $end
$scope module m2 $end
$var wire 1 . i0 $end
$var wire 1 / i1 $end
$var wire 1 - j $end
$var wire 1 0 o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z0
z/
z.
z-
z,
0+
0*
b1 )
z(
z'
z&
z%
0$
0#
b1 "
z!
$end
#5
b1000 "
b1000 )
#10
1$
1+
1#
1*
b1 "
b1 )
#15
0$
0+
b0 "
b0 )
