{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 14:17:26 2016 " "Info: Processing started: Wed May 18 14:17:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LabDigitalProject -c LabDigitalProject --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LabDigitalProject -c LabDigitalProject --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cr\[0\]~reg0 register cr\[2\]~reg0 216.26 MHz 4.624 ns Internal " "Info: Clock \"clk\" has Internal fmax of 216.26 MHz between source register \"cr\[0\]~reg0\" and destination register \"cr\[2\]~reg0\" (period= 4.624 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.385 ns + Longest register register " "Info: + Longest register to register delay is 4.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cr\[0\]~reg0 1 REG LCFF_X21_Y10_N25 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y10_N25; Fanout = 15; REG Node = 'cr\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cr[0]~reg0 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.521 ns) 1.443 ns Add4~1 2 COMB LCCOMB_X23_Y10_N10 3 " "Info: 2: + IC(0.922 ns) + CELL(0.521 ns) = 1.443 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 3; COMB Node = 'Add4~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { cr[0]~reg0 Add4~1 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.178 ns) 2.510 ns cr~55 3 COMB LCCOMB_X23_Y9_N0 1 " "Info: 3: + IC(0.889 ns) + CELL(0.178 ns) = 2.510 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 1; COMB Node = 'cr~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { Add4~1 cr~55 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 2.988 ns cr~56 4 COMB LCCOMB_X23_Y9_N2 1 " "Info: 4: + IC(0.300 ns) + CELL(0.178 ns) = 2.988 ns; Loc. = LCCOMB_X23_Y9_N2; Fanout = 1; COMB Node = 'cr~56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { cr~55 cr~56 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.178 ns) 4.289 ns cr~62 5 COMB LCCOMB_X21_Y10_N20 1 " "Info: 5: + IC(1.123 ns) + CELL(0.178 ns) = 4.289 ns; Loc. = LCCOMB_X21_Y10_N20; Fanout = 1; COMB Node = 'cr~62'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { cr~56 cr~62 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.385 ns cr\[2\]~reg0 6 REG LCFF_X21_Y10_N21 12 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 4.385 ns; Loc. = LCFF_X21_Y10_N21; Fanout = 12; REG Node = 'cr\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { cr~62 cr[2]~reg0 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.151 ns ( 26.25 % ) " "Info: Total cell delay = 1.151 ns ( 26.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.234 ns ( 73.75 % ) " "Info: Total interconnect delay = 3.234 ns ( 73.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.385 ns" { cr[0]~reg0 Add4~1 cr~55 cr~56 cr~62 cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.385 ns" { cr[0]~reg0 {} Add4~1 {} cr~55 {} cr~56 {} cr~62 {} cr[2]~reg0 {} } { 0.000ns 0.922ns 0.889ns 0.300ns 1.123ns 0.000ns } { 0.000ns 0.521ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.829 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 18 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.829 ns cr\[2\]~reg0 3 REG LCFF_X21_Y10_N21 12 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.829 ns; Loc. = LCFF_X21_Y10_N21; Fanout = 12; REG Node = 'cr\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clk~clkctrl cr[2]~reg0 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.84 % ) " "Info: Total cell delay = 1.608 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.221 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clk clk~clkctrl cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clk {} clk~combout {} clk~clkctrl {} cr[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.829 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 18 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.829 ns cr\[0\]~reg0 3 REG LCFF_X21_Y10_N25 15 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.829 ns; Loc. = LCFF_X21_Y10_N25; Fanout = 15; REG Node = 'cr\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clk~clkctrl cr[0]~reg0 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.84 % ) " "Info: Total cell delay = 1.608 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.221 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clk clk~clkctrl cr[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clk {} clk~combout {} clk~clkctrl {} cr[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clk clk~clkctrl cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clk {} clk~combout {} clk~clkctrl {} cr[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clk clk~clkctrl cr[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clk {} clk~combout {} clk~clkctrl {} cr[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.385 ns" { cr[0]~reg0 Add4~1 cr~55 cr~56 cr~62 cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.385 ns" { cr[0]~reg0 {} Add4~1 {} cr~55 {} cr~56 {} cr~62 {} cr[2]~reg0 {} } { 0.000ns 0.922ns 0.889ns 0.300ns 1.123ns 0.000ns } { 0.000ns 0.521ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clk clk~clkctrl cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clk {} clk~combout {} clk~clkctrl {} cr[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clk clk~clkctrl cr[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clk {} clk~combout {} clk~clkctrl {} cr[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cr\[2\]~reg0 sour clk 8.795 ns register " "Info: tsu for register \"cr\[2\]~reg0\" (data pin = \"sour\", clock pin = \"clk\") is 8.795 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.662 ns + Longest pin register " "Info: + Longest pin to register delay is 11.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns sour 1 PIN PIN_AB10 7 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AB10; Fanout = 7; PIN Node = 'sour'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sour } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.945 ns) + CELL(0.418 ns) 7.226 ns always0~13 2 COMB LCCOMB_X24_Y10_N10 9 " "Info: 2: + IC(5.945 ns) + CELL(0.418 ns) = 7.226 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 9; COMB Node = 'always0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.363 ns" { sour always0~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.545 ns) 8.962 ns cr\[1\]~48 3 COMB LCCOMB_X23_Y9_N18 5 " "Info: 3: + IC(1.191 ns) + CELL(0.545 ns) = 8.962 ns; Loc. = LCCOMB_X23_Y9_N18; Fanout = 5; COMB Node = 'cr\[1\]~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { always0~13 cr[1]~48 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.516 ns) 9.787 ns cr~55 4 COMB LCCOMB_X23_Y9_N0 1 " "Info: 4: + IC(0.309 ns) + CELL(0.516 ns) = 9.787 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 1; COMB Node = 'cr~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { cr[1]~48 cr~55 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 10.265 ns cr~56 5 COMB LCCOMB_X23_Y9_N2 1 " "Info: 5: + IC(0.300 ns) + CELL(0.178 ns) = 10.265 ns; Loc. = LCCOMB_X23_Y9_N2; Fanout = 1; COMB Node = 'cr~56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { cr~55 cr~56 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.178 ns) 11.566 ns cr~62 6 COMB LCCOMB_X21_Y10_N20 1 " "Info: 6: + IC(1.123 ns) + CELL(0.178 ns) = 11.566 ns; Loc. = LCCOMB_X21_Y10_N20; Fanout = 1; COMB Node = 'cr~62'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { cr~56 cr~62 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.662 ns cr\[2\]~reg0 7 REG LCFF_X21_Y10_N21 12 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 11.662 ns; Loc. = LCFF_X21_Y10_N21; Fanout = 12; REG Node = 'cr\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { cr~62 cr[2]~reg0 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.794 ns ( 23.96 % ) " "Info: Total cell delay = 2.794 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.868 ns ( 76.04 % ) " "Info: Total interconnect delay = 8.868 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.662 ns" { sour always0~13 cr[1]~48 cr~55 cr~56 cr~62 cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.662 ns" { sour {} sour~combout {} always0~13 {} cr[1]~48 {} cr~55 {} cr~56 {} cr~62 {} cr[2]~reg0 {} } { 0.000ns 0.000ns 5.945ns 1.191ns 0.309ns 0.300ns 1.123ns 0.000ns } { 0.000ns 0.863ns 0.418ns 0.545ns 0.516ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.829 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 18 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.829 ns cr\[2\]~reg0 3 REG LCFF_X21_Y10_N21 12 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.829 ns; Loc. = LCFF_X21_Y10_N21; Fanout = 12; REG Node = 'cr\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clk~clkctrl cr[2]~reg0 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.84 % ) " "Info: Total cell delay = 1.608 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.221 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clk clk~clkctrl cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clk {} clk~combout {} clk~clkctrl {} cr[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.662 ns" { sour always0~13 cr[1]~48 cr~55 cr~56 cr~62 cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.662 ns" { sour {} sour~combout {} always0~13 {} cr[1]~48 {} cr~55 {} cr~56 {} cr~62 {} cr[2]~reg0 {} } { 0.000ns 0.000ns 5.945ns 1.191ns 0.309ns 0.300ns 1.123ns 0.000ns } { 0.000ns 0.863ns 0.418ns 0.545ns 0.516ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clk clk~clkctrl cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clk {} clk~combout {} clk~clkctrl {} cr[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk chng\[3\] chng\[3\]~reg0 8.523 ns register " "Info: tco from clock \"clk\" to destination pin \"chng\[3\]\" through register \"chng\[3\]~reg0\" is 8.523 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.829 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 18 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.829 ns chng\[3\]~reg0 3 REG LCFF_X22_Y10_N7 1 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.829 ns; Loc. = LCFF_X22_Y10_N7; Fanout = 1; REG Node = 'chng\[3\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clk~clkctrl chng[3]~reg0 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.84 % ) " "Info: Total cell delay = 1.608 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.221 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clk clk~clkctrl chng[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clk {} clk~combout {} clk~clkctrl {} chng[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.417 ns + Longest register pin " "Info: + Longest register to pin delay is 5.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns chng\[3\]~reg0 1 REG LCFF_X22_Y10_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y10_N7; Fanout = 1; REG Node = 'chng\[3\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { chng[3]~reg0 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.577 ns) + CELL(2.840 ns) 5.417 ns chng\[3\] 2 PIN PIN_R1 0 " "Info: 2: + IC(2.577 ns) + CELL(2.840 ns) = 5.417 ns; Loc. = PIN_R1; Fanout = 0; PIN Node = 'chng\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.417 ns" { chng[3]~reg0 chng[3] } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 52.43 % ) " "Info: Total cell delay = 2.840 ns ( 52.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.577 ns ( 47.57 % ) " "Info: Total interconnect delay = 2.577 ns ( 47.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.417 ns" { chng[3]~reg0 chng[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.417 ns" { chng[3]~reg0 {} chng[3] {} } { 0.000ns 2.577ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clk clk~clkctrl chng[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clk {} clk~combout {} clk~clkctrl {} chng[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.417 ns" { chng[3]~reg0 chng[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.417 ns" { chng[3]~reg0 {} chng[3] {} } { 0.000ns 2.577ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cr\[2\]~reg0 ret clk -0.088 ns register " "Info: th for register \"cr\[2\]~reg0\" (data pin = \"ret\", clock pin = \"clk\") is -0.088 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.829 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 18 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.829 ns cr\[2\]~reg0 3 REG LCFF_X21_Y10_N21 12 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.829 ns; Loc. = LCFF_X21_Y10_N21; Fanout = 12; REG Node = 'cr\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clk~clkctrl cr[2]~reg0 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.84 % ) " "Info: Total cell delay = 1.608 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.221 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clk clk~clkctrl cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clk {} clk~combout {} clk~clkctrl {} cr[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.203 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns ret 1 PIN PIN_M22 7 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 7; PIN Node = 'ret'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ret } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.322 ns) 3.107 ns cr~62 2 COMB LCCOMB_X21_Y10_N20 1 " "Info: 2: + IC(1.749 ns) + CELL(0.322 ns) = 3.107 ns; Loc. = LCCOMB_X21_Y10_N20; Fanout = 1; COMB Node = 'cr~62'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { ret cr~62 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.203 ns cr\[2\]~reg0 3 REG LCFF_X21_Y10_N21 12 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.203 ns; Loc. = LCFF_X21_Y10_N21; Fanout = 12; REG Node = 'cr\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { cr~62 cr[2]~reg0 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 45.39 % ) " "Info: Total cell delay = 1.454 ns ( 45.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.749 ns ( 54.61 % ) " "Info: Total interconnect delay = 1.749 ns ( 54.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { ret cr~62 cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { ret {} ret~combout {} cr~62 {} cr[2]~reg0 {} } { 0.000ns 0.000ns 1.749ns 0.000ns } { 0.000ns 1.036ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clk clk~clkctrl cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clk {} clk~combout {} clk~clkctrl {} cr[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { ret cr~62 cr[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { ret {} ret~combout {} cr~62 {} cr[2]~reg0 {} } { 0.000ns 0.000ns 1.749ns 0.000ns } { 0.000ns 1.036ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Peak virtual memory: 133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 14:17:27 2016 " "Info: Processing ended: Wed May 18 14:17:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
