Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Memory_Stage.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Memory_Stage.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Memory_Stage"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Memory_Stage
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\Memory_Stage\Mux_NBit_2x1.vhd" into library work
Parsing entity <Mux_NBit_2x1>.
Parsing architecture <Behavioral> of entity <mux_nbit_2x1>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\Memory_Stage\NRegister.vhd" into library work
Parsing entity <NRegister>.
Parsing architecture <Behavioral> of entity <nregister>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\Memory_Stage\Data_Reducer.vhd" into library work
Parsing entity <Data_Reducer>.
Parsing architecture <Behavioral> of entity <data_reducer>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\Memory_Stage\Memory_Stage.vhd" into library work
Parsing entity <Memory_Stage>.
Parsing architecture <Structural> of entity <memory_stage>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Memory_Stage> (architecture <Structural>) with generics from library <work>.

Elaborating entity <Data_Reducer> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\Memory_Stage\Data_Reducer.vhd" Line 54: Using initial value "000000000000000000000000" for s_zeros_byte since it is never assigned
WARNING:HDLCompiler:871 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\Memory_Stage\Data_Reducer.vhd" Line 55: Using initial value "0000000000000000" for s_zeros_half since it is never assigned

Elaborating entity <Mux_NBit_2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <NRegister> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Memory_Stage>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\Memory_Stage\Memory_Stage.vhd".
        NBIT_DATA = 32
        NBIT_ADDRESS = 32
    Summary:
	no macro.
Unit <Memory_Stage> synthesized.

Synthesizing Unit <Data_Reducer>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\Memory_Stage\Data_Reducer.vhd".
        NBIT_DATA = 32
    Summary:
	no macro.
Unit <Data_Reducer> synthesized.

Synthesizing Unit <Mux_NBit_2x1>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\Memory_Stage\Mux_NBit_2x1.vhd".
        NBIT_IN = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_NBit_2x1> synthesized.

Synthesizing Unit <NRegister>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\Memory_Stage\NRegister.vhd".
        N = 32
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <NRegister> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 32-bit register                                       : 2
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Memory_Stage> ...

Optimizing unit <NRegister> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Memory_Stage, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Memory_Stage.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 25
#      INV                         : 1
#      LUT2                        : 16
#      LUT3                        : 8
# FlipFlops/Latches                : 64
#      FDCE                        : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 233
#      IBUF                        : 101
#      OBUF                        : 132

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                   25  out of  63400     0%  
    Number used as Logic:                25  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     25
   Number with an unused Flip Flop:      25  out of     25   100%  
   Number with an unused LUT:             0  out of     25     0%  
   Number of fully used LUT-FF pairs:     0  out of     25     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         234
 Number of bonded IOBs:                 234  out of    210   111% (*) 
    IOB Flip Flops/Latches:              64

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ME_clk                             | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 0.741ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: 0.893ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ME_clk'
  Total number of paths / destination ports: 192 / 192
-------------------------------------------------------------------------
Offset:              0.741ns (Levels of Logic = 1)
  Source:            ME_rst (PAD)
  Destination:       REG_RD/data_out_31 (FF)
  Destination Clock: ME_clk rising

  Data Path: ME_rst to REG_RD/data_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.391  ME_rst_IBUF (ME_rst_IBUF)
     FDCE:CLR                  0.349          REG_RD/data_out_0
    ----------------------------------------
    Total                      0.741ns (0.350ns logic, 0.391ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ME_clk'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            REG_RD/data_out_31 (FF)
  Destination:       ME_data_rd_out<31> (PAD)
  Source Clock:      ME_clk rising

  Data Path: REG_RD/data_out_31 to ME_data_rd_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.361   0.279  REG_RD/data_out_31 (REG_RD/data_out_31)
     OBUF:I->O                 0.000          ME_data_rd_out_31_OBUF (ME_data_rd_out<31>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 100 / 68
-------------------------------------------------------------------------
Delay:               0.893ns (Levels of Logic = 3)
  Source:            ME_data_in<15> (PAD)
  Destination:       ME_data_to_mem<15> (PAD)

  Data Path: ME_data_in<15> to ME_data_to_mem<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.515  ME_data_in_15_IBUF (ME_data_in_15_IBUF)
     LUT3:I0->O            1   0.097   0.279  DR/MUX_OUT/Mmux_portY71 (ME_data_to_mem_15_OBUF)
     OBUF:I->O                 0.000          ME_data_to_mem_15_OBUF (ME_data_to_mem<15>)
    ----------------------------------------
    Total                      0.893ns (0.098ns logic, 0.795ns route)
                                       (11.0% logic, 89.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.21 secs
 
--> 

Total memory usage is 322216 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

