# Single-Cycle-CPU-
MIPS CPU implemented in Verilog

Assembly commands:
mov, cmp, je, halt
