0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sim_1/new/baud_gen_bench.vhd,1682547151,vhdl,C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sim_1/new/top.vhd,,,baud_gen_bench,,,,,,,,
C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sim_1/new/classifier_bench.vhd,1682647309,vhdl,,,,classifier_bench,,,,,,,,
C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sim_1/new/fifo_bench.vhd,1683141153,vhdl,,,,fifo_bench,,,,,,,,
C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sim_1/new/ram_bench.vhd,1682785398,vhdl,,,,ram_bench,,,,,,,,
C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sim_1/new/top.vhd,1683150251,vhdl,,,,top,,,,,,,,
C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/baud_gen.vhd,1682269425,vhdl,C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd,,,baud_gen,,,,,,,,
C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/classifier.vhd,1682871718,vhdl,C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sim_1/new/classifier_bench.vhd,,,classifier,,,,,,,,
C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/flag_buff_rx.vhd,1681613072,vhdl,C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sim_1/new/baud_gen_bench.vhd,,,interface_rx,,,,,,,,
C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/interface_ff_bench.vhd,1682551868,vhdl,,,,interface_ff_bench,,,,,,,,
C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/interface_fifo.vhd,1683148479,vhdl,C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sim_1/new/fifo_bench.vhd,,,interface_fifo,,,,,,,,
C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/interface_tx.vhd,1682279488,vhdl,,,,interface_tx,,,,,,,,
C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/ram.vhd,1682785278,vhdl,C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sim_1/new/ram_bench.vhd,,,ram,,,,,,,,
C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd,1682039771,vhdl,C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sim_1/new/baud_gen_bench.vhd,,,uart_rx,,,,,,,,
C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_tx.vhd,1681586448,vhdl,,,,uart_tx,,,,,,,,
