# DA1_KS_lc3b_pipeline
This project implements an LC-3b pipelined CPU in Verilog on FPGA, organized into five stages (Fetch, Decode, AGEX, MEM, SR) and controlled by a microcoded control store
