// Seed: 1320623421
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input logic id_5
);
  logic id_6, id_7;
  assign id_0 = 1 | 1;
endmodule
