DirLabel =./
Target Library =Verilog_In  
Reference Libraries =sample basic    
Verilog Design Files =./Struc_Half_adder.v     
-y Options =    
Library Extn. =    
-v Options =    
-f Options =    
Ignore Modules File =    
Log File =./verilogIn.log    
Work Area =/tmp 
Power Net = VDD!  
Ground Net = GND!  
Global Signals =    
Net Expression Property Name for Power Net =vdd   
Net Expression Property Name for Ground Net =gnd   
Create Net Expression =false
Connect By Name Nets = 
Import Modules That Match Existing Target Library Cells =true
Verilog Cell Modules =Create Symbol Only
Verilog Structural Modules View =schematic and functional
Functional View Name =functional    
Netlist View Name =netlist    
Schematic View Name =schematic    
Symbol View Name =symbol    
Name Map Table =    ./verilogIn.map.table    
Sheet Size =none
Pin Placement Flag =Left and Right Sides
Pin Placement File = 
Label Size =0.062500 
Maximum Number Of Rows =1024 
Maximum Number of Columns =1024 
Line-Line Spacing =   0.20000 
Line-Component Spacing =   0.50000 
Density Level =0 
Full Place and Route =true
Fast labels =false
Minimize Cross Over =false
Generate Square Schematics =true
Extract Schematics =true
Ignore Extra Pins =false
No Dummy Nets In Netlist View =false
Verbose =true
Generate Snap Space Properties =true
Through CellView Library =basic 
Through CellView Cell =cds_thru 
Through CellView View =symbol 
Continuous Assignment CellView Library =basic 
Continuous Assignment CellView Cell =patch 
Continuous Assignment CellView View =symbol 
Pre Compiled Library =    
Destination IR Lib =    
ViewName for IR Library =hdl    
Only Compile a Verilog Library =false
