// Generated by stratus_hls 19.12-s100  (91710.131054)
// Wed May  5 02:47:02 2021
// from ../DC_Filter.cpp

`timescale 1ps / 1ps

      
module DC_Filter(i_clk, i_rst, i_rgb_busy, i_rgb_vld, i_rgb_data, o_result_busy, o_result_vld, o_result_data, i_rgb_inside_busy, i_rgb_inside_vld, i_rgb_inside_data, o_rgb_inside_busy, o_rgb_inside_vld, o_rgb_inside_data);

      input i_clk;
      input i_rst;
      input i_rgb_vld;
      input [23:0] i_rgb_data;
      input o_result_busy;
      input i_rgb_inside_vld;
      input [23:0] i_rgb_inside_data;
      input o_rgb_inside_busy;
      output i_rgb_busy;
      output o_result_vld;
      output [23:0] o_result_data;
      reg [23:0] o_result_data;
      output i_rgb_inside_busy;
      output o_rgb_inside_vld;
      output [23:0] o_rgb_inside_data;
      reg [23:0] o_rgb_inside_data;
      reg o_rgb_inside_m_req_m_prev_trig_req;
      reg o_rgb_inside_m_unacked_req;
      wire DC_Filter_Xor_1Ux1U_1U_1_4_out1;
      wire DC_Filter_Or_1Ux1U_1U_4_5_out1;
      reg DC_Filter_N_Muxb_1_2_33_4_62_out1;
      reg i_rgb_inside_m_unvalidated_req;
      wire DC_Filter_gen_busy_r_4_116_gnew_req_i0;
      wire DC_Filter_gen_busy_r_4_116_gdiv_i1;
      wire DC_Filter_gen_busy_r_4_116_gen_busy_0_i_rgb_m_data_is_invalid_next;
      reg o_result_m_req_m_prev_trig_req;
      reg o_result_m_unacked_req;
      wire DC_Filter_Xor_1Ux1U_1U_1_1_out1;
      wire DC_Filter_Or_1Ux1U_1U_4_2_out1;
      reg DC_Filter_N_Muxb_1_2_33_4_7_out1;
      reg i_rgb_m_unvalidated_req;
      wire DC_Filter_gen_busy_r_4_115_gnew_req_i0;
      wire DC_Filter_gen_busy_r_4_115_gdiv_i1;
      wire DC_Filter_gen_busy_r_4_115_gen_busy_0_i_rgb_m_data_is_invalid_next;
      reg[3:0] global_state1_next;
      wire[11:0] DC_Filter_Add_12Ux12U_12U_4_52_out1;
      wire[11:0] DC_Filter_Mul_8Ux4U_12U_4_51_out1;
      wire DC_Filter_Eqi1u2_4_50_out1;
      reg[11:0] DC_Filter_N_Mux_12_3_40_4_49_out1;
      wire DC_Filter_OrReduction_2U_1U_4_48_out1;
      wire DC_Filter_Eqi2u2_4_47_out1;
      wire[3:0] DC_Filter_Add2u2Mul2i3u2_4_44_out1;
      wire[11:0] DC_Filter_Mul_12U_3_4_43_out1;
      wire[8:0] DC_Filter_Add_8Ux2U_9U_4_42_out1;
      reg[1:0] DC_Filter_Add_8Ux2U_9U_4_42_in1;
      reg[1:0] gs_ctrl35;
      reg[7:0] DC_Filter_Add_8Ux2U_9U_4_42_in2;
      reg[1:0] gs_ctrl34;
      wire[3:0] DC_Filter_Add2u2Mul2i3u2_4_41_out1;
      reg[1:0] DC_Filter_Add2u2Mul2i3u2_4_41_in1;
      reg[1:0] DC_Filter_Add2u2Mul2i3u2_4_41_in2;
      reg gs_ctrl32;
      wire DC_Filter_OrReduction_2U_1U_4_37_out1;
      wire DC_Filter_Eqi1u2_4_36_out1;
      wire DC_Filter_Eqi2u2_4_35_out1;
      reg[1:0] DC_Filter_Add_2Ux1U_2U_4_34_in2;
      reg gs_ctrl28;
      reg[8:0] DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in1;
      reg DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in2;
      reg[1:0] DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in3;
      reg gs_ctrl25;
      reg[1:0] gs_ctrl24;
      reg[2:0] gs_ctrl23;
      wire[11:0] DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_out1;
      wire[11:0] DC_Filter_Add2u9Mul2i258u2_4_18_out1;
      wire[11:0] DC_Filter_Add2u9Mul2i258Add2i3u2_4_22_out1;
      wire[11:0] DC_Filter_Add2u9Mul2i258Add2i6u2_4_24_out1;
      wire[10:0] DC_Filter_gen000002_4_29_out1;
      wire[11:0] DC_Filter_gen000001_4_31_out1;
      wire[11:0] DC_Filter_Add2iLLu9_4_33_out1;
      wire[11:0] DC_Filter_Add_12Ux9U_12U_4_45_out1;
      reg[8:0] DC_Filter_Add_9Ux1U_9U_4_10_in2;
      reg[1:0] gs_ctrl22;
      wire[11:0] DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_out1;
      reg[8:0] DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1;
      reg[1:0] gs_ctrl21;
      reg[1:0] DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2;
      reg[1:0] gs_ctrl20;
      reg[1:0] DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3;
      reg[1:0] gs_ctrl19;
      reg[1:0] s_reg_67;
      wire[11:0] DC_Filter_Add2i1u12_4_30_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_34_out1;
      reg[1:0] s_reg_63;
      reg[1:0] s_reg_62;
      reg[11:0] DC_Filter_N_Mux_12_2_39_4_40_out1;
      reg[11:0] s_reg_61;
      reg[11:0] DC_Filter_N_Mux_12_2_38_4_39_out1;
      reg[11:0] s_reg_60;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_28_out1;
      reg[11:0] s_reg_64;
      reg[11:0] DC_Filter_N_Mux_12_2_38_4_38_out1;
      wire DC_Filter_Lti258u12_4_20_out1;
      reg[11:0] s_reg_59;
      wire DC_Filter_And_1Ux1U_1U_4_59_out1;
      wire[2:0] DC_Filter_gen_busy_r_4_115_out1;
      wire DC_Filter_Not_1U_1U_1_6_out1;
      reg o_rgb_inside_m_req_m_trig_req;
      wire[8:0] DC_Filter_Add2i1u8_4_58_out1;
      reg[11:0] s_reg_65;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_27_out1;
      reg[8:0] s_reg_66;
      wire[1:0] DC_Filter_Add2i1u1_4_19_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_16_out1;
      wire DC_Filter_Lti257u12_4_17_out1;
      wire[8:0] DC_Filter_Add_9Ux1U_9U_4_10_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_12_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_11_out1;
      reg i_rgb_m_busy_req_0;
      reg[11:0] DC_Filter_N_Mux_12_2_41_4_53_out1;
      reg[11:0] DC_Filter_N_Mux_12_2_41_4_54_out1;
      reg[11:0] DC_Filter_N_Mux_12_2_41_4_55_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_46_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_56_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_57_out1;
      reg[3:0] global_state1;
      reg stall1;
      reg[3:0] global_state_next;
      wire[11:0] DC_Filter_Add_12Ux12U_12U_4_107_out1;
      wire[11:0] DC_Filter_Mul_8Ux4U_12U_4_106_out1;
      wire DC_Filter_Eqi1u2_4_105_out1;
      reg[11:0] DC_Filter_N_Mux_12_3_40_4_104_out1;
      wire DC_Filter_OrReduction_2U_1U_4_103_out1;
      wire DC_Filter_Eqi2u2_4_102_out1;
      wire[3:0] DC_Filter_Add2u2Mul2i3u2_4_99_out1;
      wire[11:0] DC_Filter_Mul_12U_3_4_98_out1;
      wire[8:0] DC_Filter_Add_8Ux2U_9U_4_97_out1;
      reg[1:0] DC_Filter_Add_8Ux2U_9U_4_97_in1;
      reg[1:0] gs_ctrl16;
      reg[7:0] DC_Filter_Add_8Ux2U_9U_4_97_in2;
      reg[1:0] gs_ctrl15;
      wire[3:0] DC_Filter_Add2u2Mul2i3u2_4_96_out1;
      reg[1:0] DC_Filter_Add2u2Mul2i3u2_4_96_in1;
      reg[1:0] DC_Filter_Add2u2Mul2i3u2_4_96_in2;
      reg gs_ctrl13;
      wire DC_Filter_OrReduction_2U_1U_4_92_out1;
      wire DC_Filter_Eqi1u2_4_91_out1;
      wire DC_Filter_Eqi2u2_4_90_out1;
      reg[1:0] DC_Filter_Add_2Ux1U_2U_4_89_in2;
      reg gs_ctrl9;
      reg[8:0] DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in1;
      reg DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in2;
      reg[1:0] DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in3;
      reg gs_ctrl6;
      reg[1:0] gs_ctrl5;
      reg[2:0] gs_ctrl4;
      wire[11:0] DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_out1;
      wire[11:0] DC_Filter_Add2u9Mul2i258u2_4_73_out1;
      wire[11:0] DC_Filter_Add2u9Mul2i258Add2i3u2_4_77_out1;
      wire[11:0] DC_Filter_Add2u9Mul2i258Add2i6u2_4_79_out1;
      wire[10:0] DC_Filter_gen000002_4_84_out1;
      wire[11:0] DC_Filter_gen000001_4_86_out1;
      wire[11:0] DC_Filter_Add2iLLu9_4_88_out1;
      wire[11:0] DC_Filter_Add_12Ux9U_12U_4_100_out1;
      reg[8:0] DC_Filter_Add_9Ux1U_9U_4_65_in2;
      reg[1:0] gs_ctrl3;
      wire[11:0] DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_out1;
      reg[8:0] DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in1;
      reg[1:0] gs_ctrl2;
      reg[1:0] DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in2;
      reg[1:0] gs_ctrl1;
      reg[1:0] DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in3;
      reg[1:0] gs_ctrl0;
      reg[1:0] s_reg_134;
      wire[11:0] DC_Filter_Add2i1u12_4_85_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_89_out1;
      reg[1:0] s_reg_130;
      reg[1:0] s_reg_129;
      reg[11:0] DC_Filter_N_Mux_12_2_39_4_95_out1;
      reg[11:0] s_reg_128;
      reg[11:0] DC_Filter_N_Mux_12_2_38_4_94_out1;
      reg[11:0] s_reg_127;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_83_out1;
      reg[11:0] s_reg_131;
      reg[11:0] DC_Filter_N_Mux_12_2_38_4_93_out1;
      wire DC_Filter_Lti258u12_4_75_out1;
      reg[11:0] s_reg_126;
      wire DC_Filter_And_1Ux1U_1U_4_61_out1;
      wire[2:0] DC_Filter_gen_busy_r_4_116_out1;
      wire DC_Filter_Not_1U_1U_1_3_out1;
      reg o_result_m_req_m_trig_req;
      wire[8:0] DC_Filter_Add2i1u8_4_113_out1;
      reg[11:0] s_reg_132;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_82_out1;
      reg[8:0] s_reg_133;
      wire[1:0] DC_Filter_Add2i1u1_4_74_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_71_out1;
      wire DC_Filter_Lti257u12_4_72_out1;
      wire[8:0] DC_Filter_Add_9Ux1U_9U_4_65_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_67_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_66_out1;
      reg i_rgb_inside_m_busy_req_0;
      reg[11:0] DC_Filter_N_Mux_12_2_41_4_108_out1;
      reg[11:0] DC_Filter_N_Mux_12_2_41_4_109_out1;
      reg[11:0] DC_Filter_N_Mux_12_2_41_4_110_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_101_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_111_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_112_out1;
      reg[3:0] global_state;
      reg stall0;
      reg[7:0] f1_array_rgb_DIN;
      reg f1_array_rgb_CE;
      reg f1_array_rgb_RW;
      reg[11:0] f1_array_rgb_in1;
      wire[7:0] f1_array_rgb_out1;
      wire[3:0] mask1_in1;
      wire[3:0] mask1_out1;
      reg[7:0] f2_array_rgb_DIN;
      reg f2_array_rgb_CE;
      reg f2_array_rgb_RW;
      reg[11:0] f2_array_rgb_in1;
      wire[7:0] f2_array_rgb_out1;
      wire[3:0] mask2_in1;
      wire[3:0] mask2_out1;

         DC_Filter_ROM_9X4_mask2 mask2(
                                   .in1( mask2_in1 ),
                                   .out1( mask2_out1 ),
                                   .clk( i_clk )
                                 );

         DC_Filter_RAM_2322X8_1 f2_array_rgb(
                                  .DIN( f2_array_rgb_DIN ),
                                  .CE( f2_array_rgb_CE ),
                                  .RW( f2_array_rgb_RW ),
                                  .in1( f2_array_rgb_in1 ),
                                  .out1( f2_array_rgb_out1 ),
                                  .clk( i_clk )
                                );

         DC_Filter_ROM_9X4_mask1 mask1(
                                   .in1( mask1_in1 ),
                                   .out1( mask1_out1 ),
                                   .clk( i_clk )
                                 );

         DC_Filter_RAM_2322X8_1 f1_array_rgb(
                                  .DIN( f1_array_rgb_DIN ),
                                  .CE( f1_array_rgb_CE ),
                                  .RW( f1_array_rgb_RW ),
                                  .in1( f1_array_rgb_in1 ),
                                  .out1( f1_array_rgb_out1 ),
                                  .clk( i_clk )
                                );

         // resource: mux_24bx2i0c
         // resource: regr_en_24
         always @(posedge i_clk)
          begin :drive_o_result_data
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     4'd05, 4'd09:                      begin
                        o_result_data <= i_rgb_inside_data;
                     end
                     
                     4'd14:                      begin
                        if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_101_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_111_out1 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_112_out1)) begin
                           o_result_data <= {DC_Filter_N_Mux_12_2_41_4_108_out1[11:4], {DC_Filter_N_Mux_12_2_41_4_109_out1[11:4], DC_Filter_N_Mux_12_2_41_4_110_out1[11:4]}};
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx2i2c
         // resource: regr_en_ss_1
         always @(posedge i_clk)
          begin :drive_i_rgb_inside_m_busy_req_0
            if (i_rst == 1'b0) begin
               i_rgb_inside_m_busy_req_0 <= 1'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        4'd01:                         begin
                           if (9'd258 == DC_Filter_Add_9Ux1U_9U_4_65_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_67_out1 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_66_out1)) begin
                              i_rgb_inside_m_busy_req_0 <= 1'd0;
                           end
                        end
                        
                        4'd03:                         begin
                           if (9'd257 == s_reg_133 && (2'd2 == DC_Filter_Add2i1u1_4_74_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_71_out1 && DC_Filter_Lti257u12_4_72_out1))) begin
                              i_rgb_inside_m_busy_req_0 <= 1'd0;
                           end
                        end
                        
                        4'd05, 4'd09:                         begin
                           i_rgb_inside_m_busy_req_0 <= 1'd1;
                        end
                        
                        4'd08:                         begin
                           if (9'd257 != s_reg_133) begin
                              i_rgb_inside_m_busy_req_0 <= 1'd0;
                           end
                        end
                        
                        4'd12:                         begin
                           case (s_reg_133) 

                              9'd257:                               begin
                                 if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_82_out1) begin
                                    i_rgb_inside_m_busy_req_0 <= 1'd0;
                                 end
                              end
                              
                              default:                               begin
                                 i_rgb_inside_m_busy_req_0 <= 1'd0;
                              end
                              
                           endcase

                        end
                        
                        4'd15:                         begin
                           if (9'd256 == DC_Filter_Add2i1u8_4_113_out1 && 12'd0000 == s_reg_132) begin
                              i_rgb_inside_m_busy_req_0 <= 1'd0;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_o_result_m_req_m_trig_req
            if (i_rst == 1'b0) begin
               o_result_m_req_m_trig_req <= 1'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        4'd14:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_101_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_111_out1 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_112_out1)) begin
                              o_result_m_req_m_trig_req <= DC_Filter_Not_1U_1U_1_3_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx3i1c
         always @(DC_Filter_And_1Ux1U_1U_4_61_out1 or DC_Filter_gen_busy_r_4_116_out1[0] or global_state)
          begin :drive_stall0
            case (global_state) 

               4'd05, 4'd09:                begin
                  stall0 = DC_Filter_gen_busy_r_4_116_out1[0];
               end
               
               4'd15:                begin
                  stall0 = DC_Filter_And_1Ux1U_1U_4_61_out1;
               end
               
               default:                begin
                  stall0 = 1'b0;
               end
               
            endcase

         end

         // resource: mux_12bx2i0c
         // resource: regr_en_sc_12
         always @(posedge i_clk)
          begin :drive_s_reg_126
            if (i_rst == 1'b0) begin
               s_reg_126 <= 12'd0000;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        4'd03:                         begin
                           if (9'd257 == s_reg_133 && (2'd2 == DC_Filter_Add2i1u1_4_74_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_71_out1 && (!DC_Filter_Lti257u12_4_72_out1 && !DC_Filter_Lti258u12_4_75_out1)))) begin
                              /* state48 */
                              s_reg_126 <= DC_Filter_N_Mux_12_2_38_4_93_out1;
                           end
                        end
                        
                        4'd04:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_83_out1 && 9'd257 == s_reg_131[8:0]) begin
                              /* state52 */
                              s_reg_126 <= DC_Filter_N_Mux_12_2_38_4_93_out1;
                           end
                        end
                        
                        4'd08:                         begin
                           if (9'd257 == s_reg_133) begin
                              /* state51 */
                              s_reg_126 <= DC_Filter_N_Mux_12_2_38_4_93_out1;
                           end
                        end
                        
                        4'd12:                         begin
                           if (9'd257 == s_reg_133 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_82_out1) begin
                              /* state49 */
                              s_reg_126 <= DC_Filter_N_Mux_12_2_38_4_93_out1;
                           end
                        end
                        
                        4'd13:                         begin
                           /* state53 */
                           s_reg_126 <= DC_Filter_N_Mux_12_2_38_4_93_out1;
                        end
                        
                        4'd14:                         begin
                           s_reg_126 <= DC_Filter_N_Mux_12_2_41_4_108_out1;
                        end
                        
                        4'd15:                         begin
                           if (9'd256 != DC_Filter_Add2i1u8_4_113_out1) begin
                              /* state50 */
                              s_reg_126 <= DC_Filter_N_Mux_12_2_38_4_93_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_12bx2i0c
         // resource: regr_en_sc_12
         always @(posedge i_clk)
          begin :drive_s_reg_127
            if (i_rst == 1'b0) begin
               s_reg_127 <= 12'd0000;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        4'd03:                         begin
                           if (9'd257 == s_reg_133 && (2'd2 == DC_Filter_Add2i1u1_4_74_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_71_out1 && (!DC_Filter_Lti257u12_4_72_out1 && !DC_Filter_Lti258u12_4_75_out1)))) begin
                              s_reg_127 <= DC_Filter_N_Mux_12_2_38_4_94_out1;
                           end
                        end
                        
                        4'd04:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_83_out1 && 9'd257 == s_reg_131[8:0]) begin
                              s_reg_127 <= DC_Filter_N_Mux_12_2_38_4_94_out1;
                           end
                        end
                        
                        4'd08:                         begin
                           if (9'd257 == s_reg_133) begin
                              s_reg_127 <= DC_Filter_N_Mux_12_2_38_4_94_out1;
                           end
                        end
                        
                        4'd12:                         begin
                           if (9'd257 == s_reg_133 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_82_out1) begin
                              s_reg_127 <= DC_Filter_N_Mux_12_2_38_4_94_out1;
                           end
                        end
                        
                        4'd13:                         begin
                           s_reg_127 <= DC_Filter_N_Mux_12_2_38_4_94_out1;
                        end
                        
                        4'd14:                         begin
                           s_reg_127 <= DC_Filter_N_Mux_12_2_41_4_109_out1;
                        end
                        
                        4'd15:                         begin
                           if (9'd256 != DC_Filter_Add2i1u8_4_113_out1) begin
                              s_reg_127 <= DC_Filter_N_Mux_12_2_38_4_94_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_12bx2i0c
         // resource: regr_en_sc_12
         always @(posedge i_clk)
          begin :drive_s_reg_128
            if (i_rst == 1'b0) begin
               s_reg_128 <= 12'd0000;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        4'd03:                         begin
                           if (9'd257 == s_reg_133 && (2'd2 == DC_Filter_Add2i1u1_4_74_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_71_out1 && (!DC_Filter_Lti257u12_4_72_out1 && !DC_Filter_Lti258u12_4_75_out1)))) begin
                              s_reg_128 <= DC_Filter_N_Mux_12_2_39_4_95_out1;
                           end
                        end
                        
                        4'd04:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_83_out1 && 9'd257 == s_reg_131[8:0]) begin
                              s_reg_128 <= DC_Filter_N_Mux_12_2_39_4_95_out1;
                           end
                        end
                        
                        4'd08:                         begin
                           if (9'd257 == s_reg_133) begin
                              s_reg_128 <= DC_Filter_N_Mux_12_2_39_4_95_out1;
                           end
                        end
                        
                        4'd12:                         begin
                           if (9'd257 == s_reg_133 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_82_out1) begin
                              s_reg_128 <= DC_Filter_N_Mux_12_2_39_4_95_out1;
                           end
                        end
                        
                        4'd13:                         begin
                           s_reg_128 <= DC_Filter_N_Mux_12_2_39_4_95_out1;
                        end
                        
                        4'd14:                         begin
                           s_reg_128 <= DC_Filter_N_Mux_12_2_41_4_110_out1;
                        end
                        
                        4'd15:                         begin
                           if (9'd256 != DC_Filter_Add2i1u8_4_113_out1) begin
                              s_reg_128 <= DC_Filter_N_Mux_12_2_39_4_95_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx7i2c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_s_reg_129
            if (i_rst == 1'b0) begin
               s_reg_129 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        4'd01:                         begin
                           if (9'd258 == DC_Filter_Add_9Ux1U_9U_4_65_out1 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_67_out1) begin
                              /* state6 */
                              case (DC_Filter_Add_2Ux1U_2U_4_66_out1) 

                                 2'd3:                                  begin
                                    s_reg_129 <= 2'd1;
                                 end
                                 
                                 default:                                  begin
                                    s_reg_129 <= DC_Filter_Add_2Ux1U_2U_4_66_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        4'd03:                         begin
                           if (9'd257 == s_reg_133 && 2'd2 == DC_Filter_Add2i1u1_4_74_out1) begin
                              /* state16 */
                              case (DC_Filter_Add_2Ux1U_2U_4_71_out1) 

                                 2'd3:                                  begin
                                    s_reg_129 <= 2'd0;
                                 end
                                 
                                 default:                                  begin
                                    s_reg_129 <= DC_Filter_Add_2Ux1U_2U_4_71_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        4'd04:                         begin
                           case (DC_Filter_Add_2Ux1U_2U_4_83_out1) 

                              2'd3:                               begin
                                 s_reg_129 <= 2'd0;
                              end
                              
                              default:                               begin
                                 s_reg_129 <= DC_Filter_Add_2Ux1U_2U_4_83_out1;
                              end
                              
                           endcase

                        end
                        
                        4'd08:                         begin
                           s_reg_129 <= 2'd0;
                        end
                        
                        4'd12:                         begin
                           if (9'd257 == s_reg_133) begin
                              case (DC_Filter_Add_2Ux1U_2U_4_82_out1) 

                                 2'd3:                                  begin
                                    s_reg_129 <= 2'd0;
                                 end
                                 
                                 default:                                  begin
                                    s_reg_129 <= DC_Filter_Add_2Ux1U_2U_4_82_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        4'd14:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_101_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_111_out1 && 2'd3 != DC_Filter_Add_2Ux1U_2U_4_112_out1)) begin
                              s_reg_129 <= DC_Filter_Add_2Ux1U_2U_4_112_out1;
                           end
                        end
                        
                        4'd15:                         begin
                           /* state69 */
                           case (DC_Filter_Add2i1u8_4_113_out1) 

                              9'd256:                               begin
                                 case (s_reg_132) 

                                    12'd0000:                                     begin
                                       s_reg_129 <= 2'd1;
                                    end
                                    
                                    default:                                     begin
                                       s_reg_129 <= 2'd0;
                                    end
                                    
                                 endcase

                              end
                              
                              default:                               begin
                                 s_reg_129 <= 2'd0;
                              end
                              
                           endcase

                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx5i1c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_s_reg_130
            if (i_rst == 1'b0) begin
               s_reg_130 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        4'd01:                         begin
                           if (9'd258 == DC_Filter_Add_9Ux1U_9U_4_65_out1) begin
                              case (DC_Filter_Add_2Ux1U_2U_4_67_out1) 

                                 2'd3:                                  begin
                                    if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_66_out1) begin
                                       s_reg_130 <= 2'd0;
                                    end
                                 end
                                 
                                 default:                                  begin
                                    s_reg_130 <= DC_Filter_Add_2Ux1U_2U_4_67_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        4'd03:                         begin
                           if (9'd257 == s_reg_133) begin
                              case (DC_Filter_Add2i1u1_4_74_out1) 

                                 2'd2:                                  begin
                                    /* state16 */
                                    case (DC_Filter_Add_2Ux1U_2U_4_71_out1) 

                                       2'd3:                                        begin
                                          case (DC_Filter_Add_2Ux1U_2U_4_89_out1) 

                                             2'd3:                                              begin
                                                s_reg_130 <= 2'd0;
                                             end
                                             
                                             default:                                              begin
                                                s_reg_130 <= DC_Filter_Add_2Ux1U_2U_4_89_out1;
                                             end
                                             
                                          endcase

                                       end
                                       
                                       default:                                        begin
                                          s_reg_130 <= 2'd0;
                                       end
                                       
                                    endcase

                                 end
                                 
                                 default:                                  begin
                                    s_reg_130 <= DC_Filter_Add2i1u1_4_74_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        4'd04, 4'd08, 4'd12, 4'd13:                         begin
                           case (DC_Filter_Add_2Ux1U_2U_4_89_out1) 

                              2'd3:                               begin
                                 s_reg_130 <= 2'd0;
                              end
                              
                              default:                               begin
                                 s_reg_130 <= DC_Filter_Add_2Ux1U_2U_4_89_out1;
                              end
                              
                           endcase

                        end
                        
                        4'd14:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_101_out1) begin
                              case (DC_Filter_Add_2Ux1U_2U_4_111_out1) 

                                 2'd3:                                  begin
                                    if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_112_out1) begin
                                       s_reg_130 <= 2'd0;
                                    end
                                 end
                                 
                                 default:                                  begin
                                    s_reg_130 <= DC_Filter_Add_2Ux1U_2U_4_111_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        4'd15:                         begin
                           /* state69 */
                           case (DC_Filter_Add2i1u8_4_113_out1) 

                              9'd256:                               begin
                                 if (12'd0000 != s_reg_132) begin
                                    s_reg_130 <= 2'd0;
                                 end
                              end
                              
                              default:                               begin
                                 case (DC_Filter_Add_2Ux1U_2U_4_89_out1) 

                                    2'd3:                                     begin
                                       s_reg_130 <= 2'd0;
                                    end
                                    
                                    default:                                     begin
                                       s_reg_130 <= DC_Filter_Add_2Ux1U_2U_4_89_out1;
                                    end
                                    
                                 endcase

                              end
                              
                           endcase

                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_12bx4i1c
         // resource: regr_en_sc_12
         always @(posedge i_clk)
          begin :drive_s_reg_131
            if (i_rst == 1'b0) begin
               s_reg_131 <= 12'd0000;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        4'd01:                         begin
                           case (DC_Filter_Add_9Ux1U_9U_4_65_out1) 

                              9'd258:                               begin
                                 case (DC_Filter_Add_2Ux1U_2U_4_67_out1) 

                                    2'd3:                                     begin
                                       if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_66_out1) begin
                                          s_reg_131 <= 12'd0000;
                                       end
                                    end
                                    
                                    default:                                     begin
                                       s_reg_131 <= 12'd0000;
                                    end
                                    
                                 endcase

                              end
                              
                              default:                               begin
                                 s_reg_131 <= {3'b000, DC_Filter_Add_9Ux1U_9U_4_65_out1};
                              end
                              
                           endcase

                        end
                        
                        4'd03:                         begin
                           if (DC_Filter_Lti257u12_4_72_out1) begin
                              s_reg_131 <= DC_Filter_Add2i1u12_4_85_out1;
                           end
                           else begin
                              if (DC_Filter_Lti258u12_4_75_out1) begin
                                 s_reg_131 <= {3'b000, DC_Filter_Add_9Ux1U_9U_4_65_out1};
                              end
                              else begin
                                 s_reg_131 <= 12'd0000;
                              end
                           end
                        end
                        
                        4'd04:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_83_out1) begin
                              /* state24 */
                              case (s_reg_131[8:0]) 

                                 9'd257:                                  begin
                                    s_reg_131 <= 12'd0000;
                                 end
                                 
                                 default:                                  begin
                                    s_reg_131 <= {3'b000, DC_Filter_Add_9Ux1U_9U_4_65_out1};
                                 end
                                 
                              endcase

                           end
                        end
                        
                        4'd08:                         begin
                           if (9'd257 == s_reg_133) begin
                              s_reg_131 <= 12'd0000;
                           end
                        end
                        
                        4'd12:                         begin
                           s_reg_131 <= 12'd0000;
                        end
                        
                        4'd15:                         begin
                           if (9'd256 != DC_Filter_Add2i1u8_4_113_out1) begin
                              s_reg_131 <= {3'b000, DC_Filter_Add2i1u8_4_113_out1};
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_12bx3i1c
         // resource: regr_en_12
         always @(posedge i_clk)
          begin :drive_s_reg_132
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     4'd04:                      begin
                        if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_83_out1 && 9'd257 == s_reg_131[8:0]) begin
                           s_reg_132 <= DC_Filter_Add2i1u12_4_85_out1;
                        end
                     end
                     
                     4'd08:                      begin
                        s_reg_132 <= s_reg_131;
                     end
                     
                     4'd12:                      begin
                        s_reg_132 <= 12'd0003;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_9bx3i1c
         // resource: regr_en_9
         always @(posedge i_clk)
          begin :drive_s_reg_133
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     4'd01, 4'd15:                      begin
                        s_reg_133 <= 9'd001;
                     end
                     
                     4'd02, 4'd07, 4'd11:                      begin
                        s_reg_133 <= DC_Filter_Add_9Ux1U_9U_4_65_out1;
                     end
                     
                     4'd03:                      begin
                        if (9'd257 == s_reg_133) begin
                           s_reg_133 <= 9'd001;
                        end
                     end
                     
                     4'd04:                      begin
                        if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_83_out1 && 9'd257 != s_reg_131[8:0]) begin
                           s_reg_133 <= s_reg_131[8:0];
                        end
                     end
                     
                     4'd12:                      begin
                        if (9'd257 == s_reg_133) begin
                           if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_82_out1) begin
                              s_reg_133 <= 9'd001;
                           end
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_2bx2i1c
         // resource: regr_en_2
         always @(posedge i_clk)
          begin :drive_s_reg_134
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     4'd03, 4'd04, 4'd08, 4'd12, 4'd13:                      begin
                        s_reg_134 <= 2'd0;
                     end
                     
                     4'd14:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_101_out1) 

                           2'd3:                            begin
                              case (DC_Filter_Add_2Ux1U_2U_4_111_out1) 

                                 2'd3:                                  begin
                                    if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_112_out1) begin
                                       s_reg_134 <= 2'd0;
                                    end
                                 end
                                 
                                 default:                                  begin
                                    s_reg_134 <= 2'd0;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              s_reg_134 <= DC_Filter_Add_2Ux1U_2U_4_101_out1;
                           end
                           
                        endcase

                     end
                     
                     4'd15:                      begin
                        if (9'd256 != DC_Filter_Add2i1u8_4_113_out1) begin
                           s_reg_134 <= 2'd0;
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_2bx3i1c
         always @(s_reg_129 or DC_Filter_Add_2Ux1U_2U_4_83_out1 or gs_ctrl0)
          begin :drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in3
            case (gs_ctrl0) 

               2'd1:                begin
                  DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in3 = 2'd0;
               end
               
               2'd2:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_83_out1) 

                     2'd3:                      begin
                        DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in3 = 2'd0;
                     end
                     
                     default:                      begin
                        DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in3 = DC_Filter_Add_2Ux1U_2U_4_83_out1;
                     end
                     
                  endcase

               end
               
               default:                begin
                  DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in3 = s_reg_129;
               end
               
            endcase

         end

         // resource: mux_2bx3i1c
         always @(s_reg_130 or gs_ctrl1)
          begin :drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in2
            case (gs_ctrl1) 

               2'd1:                begin
                  DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in2 = {1'b0, s_reg_130[0]};
               end
               
               2'd2:                begin
                  DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in2 = 2'd2;
               end
               
               default:                begin
                  DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in2 = s_reg_130;
               end
               
            endcase

         end

         // resource: mux_9bx3i1c
         always @(s_reg_131[8:0] or s_reg_133 or DC_Filter_Add_2Ux1U_2U_4_83_out1 or gs_ctrl2)
          begin :drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in1
            case (gs_ctrl2) 

               2'd1:                begin
                  DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in1 = s_reg_133;
               end
               
               2'd2:                begin
                  DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in1 = 9'd001;
               end
               
               2'd3:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_83_out1) 

                     2'd3:                      begin
                        DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in1 = s_reg_131[8:0];
                     end
                     
                     default:                      begin
                        DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in1 = s_reg_133;
                     end
                     
                  endcase

               end
               
               default:                begin
                  DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in1 = s_reg_131[8:0];
               end
               
            endcase

         end

         // resource: DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4  instance: DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64
         assign DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_out1 = ({10'b0000000000, DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in3}*12'd0003 + {10'b0000000000, DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in2})*12'd0258 + {3'b000, DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in1};

         // resource: mux_9bx3i1c
         always @(s_reg_131[8:0] or s_reg_133 or gs_ctrl3)
          begin :drive_DC_Filter_Add_9Ux1U_9U_4_65_in2
            case (gs_ctrl3) 

               2'd1:                begin
                  DC_Filter_Add_9Ux1U_9U_4_65_in2 = s_reg_133;
               end
               
               2'd2:                begin
                  DC_Filter_Add_9Ux1U_9U_4_65_in2 = 9'd001;
               end
               
               default:                begin
                  DC_Filter_Add_9Ux1U_9U_4_65_in2 = s_reg_131[8:0];
               end
               
            endcase

         end

         // resource: DC_Filter_Add_9Ux1U_9U_4  instance: DC_Filter_Add_9Ux1U_9U_4_65
         assign DC_Filter_Add_9Ux1U_9U_4_65_out1 = DC_Filter_Add_9Ux1U_9U_4_65_in2 + 9'd001;

         // resource: mux_12bx9i0c
         always @(s_reg_131[8:0] or s_reg_133 or DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_out1 or DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_out1 or DC_Filter_Add_2Ux1U_2U_4_71_out1 or DC_Filter_Add2u9Mul2i258u2_4_73_out1 or DC_Filter_Add2i1u1_4_74_out1 or DC_Filter_Lti258u12_4_75_out1 or DC_Filter_Add2u9Mul2i258Add2i3u2_4_77_out1 or DC_Filter_Add2u9Mul2i258Add2i6u2_4_79_out1 or DC_Filter_Add_2Ux1U_2U_4_83_out1 or DC_Filter_gen000002_4_84_out1 or DC_Filter_gen000001_4_86_out1 or 
DC_Filter_Add2iLLu9_4_88_out1
          or DC_Filter_Add_12Ux9U_12U_4_100_out1 or DC_Filter_Add2i1u8_4_113_out1 or global_state)
          begin :drive_f2_array_rgb_in1
            case (global_state) 

               4'd03:                begin
                  case (s_reg_133) 

                     9'd257:                      begin
                        case (DC_Filter_Add2i1u1_4_74_out1) 

                           2'd2:                            begin
                              /* state16 */
                              case (DC_Filter_Add_2Ux1U_2U_4_71_out1) 

                                 2'd3:                                  begin
                                    if (DC_Filter_Lti258u12_4_75_out1) begin
                                       f2_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_out1;
                                    end
                                    else begin
                                       f2_array_rgb_in1 = DC_Filter_Add_12Ux9U_12U_4_100_out1;
                                    end
                                 end
                                 
                                 default:                                  begin
                                    f2_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_out1;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              f2_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_out1;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        f2_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_out1;
                     end
                     
                  endcase

               end
               
               4'd04:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_83_out1) 

                     2'd3:                      begin
                        /* state24 */
                        case (s_reg_131[8:0]) 

                           9'd257:                            begin
                              f2_array_rgb_in1 = DC_Filter_Add_12Ux9U_12U_4_100_out1;
                           end
                           
                           default:                            begin
                              f2_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_out1;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        f2_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_out1;
                     end
                     
                  endcase

               end
               
               4'd05:                begin
                  f2_array_rgb_in1 = {1'b0, DC_Filter_gen000002_4_84_out1};
               end
               
               4'd06:                begin
                  f2_array_rgb_in1 = DC_Filter_gen000001_4_86_out1;
               end
               
               4'd07:                begin
                  f2_array_rgb_in1 = DC_Filter_Add2iLLu9_4_88_out1;
               end
               
               4'd08, 4'd12, 4'd13, 4'd14:                begin
                  f2_array_rgb_in1 = DC_Filter_Add_12Ux9U_12U_4_100_out1;
               end
               
               4'd09:                begin
                  f2_array_rgb_in1 = DC_Filter_Add2u9Mul2i258u2_4_73_out1;
               end
               
               4'd10:                begin
                  f2_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add2i3u2_4_77_out1;
               end
               
               4'd11:                begin
                  f2_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add2i6u2_4_79_out1;
               end
               
               4'd15:                begin
                  /* state69 */
                  case (DC_Filter_Add2i1u8_4_113_out1) 

                     9'd256:                      begin
                        f2_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_out1;
                     end
                     
                     default:                      begin
                        f2_array_rgb_in1 = DC_Filter_Add_12Ux9U_12U_4_100_out1;
                     end
                     
                  endcase

               end
               
               default:                begin
                  f2_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_out1;
               end
               
            endcase

         end

         // resource: mux_8bx5i1c
         always @(i_rgb_inside_data[7:0] or o_result_data[23:8] or f2_array_rgb_out1 or gs_ctrl4)
          begin :drive_f2_array_rgb_DIN
            case (gs_ctrl4) 

               3'd1:                begin
                  f2_array_rgb_DIN = f2_array_rgb_out1;
               end
               
               3'd2:                begin
                  f2_array_rgb_DIN = i_rgb_inside_data[7:0];
               end
               
               3'd3:                begin
                  f2_array_rgb_DIN = o_result_data[15:8];
               end
               
               3'd4:                begin
                  f2_array_rgb_DIN = o_result_data[23:16];
               end
               
               default:                begin
                  f2_array_rgb_DIN = 8'd000;
               end
               
            endcase

         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_131[8:0] or s_reg_132 or s_reg_133 or DC_Filter_Add_2Ux1U_2U_4_71_out1 or DC_Filter_Lti257u12_4_72_out1 or DC_Filter_Add2i1u1_4_74_out1 or DC_Filter_Lti258u12_4_75_out1 or DC_Filter_Add_2Ux1U_2U_4_82_out1 or DC_Filter_Add_2Ux1U_2U_4_83_out1 or DC_Filter_Add_2Ux1U_2U_4_89_out1 or DC_Filter_Add_2Ux1U_2U_4_101_out1 or DC_Filter_Add_2Ux1U_2U_4_111_out1 or DC_Filter_Add_2Ux1U_2U_4_112_out1 or DC_Filter_Add2i1u8_4_113_out1 or global_state)
          begin :drive_f2_array_rgb_CE
            if (stall0) begin
               f2_array_rgb_CE = 1'b0;
            end
            else begin
               case (global_state) 

                  4'd00, 4'd02, 4'd05, 4'd06, 4'd07, 4'd09, 4'd10, 4'd11:                   begin
                     f2_array_rgb_CE = 1'b1;
                  end
                  
                  4'd03:                   begin
                     case (s_reg_133) 

                        9'd257:                         begin
                           case (DC_Filter_Add2i1u1_4_74_out1) 

                              2'd2:                               begin
                                 /* state16 */
                                 case (DC_Filter_Add_2Ux1U_2U_4_71_out1) 

                                    2'd3:                                     begin
                                       if (DC_Filter_Lti257u12_4_72_out1) begin
                                          f2_array_rgb_CE = 1'b0;
                                       end
                                       else begin
                                          if (DC_Filter_Lti258u12_4_75_out1) begin
                                             f2_array_rgb_CE = 1'b1;
                                          end
                                          else begin
                                             if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_89_out1) begin
                                                f2_array_rgb_CE = 1'b1;
                                             end
                                             else begin
                                                f2_array_rgb_CE = 1'b0;
                                             end
                                          end
                                       end
                                    end
                                    
                                    default:                                     begin
                                       f2_array_rgb_CE = 1'b1;
                                    end
                                    
                                 endcase

                              end
                              
                              default:                               begin
                                 f2_array_rgb_CE = 1'b1;
                              end
                              
                           endcase

                        end
                        
                        default:                         begin
                           f2_array_rgb_CE = 1'b1;
                        end
                        
                     endcase

                  end
                  
                  4'd04:                   begin
                     case (DC_Filter_Add_2Ux1U_2U_4_83_out1) 

                        2'd3:                         begin
                           /* state24 */
                           case (s_reg_131[8:0]) 

                              9'd257:                               begin
                                 if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_89_out1) begin
                                    f2_array_rgb_CE = 1'b1;
                                 end
                                 else begin
                                    f2_array_rgb_CE = 1'b0;
                                 end
                              end
                              
                              default:                               begin
                                 f2_array_rgb_CE = 1'b1;
                              end
                              
                           endcase

                        end
                        
                        default:                         begin
                           f2_array_rgb_CE = 1'b1;
                        end
                        
                     endcase

                  end
                  
                  4'd08:                   begin
                     if (9'd257 == s_reg_133 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_89_out1) begin
                        f2_array_rgb_CE = 1'b1;
                     end
                     else begin
                        f2_array_rgb_CE = 1'b0;
                     end
                  end
                  
                  4'd12:                   begin
                     if (9'd257 == s_reg_133 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_82_out1 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_89_out1)) begin
                        f2_array_rgb_CE = 1'b1;
                     end
                     else begin
                        f2_array_rgb_CE = 1'b0;
                     end
                  end
                  
                  4'd13:                   begin
                     if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_89_out1) begin
                        f2_array_rgb_CE = 1'b1;
                     end
                     else begin
                        f2_array_rgb_CE = 1'b0;
                     end
                  end
                  
                  4'd14:                   begin
                     case (DC_Filter_Add_2Ux1U_2U_4_101_out1) 

                        2'd3:                         begin
                           case (DC_Filter_Add_2Ux1U_2U_4_111_out1) 

                              2'd3:                               begin
                                 if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_112_out1) begin
                                    f2_array_rgb_CE = 1'b1;
                                 end
                                 else begin
                                    f2_array_rgb_CE = 1'b0;
                                 end
                              end
                              
                              default:                               begin
                                 f2_array_rgb_CE = 1'b1;
                              end
                              
                           endcase

                        end
                        
                        default:                         begin
                           f2_array_rgb_CE = 1'b1;
                        end
                        
                     endcase

                  end
                  
                  4'd15:                   begin
                     /* state69 */
                     case (DC_Filter_Add2i1u8_4_113_out1) 

                        9'd256:                         begin
                           if (12'd0000 != s_reg_132) begin
                              f2_array_rgb_CE = 1'b1;
                           end
                           else begin
                              f2_array_rgb_CE = 1'b0;
                           end
                        end
                        
                        default:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_89_out1) begin
                              f2_array_rgb_CE = 1'b1;
                           end
                           else begin
                              f2_array_rgb_CE = 1'b0;
                           end
                        end
                        
                     endcase

                  end
                  
                  default:                   begin
                     f2_array_rgb_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_131[8:0] or s_reg_133 or DC_Filter_Add_2Ux1U_2U_4_71_out1 or DC_Filter_Lti257u12_4_72_out1 or DC_Filter_Add2i1u1_4_74_out1 or DC_Filter_Lti258u12_4_75_out1 or DC_Filter_Add_2Ux1U_2U_4_83_out1 or gs_ctrl5)
          begin :drive_f2_array_rgb_RW
            if (stall0) begin
               f2_array_rgb_RW = 1'b0;
            end
            else begin
               case (gs_ctrl5) 

                  2'd1:                   begin
                     f2_array_rgb_RW = 1'b1;
                  end
                  
                  2'd2:                   begin
                     case (s_reg_133) 

                        9'd257:                         begin
                           case (DC_Filter_Add2i1u1_4_74_out1) 

                              2'd2:                               begin
                                 /* state16 */
                                 case (DC_Filter_Add_2Ux1U_2U_4_71_out1) 

                                    2'd3:                                     begin
                                       if (DC_Filter_Lti257u12_4_72_out1) begin
                                          f2_array_rgb_RW = 1'b0;
                                       end
                                       else begin
                                          if (DC_Filter_Lti258u12_4_75_out1) begin
                                             f2_array_rgb_RW = 1'b1;
                                          end
                                          else begin
                                             f2_array_rgb_RW = 1'b0;
                                          end
                                       end
                                    end
                                    
                                    default:                                     begin
                                       f2_array_rgb_RW = 1'b0;
                                    end
                                    
                                 endcase

                              end
                              
                              default:                               begin
                                 f2_array_rgb_RW = 1'b0;
                              end
                              
                           endcase

                        end
                        
                        default:                         begin
                           f2_array_rgb_RW = 1'b0;
                        end
                        
                     endcase

                  end
                  
                  2'd3:                   begin
                     case (DC_Filter_Add_2Ux1U_2U_4_83_out1) 

                        2'd3:                         begin
                           /* state24 */
                           case (s_reg_131[8:0]) 

                              9'd257:                               begin
                                 f2_array_rgb_RW = 1'b0;
                              end
                              
                              default:                               begin
                                 f2_array_rgb_RW = 1'b1;
                              end
                              
                           endcase

                        end
                        
                        default:                         begin
                           f2_array_rgb_RW = 1'b1;
                        end
                        
                     endcase

                  end
                  
                  default:                   begin
                     f2_array_rgb_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_66
         assign DC_Filter_Add_2Ux1U_2U_4_66_out1 = s_reg_129 + 2'd1;

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_67
         assign DC_Filter_Add_2Ux1U_2U_4_67_out1 = s_reg_130 + 2'd1;

         // resource: mux_2bx3i1c
         always @(s_reg_129 or s_reg_133 or DC_Filter_Add_2Ux1U_2U_4_71_out1 or DC_Filter_Add2i1u1_4_74_out1 or gs_ctrl6)
          begin :drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in3
            if (gs_ctrl6) begin
               DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in3 = 2'd0;
            end
            else begin
               case (s_reg_133) 

                  9'd257:                   begin
                     case (DC_Filter_Add2i1u1_4_74_out1) 

                        2'd2:                         begin
                           DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in3 = DC_Filter_Add_2Ux1U_2U_4_71_out1;
                        end
                        
                        default:                         begin
                           DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in3 = s_reg_129;
                        end
                        
                     endcase

                  end
                  
                  default:                   begin
                     DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in3 = s_reg_129;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx3i1c
         always @(s_reg_130[0] or s_reg_133 or DC_Filter_Add2i1u1_4_74_out1 or gs_ctrl6)
          begin :drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in2
            if (gs_ctrl6) begin
               DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in2 = 1'b0;
            end
            else begin
               case (s_reg_133) 

                  9'd257:                   begin
                     case (DC_Filter_Add2i1u1_4_74_out1) 

                        2'd2:                         begin
                           DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in2 = 1'b0;
                        end
                        
                        default:                         begin
                           DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in2 = DC_Filter_Add2i1u1_4_74_out1[0];
                        end
                        
                     endcase

                  end
                  
                  default:                   begin
                     DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in2 = s_reg_130[0];
                  end
                  
               endcase

            end
         end

         // resource: mux_9bx2i1c
         always @(s_reg_133 or gs_ctrl6)
          begin :drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in1
            if (gs_ctrl6) begin
               DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in1 = 9'd001;
            end
            else begin
               case (s_reg_133) 

                  9'd257:                   begin
                     DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in1 = 9'd001;
                  end
                  
                  default:                   begin
                     DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in1 = s_reg_133;
                  end
                  
               endcase

            end
         end

         // resource: DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4  instance: DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68
         assign DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_out1 = ({10'b0000000000, DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in3}*12'd0003 + ({11'b00000000000, DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in2} + 12'd0001))*12'd0258 + {3'b000, DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in1};

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_71
         assign DC_Filter_Add_2Ux1U_2U_4_71_out1 = s_reg_129 + 2'd1;

         // resource: DC_Filter_Lti257u12_4  instance: DC_Filter_Lti257u12_4_72
         assign DC_Filter_Lti257u12_4_72_out1 = s_reg_132 < 12'd0257;

         // resource: DC_Filter_Add2u9Mul2i258u2_4  instance: DC_Filter_Add2u9Mul2i258u2_4_73
         assign DC_Filter_Add2u9Mul2i258u2_4_73_out1 = {10'b0000000000, s_reg_129}*12'd0258 + {3'b000, s_reg_133};

         // resource: DC_Filter_Add2i1u1_4  instance: DC_Filter_Add2i1u1_4_74
         assign DC_Filter_Add2i1u1_4_74_out1 = {1'b0, s_reg_130[0]} + 2'd1;

         // resource: DC_Filter_Lti258u12_4  instance: DC_Filter_Lti258u12_4_75
         assign DC_Filter_Lti258u12_4_75_out1 = s_reg_132 < 12'd0258;

         // resource: DC_Filter_Add2i1u12_4  instance: DC_Filter_Add2i1u12_4_85
         assign DC_Filter_Add2i1u12_4_85_out1 = s_reg_132 + 12'd0001;

         // resource: DC_Filter_Add2u9Mul2i258Add2i3u2_4  instance: DC_Filter_Add2u9Mul2i258Add2i3u2_4_77
         assign DC_Filter_Add2u9Mul2i258Add2i3u2_4_77_out1 = ({10'b0000000000, s_reg_129} + 12'd0003)*12'd0258 + {3'b000, s_reg_133};

         // resource: DC_Filter_Add2u9Mul2i258Add2i6u2_4  instance: DC_Filter_Add2u9Mul2i258Add2i6u2_4_79
         assign DC_Filter_Add2u9Mul2i258Add2i6u2_4_79_out1 = ({10'b0000000000, s_reg_129} + 12'd0006)*12'd0258 + {3'b000, s_reg_133};

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_82
         assign DC_Filter_Add_2Ux1U_2U_4_82_out1 = s_reg_129 + 2'd1;

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_83
         assign DC_Filter_Add_2Ux1U_2U_4_83_out1 = s_reg_129 + 2'd1;

         // resource: DC_Filter_gen000002_4  instance: DC_Filter_gen000002_4_84
         assign DC_Filter_gen000002_4_84_out1 = {2'b00, s_reg_133} + 11'd0516;

         // resource: DC_Filter_gen000001_4  instance: DC_Filter_gen000001_4_86
         assign DC_Filter_gen000001_4_86_out1 = {3'b000, s_reg_133} + 12'd1290;

         // resource: DC_Filter_Add2iLLu9_4  instance: DC_Filter_Add2iLLu9_4_88
         assign DC_Filter_Add2iLLu9_4_88_out1 = {3'b000, s_reg_133} + 12'd2064;

         // resource: mux_2bx2i1c
         always @(s_reg_130 or gs_ctrl9)
          begin :drive_DC_Filter_Add_2Ux1U_2U_4_89_in2
            if (gs_ctrl9) begin
               DC_Filter_Add_2Ux1U_2U_4_89_in2 = s_reg_130;
            end
            else begin
               DC_Filter_Add_2Ux1U_2U_4_89_in2 = 2'd0;
            end
         end

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_89
         assign DC_Filter_Add_2Ux1U_2U_4_89_out1 = DC_Filter_Add_2Ux1U_2U_4_89_in2 + 2'd1;

         // resource: DC_Filter_Eqi2u2_4  instance: DC_Filter_Eqi2u2_4_90
         assign DC_Filter_Eqi2u2_4_90_out1 = DC_Filter_Add_2Ux1U_2U_4_89_in2 == 2'd2;

         // resource: DC_Filter_Eqi1u2_4  instance: DC_Filter_Eqi1u2_4_91
         assign DC_Filter_Eqi1u2_4_91_out1 = DC_Filter_Add_2Ux1U_2U_4_89_in2 == 2'd1;

         // resource: DC_Filter_OrReduction_2U_1U_4  instance: DC_Filter_OrReduction_2U_1U_4_92
         assign DC_Filter_OrReduction_2U_1U_4_92_out1 = (|DC_Filter_Add_2Ux1U_2U_4_89_in2);

         // resource: DC_Filter_N_Mux_12_2_38_4
         always @(s_reg_126 or DC_Filter_Eqi2u2_4_90_out1)
          begin :DC_Filter_N_Mux_12_2_38_4_93
            if (DC_Filter_Eqi2u2_4_90_out1) begin
               DC_Filter_N_Mux_12_2_38_4_93_out1 = 12'd0000;
            end
            else begin
               DC_Filter_N_Mux_12_2_38_4_93_out1 = s_reg_126;
            end
         end

         // resource: DC_Filter_N_Mux_12_2_38_4
         always @(s_reg_127 or DC_Filter_Eqi1u2_4_91_out1)
          begin :DC_Filter_N_Mux_12_2_38_4_94
            if (DC_Filter_Eqi1u2_4_91_out1) begin
               DC_Filter_N_Mux_12_2_38_4_94_out1 = 12'd0000;
            end
            else begin
               DC_Filter_N_Mux_12_2_38_4_94_out1 = s_reg_127;
            end
         end

         // resource: DC_Filter_N_Mux_12_2_39_4
         always @(s_reg_128 or DC_Filter_OrReduction_2U_1U_4_92_out1)
          begin :DC_Filter_N_Mux_12_2_39_4_95
            if (DC_Filter_OrReduction_2U_1U_4_92_out1) begin
               DC_Filter_N_Mux_12_2_39_4_95_out1 = s_reg_128;
            end
            else begin
               DC_Filter_N_Mux_12_2_39_4_95_out1 = 12'd0000;
            end
         end

         // resource: mux_2bx2i1c
         always @(DC_Filter_Add_2Ux1U_2U_4_101_out1 or gs_ctrl13)
          begin :drive_DC_Filter_Add2u2Mul2i3u2_4_96_in2
            if (gs_ctrl13) begin
               case (DC_Filter_Add_2Ux1U_2U_4_101_out1) 

                  2'd3:                   begin
                     DC_Filter_Add2u2Mul2i3u2_4_96_in2 = 2'd0;
                  end
                  
                  default:                   begin
                     DC_Filter_Add2u2Mul2i3u2_4_96_in2 = DC_Filter_Add_2Ux1U_2U_4_101_out1;
                  end
                  
               endcase

            end
            else begin
               DC_Filter_Add2u2Mul2i3u2_4_96_in2 = 2'd0;
            end
         end

         // resource: mux_2bx3i1c
         always @(s_reg_130 or DC_Filter_Add_2Ux1U_2U_4_101_out1 or DC_Filter_Add_2Ux1U_2U_4_111_out1 or gs_ctrl13)
          begin :drive_DC_Filter_Add2u2Mul2i3u2_4_96_in1
            if (gs_ctrl13) begin
               case (DC_Filter_Add_2Ux1U_2U_4_101_out1) 

                  2'd3:                   begin
                     case (DC_Filter_Add_2Ux1U_2U_4_111_out1) 

                        2'd3:                         begin
                           DC_Filter_Add2u2Mul2i3u2_4_96_in1 = 2'd0;
                        end
                        
                        default:                         begin
                           DC_Filter_Add2u2Mul2i3u2_4_96_in1 = DC_Filter_Add_2Ux1U_2U_4_111_out1;
                        end
                        
                     endcase

                  end
                  
                  default:                   begin
                     DC_Filter_Add2u2Mul2i3u2_4_96_in1 = s_reg_130;
                  end
                  
               endcase

            end
            else begin
               DC_Filter_Add2u2Mul2i3u2_4_96_in1 = 2'd0;
            end
         end

         // resource: DC_Filter_Add2u2Mul2i3u2_4  instance: DC_Filter_Add2u2Mul2i3u2_4_96
         assign DC_Filter_Add2u2Mul2i3u2_4_96_out1 = {2'b00, DC_Filter_Add2u2Mul2i3u2_4_96_in2}*4'd03 + {2'b00, DC_Filter_Add2u2Mul2i3u2_4_96_in1};

         // resource: mux_8bx3i1c
         always @(s_reg_131[7:0] or DC_Filter_Add2i1u8_4_113_out1[7:0] or gs_ctrl15)
          begin :drive_DC_Filter_Add_8Ux2U_9U_4_97_in2
            case (gs_ctrl15) 

               2'd1:                begin
                  DC_Filter_Add_8Ux2U_9U_4_97_in2 = s_reg_131[7:0];
               end
               
               2'd2:                begin
                  DC_Filter_Add_8Ux2U_9U_4_97_in2 = DC_Filter_Add2i1u8_4_113_out1[7:0];
               end
               
               default:                begin
                  DC_Filter_Add_8Ux2U_9U_4_97_in2 = 8'd000;
               end
               
            endcase

         end

         // resource: mux_2bx3i1c
         always @(s_reg_129 or DC_Filter_Add_2Ux1U_2U_4_101_out1 or DC_Filter_Add_2Ux1U_2U_4_111_out1 or DC_Filter_Add_2Ux1U_2U_4_112_out1 or gs_ctrl16)
          begin :drive_DC_Filter_Add_8Ux2U_9U_4_97_in1
            case (gs_ctrl16) 

               2'd1:                begin
                  DC_Filter_Add_8Ux2U_9U_4_97_in1 = s_reg_129;
               end
               
               2'd2:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_101_out1) 

                     2'd3:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_111_out1) 

                           2'd3:                            begin
                              DC_Filter_Add_8Ux2U_9U_4_97_in1 = DC_Filter_Add_2Ux1U_2U_4_112_out1;
                           end
                           
                           default:                            begin
                              DC_Filter_Add_8Ux2U_9U_4_97_in1 = s_reg_129;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        DC_Filter_Add_8Ux2U_9U_4_97_in1 = s_reg_129;
                     end
                     
                  endcase

               end
               
               default:                begin
                  DC_Filter_Add_8Ux2U_9U_4_97_in1 = 2'd0;
               end
               
            endcase

         end

         // resource: DC_Filter_Add_8Ux2U_9U_4  instance: DC_Filter_Add_8Ux2U_9U_4_97
         assign DC_Filter_Add_8Ux2U_9U_4_97_out1 = {1'b0, DC_Filter_Add_8Ux2U_9U_4_97_in2} + {7'b0000000, DC_Filter_Add_8Ux2U_9U_4_97_in1};

         // resource: DC_Filter_Mul_12U_3_4  instance: DC_Filter_Mul_12U_3_4_98
         assign DC_Filter_Mul_12U_3_4_98_out1 = {8'b00000000, DC_Filter_Add2u2Mul2i3u2_4_96_out1}*12'd0258;

         // resource: DC_Filter_Add2u2Mul2i3u2_4  instance: DC_Filter_Add2u2Mul2i3u2_4_99
         assign DC_Filter_Add2u2Mul2i3u2_4_99_out1 = {2'b00, DC_Filter_Add2u2Mul2i3u2_4_96_in1}*4'd03 + {2'b00, DC_Filter_Add_8Ux2U_9U_4_97_in1};

         // resource: DC_Filter_Add_12Ux9U_12U_4  instance: DC_Filter_Add_12Ux9U_12U_4_100
         assign DC_Filter_Add_12Ux9U_12U_4_100_out1 = DC_Filter_Mul_12U_3_4_98_out1 + {3'b000, DC_Filter_Add_8Ux2U_9U_4_97_out1};

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_101
         assign DC_Filter_Add_2Ux1U_2U_4_101_out1 = s_reg_134 + 2'd1;

         // resource: DC_Filter_Eqi2u2_4  instance: DC_Filter_Eqi2u2_4_102
         assign DC_Filter_Eqi2u2_4_102_out1 = s_reg_134 == 2'd2;

         // resource: DC_Filter_OrReduction_2U_1U_4  instance: DC_Filter_OrReduction_2U_1U_4_103
         assign DC_Filter_OrReduction_2U_1U_4_103_out1 = (|s_reg_134);

         // resource: DC_Filter_N_Mux_12_3_40_4
         always @(s_reg_126 or s_reg_127 or s_reg_128 or s_reg_134)
          begin :DC_Filter_N_Mux_12_3_40_4_104
            case (s_reg_134) 

               2'd0:                begin
                  DC_Filter_N_Mux_12_3_40_4_104_out1 = s_reg_128;
               end
               
               2'd1:                begin
                  DC_Filter_N_Mux_12_3_40_4_104_out1 = s_reg_127;
               end
               
               default:                begin
                  DC_Filter_N_Mux_12_3_40_4_104_out1 = s_reg_126;
               end
               
            endcase

         end

         // resource: DC_Filter_Eqi1u2_4  instance: DC_Filter_Eqi1u2_4_105
         assign DC_Filter_Eqi1u2_4_105_out1 = s_reg_134 == 2'd1;

         // instance: drive_mask2_in1
         assign mask2_in1 = DC_Filter_Add2u2Mul2i3u2_4_99_out1;

         // resource: DC_Filter_Mul_8Ux4U_12U_4  instance: DC_Filter_Mul_8Ux4U_12U_4_106
         assign DC_Filter_Mul_8Ux4U_12U_4_106_out1 = {4'b0000, f2_array_rgb_out1}*{8'b00000000, mask2_out1};

         // resource: DC_Filter_Add_12Ux12U_12U_4  instance: DC_Filter_Add_12Ux12U_12U_4_107
         assign DC_Filter_Add_12Ux12U_12U_4_107_out1 = DC_Filter_N_Mux_12_3_40_4_104_out1 + DC_Filter_Mul_8Ux4U_12U_4_106_out1;

         // resource: DC_Filter_N_Mux_12_2_41_4
         always @(s_reg_126 or DC_Filter_Eqi2u2_4_102_out1 or DC_Filter_Add_12Ux12U_12U_4_107_out1)
          begin :DC_Filter_N_Mux_12_2_41_4_108
            if (DC_Filter_Eqi2u2_4_102_out1) begin
               DC_Filter_N_Mux_12_2_41_4_108_out1 = DC_Filter_Add_12Ux12U_12U_4_107_out1;
            end
            else begin
               DC_Filter_N_Mux_12_2_41_4_108_out1 = s_reg_126;
            end
         end

         // resource: DC_Filter_N_Mux_12_2_41_4
         always @(s_reg_127 or DC_Filter_Eqi1u2_4_105_out1 or DC_Filter_Add_12Ux12U_12U_4_107_out1)
          begin :DC_Filter_N_Mux_12_2_41_4_109
            if (DC_Filter_Eqi1u2_4_105_out1) begin
               DC_Filter_N_Mux_12_2_41_4_109_out1 = DC_Filter_Add_12Ux12U_12U_4_107_out1;
            end
            else begin
               DC_Filter_N_Mux_12_2_41_4_109_out1 = s_reg_127;
            end
         end

         // resource: DC_Filter_N_Mux_12_2_41_4
         always @(s_reg_128 or DC_Filter_OrReduction_2U_1U_4_103_out1 or DC_Filter_Add_12Ux12U_12U_4_107_out1)
          begin :DC_Filter_N_Mux_12_2_41_4_110
            if (DC_Filter_OrReduction_2U_1U_4_103_out1) begin
               DC_Filter_N_Mux_12_2_41_4_110_out1 = s_reg_128;
            end
            else begin
               DC_Filter_N_Mux_12_2_41_4_110_out1 = DC_Filter_Add_12Ux12U_12U_4_107_out1;
            end
         end

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_111
         assign DC_Filter_Add_2Ux1U_2U_4_111_out1 = s_reg_130 + 2'd1;

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_112
         assign DC_Filter_Add_2Ux1U_2U_4_112_out1 = s_reg_129 + 2'd1;

         // resource: DC_Filter_Add2i1u8_4  instance: DC_Filter_Add2i1u8_4_113
         assign DC_Filter_Add2i1u8_4_113_out1 = {1'b0, s_reg_131[7:0]} + 9'd001;

         // resource: regr_en_sc_4
         always @(posedge i_clk)
          begin :drive_global_state
            if (i_rst == 1'b0) begin
               global_state <= 4'd00;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     global_state <= global_state_next;
                  end
                  
               endcase

            end
         end

         // resource: mux_4bx8i7c
         always @(s_reg_131[8:0] or s_reg_132 or s_reg_133 or DC_Filter_Add_9Ux1U_9U_4_65_out1 or DC_Filter_Add_2Ux1U_2U_4_66_out1 or DC_Filter_Add_2Ux1U_2U_4_67_out1 or DC_Filter_Add_2Ux1U_2U_4_71_out1 or DC_Filter_Lti257u12_4_72_out1 or DC_Filter_Add2i1u1_4_74_out1 or DC_Filter_Lti258u12_4_75_out1 or DC_Filter_Add_2Ux1U_2U_4_82_out1 or DC_Filter_Add_2Ux1U_2U_4_83_out1 or DC_Filter_Add_2Ux1U_2U_4_89_out1 or DC_Filter_Add_2Ux1U_2U_4_101_out1 or DC_Filter_Add_2Ux1U_2U_4_111_out1 or 
DC_Filter_Add_2Ux1U_2U_4_112_out1
          or DC_Filter_Add2i1u8_4_113_out1 or global_state)
          begin :drive_global_state_next
            case (global_state) 

               4'd01:                begin
                  case (DC_Filter_Add_9Ux1U_9U_4_65_out1) 

                     9'd258:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_67_out1) 

                           2'd3:                            begin
                              /* state6 */
                              case (DC_Filter_Add_2Ux1U_2U_4_66_out1) 

                                 2'd3:                                  begin
                                    global_state_next = 4'd09;
                                 end
                                 
                                 default:                                  begin
                                    global_state_next = 4'd00;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state_next = 4'd00;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state_next = 4'd00;
                     end
                     
                  endcase

               end
               
               4'd03:                begin
                  case (s_reg_133) 

                     9'd257:                      begin
                        case (DC_Filter_Add2i1u1_4_74_out1) 

                           2'd2:                            begin
                              /* state16 */
                              case (DC_Filter_Add_2Ux1U_2U_4_71_out1) 

                                 2'd3:                                  begin
                                    if (DC_Filter_Lti257u12_4_72_out1) begin
                                       global_state_next = 4'd05;
                                    end
                                    else begin
                                       if (DC_Filter_Lti258u12_4_75_out1) begin
                                          global_state_next = global_state + 4'd01;
                                       end
                                       else begin
                                          case (DC_Filter_Add_2Ux1U_2U_4_89_out1) 

                                             2'd3:                                              begin
                                                global_state_next = 4'd14;
                                             end
                                             
                                             default:                                              begin
                                                global_state_next = 4'd13;
                                             end
                                             
                                          endcase

                                       end
                                    end
                                 end
                                 
                                 default:                                  begin
                                    global_state_next = 4'd02;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state_next = 4'd02;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state_next = 4'd02;
                     end
                     
                  endcase

               end
               
               4'd04:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_83_out1) 

                     2'd3:                      begin
                        /* state24 */
                        case (s_reg_131[8:0]) 

                           9'd257:                            begin
                              case (DC_Filter_Add_2Ux1U_2U_4_89_out1) 

                                 2'd3:                                  begin
                                    global_state_next = 4'd14;
                                 end
                                 
                                 default:                                  begin
                                    global_state_next = 4'd13;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state_next = 4'd04;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state_next = 4'd04;
                     end
                     
                  endcase

               end
               
               4'd08:                begin
                  case (s_reg_133) 

                     9'd257:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_89_out1) 

                           2'd3:                            begin
                              global_state_next = 4'd14;
                           end
                           
                           default:                            begin
                              global_state_next = 4'd13;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state_next = 4'd05;
                     end
                     
                  endcase

               end
               
               4'd12:                begin
                  case (s_reg_133) 

                     9'd257:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_82_out1) 

                           2'd3:                            begin
                              case (DC_Filter_Add_2Ux1U_2U_4_89_out1) 

                                 2'd3:                                  begin
                                    global_state_next = 4'd14;
                                 end
                                 
                                 default:                                  begin
                                    global_state_next = global_state + 4'd01;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state_next = 4'd09;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state_next = 4'd09;
                     end
                     
                  endcase

               end
               
               4'd13:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_89_out1) 

                     2'd3:                      begin
                        global_state_next = global_state + 4'd01;
                     end
                     
                     default:                      begin
                        global_state_next = 4'd13;
                     end
                     
                  endcase

               end
               
               4'd14:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_101_out1) 

                     2'd3:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_111_out1) 

                           2'd3:                            begin
                              case (DC_Filter_Add_2Ux1U_2U_4_112_out1) 

                                 2'd3:                                  begin
                                    global_state_next = global_state + 4'd01;
                                 end
                                 
                                 default:                                  begin
                                    global_state_next = 4'd14;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state_next = 4'd14;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state_next = 4'd14;
                     end
                     
                  endcase

               end
               
               4'd15:                begin
                  /* state69 */
                  case (DC_Filter_Add2i1u8_4_113_out1) 

                     9'd256:                      begin
                        case (s_reg_132) 

                           12'd0000:                            begin
                              global_state_next = 4'd09;
                           end
                           
                           default:                            begin
                              global_state_next = 4'd02;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_89_out1) 

                           2'd3:                            begin
                              global_state_next = 4'd14;
                           end
                           
                           default:                            begin
                              global_state_next = 4'd13;
                           end
                           
                        endcase

                     end
                     
                  endcase

               end
               
               default:                begin
                  global_state_next = global_state + 4'd01;
               end
               
            endcase

         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl0
            if (i_rst == 1'b0) begin
               gs_ctrl0 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        4'd03:                         begin
                           gs_ctrl0 <= 2'd1;
                        end
                        
                        4'd04:                         begin
                           gs_ctrl0 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl0 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl1
            if (i_rst == 1'b0) begin
               gs_ctrl1 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        4'd02:                         begin
                           gs_ctrl1 <= 2'd1;
                        end
                        
                        4'd03, 4'd04:                         begin
                           gs_ctrl1 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl1 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx4i4c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl2
            if (i_rst == 1'b0) begin
               gs_ctrl2 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        4'd02:                         begin
                           gs_ctrl2 <= 2'd1;
                        end
                        
                        4'd03:                         begin
                           gs_ctrl2 <= 2'd2;
                        end
                        
                        4'd04:                         begin
                           gs_ctrl2 <= 2'd3;
                        end
                        
                        default:                         begin
                           gs_ctrl2 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl3
            if (i_rst == 1'b0) begin
               gs_ctrl3 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        4'd02, 4'd07, 4'd11:                         begin
                           gs_ctrl3 <= 2'd1;
                        end
                        
                        4'd03:                         begin
                           gs_ctrl3 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl3 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx5i5c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl4
            if (i_rst == 1'b0) begin
               gs_ctrl4 <= 3'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        4'd02:                         begin
                           gs_ctrl4 <= 3'd1;
                        end
                        
                        4'd05, 4'd09:                         begin
                           gs_ctrl4 <= 3'd2;
                        end
                        
                        4'd06, 4'd10:                         begin
                           gs_ctrl4 <= 3'd3;
                        end
                        
                        4'd07, 4'd11:                         begin
                           gs_ctrl4 <= 3'd4;
                        end
                        
                        default:                         begin
                           gs_ctrl4 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx4i4c
         // resource: regr_en_ss_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl5
            if (i_rst == 1'b0) begin
               gs_ctrl5 <= 2'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        4'd00, 4'd02, 4'd05, 4'd06, 4'd07, 4'd09, 4'd10, 4'd11:                         begin
                           gs_ctrl5 <= 2'd1;
                        end
                        
                        4'd03:                         begin
                           gs_ctrl5 <= 2'd2;
                        end
                        
                        4'd04:                         begin
                           gs_ctrl5 <= 2'd3;
                        end
                        
                        default:                         begin
                           gs_ctrl5 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl6
            if (i_rst == 1'b0) begin
               gs_ctrl6 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        4'd15:                         begin
                           gs_ctrl6 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl6 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl9
            if (i_rst == 1'b0) begin
               gs_ctrl9 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        4'd13:                         begin
                           gs_ctrl9 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl9 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl13
            if (i_rst == 1'b0) begin
               gs_ctrl13 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        4'd14:                         begin
                           gs_ctrl13 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl13 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl15
            if (i_rst == 1'b0) begin
               gs_ctrl15 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        4'd13, 4'd14:                         begin
                           gs_ctrl15 <= 2'd1;
                        end
                        
                        4'd15:                         begin
                           gs_ctrl15 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl15 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl16
            if (i_rst == 1'b0) begin
               gs_ctrl16 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        4'd13:                         begin
                           gs_ctrl16 <= 2'd1;
                        end
                        
                        4'd14:                         begin
                           gs_ctrl16 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl16 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_24bx2i0c
         // resource: regr_en_24
         always @(posedge i_clk)
          begin :drive_o_rgb_inside_data
            case (stall1) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state1) 

                     4'd05, 4'd09:                      begin
                        o_rgb_inside_data <= i_rgb_data;
                     end
                     
                     4'd14:                      begin
                        if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_46_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_56_out1 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_57_out1)) begin
                           o_rgb_inside_data <= {DC_Filter_N_Mux_12_2_41_4_53_out1[11:4], {DC_Filter_N_Mux_12_2_41_4_54_out1[11:4], DC_Filter_N_Mux_12_2_41_4_55_out1[11:4]}};
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx2i2c
         // resource: regr_en_ss_1
         always @(posedge i_clk)
          begin :drive_i_rgb_m_busy_req_0
            if (i_rst == 1'b0) begin
               i_rgb_m_busy_req_0 <= 1'd1;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1) 

                        4'd01:                         begin
                           if (9'd258 == DC_Filter_Add_9Ux1U_9U_4_10_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_12_out1 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_11_out1)) begin
                              i_rgb_m_busy_req_0 <= 1'd0;
                           end
                        end
                        
                        4'd03:                         begin
                           if (9'd257 == s_reg_66 && (2'd2 == DC_Filter_Add2i1u1_4_19_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_16_out1 && DC_Filter_Lti257u12_4_17_out1))) begin
                              i_rgb_m_busy_req_0 <= 1'd0;
                           end
                        end
                        
                        4'd05, 4'd09:                         begin
                           i_rgb_m_busy_req_0 <= 1'd1;
                        end
                        
                        4'd08:                         begin
                           if (9'd257 != s_reg_66) begin
                              i_rgb_m_busy_req_0 <= 1'd0;
                           end
                        end
                        
                        4'd12:                         begin
                           case (s_reg_66) 

                              9'd257:                               begin
                                 if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_27_out1) begin
                                    i_rgb_m_busy_req_0 <= 1'd0;
                                 end
                              end
                              
                              default:                               begin
                                 i_rgb_m_busy_req_0 <= 1'd0;
                              end
                              
                           endcase

                        end
                        
                        4'd15:                         begin
                           if (9'd256 == DC_Filter_Add2i1u8_4_58_out1 && 12'd0000 == s_reg_65) begin
                              i_rgb_m_busy_req_0 <= 1'd0;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_o_rgb_inside_m_req_m_trig_req
            if (i_rst == 1'b0) begin
               o_rgb_inside_m_req_m_trig_req <= 1'd0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1) 

                        4'd14:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_46_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_56_out1 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_57_out1)) begin
                              o_rgb_inside_m_req_m_trig_req <= DC_Filter_Not_1U_1U_1_6_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx3i1c
         always @(DC_Filter_And_1Ux1U_1U_4_59_out1 or DC_Filter_gen_busy_r_4_115_out1[0] or global_state1)
          begin :drive_stall1
            case (global_state1) 

               4'd05, 4'd09:                begin
                  stall1 = DC_Filter_gen_busy_r_4_115_out1[0];
               end
               
               4'd15:                begin
                  stall1 = DC_Filter_And_1Ux1U_1U_4_59_out1;
               end
               
               default:                begin
                  stall1 = 1'b0;
               end
               
            endcase

         end

         // resource: mux_12bx2i0c
         // resource: regr_en_sc_12
         always @(posedge i_clk)
          begin :drive_s_reg_59
            if (i_rst == 1'b0) begin
               s_reg_59 <= 12'd0000;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1) 

                        4'd03:                         begin
                           if (9'd257 == s_reg_66 && (2'd2 == DC_Filter_Add2i1u1_4_19_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_16_out1 && (!DC_Filter_Lti257u12_4_17_out1 && !DC_Filter_Lti258u12_4_20_out1)))) begin
                              /* state48 */
                              s_reg_59 <= DC_Filter_N_Mux_12_2_38_4_38_out1;
                           end
                        end
                        
                        4'd04:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_28_out1 && 9'd257 == s_reg_64[8:0]) begin
                              /* state52 */
                              s_reg_59 <= DC_Filter_N_Mux_12_2_38_4_38_out1;
                           end
                        end
                        
                        4'd08:                         begin
                           if (9'd257 == s_reg_66) begin
                              /* state51 */
                              s_reg_59 <= DC_Filter_N_Mux_12_2_38_4_38_out1;
                           end
                        end
                        
                        4'd12:                         begin
                           if (9'd257 == s_reg_66 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_27_out1) begin
                              /* state49 */
                              s_reg_59 <= DC_Filter_N_Mux_12_2_38_4_38_out1;
                           end
                        end
                        
                        4'd13:                         begin
                           /* state53 */
                           s_reg_59 <= DC_Filter_N_Mux_12_2_38_4_38_out1;
                        end
                        
                        4'd14:                         begin
                           s_reg_59 <= DC_Filter_N_Mux_12_2_41_4_53_out1;
                        end
                        
                        4'd15:                         begin
                           if (9'd256 != DC_Filter_Add2i1u8_4_58_out1) begin
                              /* state50 */
                              s_reg_59 <= DC_Filter_N_Mux_12_2_38_4_38_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_12bx2i0c
         // resource: regr_en_sc_12
         always @(posedge i_clk)
          begin :drive_s_reg_60
            if (i_rst == 1'b0) begin
               s_reg_60 <= 12'd0000;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1) 

                        4'd03:                         begin
                           if (9'd257 == s_reg_66 && (2'd2 == DC_Filter_Add2i1u1_4_19_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_16_out1 && (!DC_Filter_Lti257u12_4_17_out1 && !DC_Filter_Lti258u12_4_20_out1)))) begin
                              s_reg_60 <= DC_Filter_N_Mux_12_2_38_4_39_out1;
                           end
                        end
                        
                        4'd04:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_28_out1 && 9'd257 == s_reg_64[8:0]) begin
                              s_reg_60 <= DC_Filter_N_Mux_12_2_38_4_39_out1;
                           end
                        end
                        
                        4'd08:                         begin
                           if (9'd257 == s_reg_66) begin
                              s_reg_60 <= DC_Filter_N_Mux_12_2_38_4_39_out1;
                           end
                        end
                        
                        4'd12:                         begin
                           if (9'd257 == s_reg_66 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_27_out1) begin
                              s_reg_60 <= DC_Filter_N_Mux_12_2_38_4_39_out1;
                           end
                        end
                        
                        4'd13:                         begin
                           s_reg_60 <= DC_Filter_N_Mux_12_2_38_4_39_out1;
                        end
                        
                        4'd14:                         begin
                           s_reg_60 <= DC_Filter_N_Mux_12_2_41_4_54_out1;
                        end
                        
                        4'd15:                         begin
                           if (9'd256 != DC_Filter_Add2i1u8_4_58_out1) begin
                              s_reg_60 <= DC_Filter_N_Mux_12_2_38_4_39_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_12bx2i0c
         // resource: regr_en_sc_12
         always @(posedge i_clk)
          begin :drive_s_reg_61
            if (i_rst == 1'b0) begin
               s_reg_61 <= 12'd0000;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1) 

                        4'd03:                         begin
                           if (9'd257 == s_reg_66 && (2'd2 == DC_Filter_Add2i1u1_4_19_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_16_out1 && (!DC_Filter_Lti257u12_4_17_out1 && !DC_Filter_Lti258u12_4_20_out1)))) begin
                              s_reg_61 <= DC_Filter_N_Mux_12_2_39_4_40_out1;
                           end
                        end
                        
                        4'd04:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_28_out1 && 9'd257 == s_reg_64[8:0]) begin
                              s_reg_61 <= DC_Filter_N_Mux_12_2_39_4_40_out1;
                           end
                        end
                        
                        4'd08:                         begin
                           if (9'd257 == s_reg_66) begin
                              s_reg_61 <= DC_Filter_N_Mux_12_2_39_4_40_out1;
                           end
                        end
                        
                        4'd12:                         begin
                           if (9'd257 == s_reg_66 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_27_out1) begin
                              s_reg_61 <= DC_Filter_N_Mux_12_2_39_4_40_out1;
                           end
                        end
                        
                        4'd13:                         begin
                           s_reg_61 <= DC_Filter_N_Mux_12_2_39_4_40_out1;
                        end
                        
                        4'd14:                         begin
                           s_reg_61 <= DC_Filter_N_Mux_12_2_41_4_55_out1;
                        end
                        
                        4'd15:                         begin
                           if (9'd256 != DC_Filter_Add2i1u8_4_58_out1) begin
                              s_reg_61 <= DC_Filter_N_Mux_12_2_39_4_40_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx7i2c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_s_reg_62
            if (i_rst == 1'b0) begin
               s_reg_62 <= 2'd0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1) 

                        4'd01:                         begin
                           if (9'd258 == DC_Filter_Add_9Ux1U_9U_4_10_out1 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_12_out1) begin
                              /* state6 */
                              case (DC_Filter_Add_2Ux1U_2U_4_11_out1) 

                                 2'd3:                                  begin
                                    s_reg_62 <= 2'd1;
                                 end
                                 
                                 default:                                  begin
                                    s_reg_62 <= DC_Filter_Add_2Ux1U_2U_4_11_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        4'd03:                         begin
                           if (9'd257 == s_reg_66 && 2'd2 == DC_Filter_Add2i1u1_4_19_out1) begin
                              /* state16 */
                              case (DC_Filter_Add_2Ux1U_2U_4_16_out1) 

                                 2'd3:                                  begin
                                    s_reg_62 <= 2'd0;
                                 end
                                 
                                 default:                                  begin
                                    s_reg_62 <= DC_Filter_Add_2Ux1U_2U_4_16_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        4'd04:                         begin
                           case (DC_Filter_Add_2Ux1U_2U_4_28_out1) 

                              2'd3:                               begin
                                 s_reg_62 <= 2'd0;
                              end
                              
                              default:                               begin
                                 s_reg_62 <= DC_Filter_Add_2Ux1U_2U_4_28_out1;
                              end
                              
                           endcase

                        end
                        
                        4'd08:                         begin
                           s_reg_62 <= 2'd0;
                        end
                        
                        4'd12:                         begin
                           if (9'd257 == s_reg_66) begin
                              case (DC_Filter_Add_2Ux1U_2U_4_27_out1) 

                                 2'd3:                                  begin
                                    s_reg_62 <= 2'd0;
                                 end
                                 
                                 default:                                  begin
                                    s_reg_62 <= DC_Filter_Add_2Ux1U_2U_4_27_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        4'd14:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_46_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_56_out1 && 2'd3 != DC_Filter_Add_2Ux1U_2U_4_57_out1)) begin
                              s_reg_62 <= DC_Filter_Add_2Ux1U_2U_4_57_out1;
                           end
                        end
                        
                        4'd15:                         begin
                           /* state69 */
                           case (DC_Filter_Add2i1u8_4_58_out1) 

                              9'd256:                               begin
                                 case (s_reg_65) 

                                    12'd0000:                                     begin
                                       s_reg_62 <= 2'd1;
                                    end
                                    
                                    default:                                     begin
                                       s_reg_62 <= 2'd0;
                                    end
                                    
                                 endcase

                              end
                              
                              default:                               begin
                                 s_reg_62 <= 2'd0;
                              end
                              
                           endcase

                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx5i1c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_s_reg_63
            if (i_rst == 1'b0) begin
               s_reg_63 <= 2'd0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1) 

                        4'd01:                         begin
                           if (9'd258 == DC_Filter_Add_9Ux1U_9U_4_10_out1) begin
                              case (DC_Filter_Add_2Ux1U_2U_4_12_out1) 

                                 2'd3:                                  begin
                                    if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_11_out1) begin
                                       s_reg_63 <= 2'd0;
                                    end
                                 end
                                 
                                 default:                                  begin
                                    s_reg_63 <= DC_Filter_Add_2Ux1U_2U_4_12_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        4'd03:                         begin
                           if (9'd257 == s_reg_66) begin
                              case (DC_Filter_Add2i1u1_4_19_out1) 

                                 2'd2:                                  begin
                                    /* state16 */
                                    case (DC_Filter_Add_2Ux1U_2U_4_16_out1) 

                                       2'd3:                                        begin
                                          case (DC_Filter_Add_2Ux1U_2U_4_34_out1) 

                                             2'd3:                                              begin
                                                s_reg_63 <= 2'd0;
                                             end
                                             
                                             default:                                              begin
                                                s_reg_63 <= DC_Filter_Add_2Ux1U_2U_4_34_out1;
                                             end
                                             
                                          endcase

                                       end
                                       
                                       default:                                        begin
                                          s_reg_63 <= 2'd0;
                                       end
                                       
                                    endcase

                                 end
                                 
                                 default:                                  begin
                                    s_reg_63 <= DC_Filter_Add2i1u1_4_19_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        4'd04, 4'd08, 4'd12, 4'd13:                         begin
                           case (DC_Filter_Add_2Ux1U_2U_4_34_out1) 

                              2'd3:                               begin
                                 s_reg_63 <= 2'd0;
                              end
                              
                              default:                               begin
                                 s_reg_63 <= DC_Filter_Add_2Ux1U_2U_4_34_out1;
                              end
                              
                           endcase

                        end
                        
                        4'd14:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_46_out1) begin
                              case (DC_Filter_Add_2Ux1U_2U_4_56_out1) 

                                 2'd3:                                  begin
                                    if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_57_out1) begin
                                       s_reg_63 <= 2'd0;
                                    end
                                 end
                                 
                                 default:                                  begin
                                    s_reg_63 <= DC_Filter_Add_2Ux1U_2U_4_56_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        4'd15:                         begin
                           /* state69 */
                           case (DC_Filter_Add2i1u8_4_58_out1) 

                              9'd256:                               begin
                                 if (12'd0000 != s_reg_65) begin
                                    s_reg_63 <= 2'd0;
                                 end
                              end
                              
                              default:                               begin
                                 case (DC_Filter_Add_2Ux1U_2U_4_34_out1) 

                                    2'd3:                                     begin
                                       s_reg_63 <= 2'd0;
                                    end
                                    
                                    default:                                     begin
                                       s_reg_63 <= DC_Filter_Add_2Ux1U_2U_4_34_out1;
                                    end
                                    
                                 endcase

                              end
                              
                           endcase

                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_12bx4i1c
         // resource: regr_en_sc_12
         always @(posedge i_clk)
          begin :drive_s_reg_64
            if (i_rst == 1'b0) begin
               s_reg_64 <= 12'd0000;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1) 

                        4'd01:                         begin
                           case (DC_Filter_Add_9Ux1U_9U_4_10_out1) 

                              9'd258:                               begin
                                 case (DC_Filter_Add_2Ux1U_2U_4_12_out1) 

                                    2'd3:                                     begin
                                       if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_11_out1) begin
                                          s_reg_64 <= 12'd0000;
                                       end
                                    end
                                    
                                    default:                                     begin
                                       s_reg_64 <= 12'd0000;
                                    end
                                    
                                 endcase

                              end
                              
                              default:                               begin
                                 s_reg_64 <= {3'b000, DC_Filter_Add_9Ux1U_9U_4_10_out1};
                              end
                              
                           endcase

                        end
                        
                        4'd03:                         begin
                           if (DC_Filter_Lti257u12_4_17_out1) begin
                              s_reg_64 <= DC_Filter_Add2i1u12_4_30_out1;
                           end
                           else begin
                              if (DC_Filter_Lti258u12_4_20_out1) begin
                                 s_reg_64 <= {3'b000, DC_Filter_Add_9Ux1U_9U_4_10_out1};
                              end
                              else begin
                                 s_reg_64 <= 12'd0000;
                              end
                           end
                        end
                        
                        4'd04:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_28_out1) begin
                              /* state24 */
                              case (s_reg_64[8:0]) 

                                 9'd257:                                  begin
                                    s_reg_64 <= 12'd0000;
                                 end
                                 
                                 default:                                  begin
                                    s_reg_64 <= {3'b000, DC_Filter_Add_9Ux1U_9U_4_10_out1};
                                 end
                                 
                              endcase

                           end
                        end
                        
                        4'd08:                         begin
                           if (9'd257 == s_reg_66) begin
                              s_reg_64 <= 12'd0000;
                           end
                        end
                        
                        4'd12:                         begin
                           s_reg_64 <= 12'd0000;
                        end
                        
                        4'd15:                         begin
                           if (9'd256 != DC_Filter_Add2i1u8_4_58_out1) begin
                              s_reg_64 <= {3'b000, DC_Filter_Add2i1u8_4_58_out1};
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_12bx3i1c
         // resource: regr_en_12
         always @(posedge i_clk)
          begin :drive_s_reg_65
            case (stall1) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state1) 

                     4'd04:                      begin
                        if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_28_out1 && 9'd257 == s_reg_64[8:0]) begin
                           s_reg_65 <= DC_Filter_Add2i1u12_4_30_out1;
                        end
                     end
                     
                     4'd08:                      begin
                        s_reg_65 <= s_reg_64;
                     end
                     
                     4'd12:                      begin
                        s_reg_65 <= 12'd0003;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_9bx3i1c
         // resource: regr_en_9
         always @(posedge i_clk)
          begin :drive_s_reg_66
            case (stall1) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state1) 

                     4'd01, 4'd15:                      begin
                        s_reg_66 <= 9'd001;
                     end
                     
                     4'd02, 4'd07, 4'd11:                      begin
                        s_reg_66 <= DC_Filter_Add_9Ux1U_9U_4_10_out1;
                     end
                     
                     4'd03:                      begin
                        if (9'd257 == s_reg_66) begin
                           s_reg_66 <= 9'd001;
                        end
                     end
                     
                     4'd04:                      begin
                        if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_28_out1 && 9'd257 != s_reg_64[8:0]) begin
                           s_reg_66 <= s_reg_64[8:0];
                        end
                     end
                     
                     4'd12:                      begin
                        if (9'd257 == s_reg_66) begin
                           if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_27_out1) begin
                              s_reg_66 <= 9'd001;
                           end
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_2bx2i1c
         // resource: regr_en_2
         always @(posedge i_clk)
          begin :drive_s_reg_67
            case (stall1) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state1) 

                     4'd03, 4'd04, 4'd08, 4'd12, 4'd13:                      begin
                        s_reg_67 <= 2'd0;
                     end
                     
                     4'd14:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_46_out1) 

                           2'd3:                            begin
                              case (DC_Filter_Add_2Ux1U_2U_4_56_out1) 

                                 2'd3:                                  begin
                                    if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_57_out1) begin
                                       s_reg_67 <= 2'd0;
                                    end
                                 end
                                 
                                 default:                                  begin
                                    s_reg_67 <= 2'd0;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              s_reg_67 <= DC_Filter_Add_2Ux1U_2U_4_46_out1;
                           end
                           
                        endcase

                     end
                     
                     4'd15:                      begin
                        if (9'd256 != DC_Filter_Add2i1u8_4_58_out1) begin
                           s_reg_67 <= 2'd0;
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_2bx3i1c
         always @(s_reg_62 or DC_Filter_Add_2Ux1U_2U_4_28_out1 or gs_ctrl19)
          begin :drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3
            case (gs_ctrl19) 

               2'd1:                begin
                  DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3 = 2'd0;
               end
               
               2'd2:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_28_out1) 

                     2'd3:                      begin
                        DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3 = 2'd0;
                     end
                     
                     default:                      begin
                        DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3 = DC_Filter_Add_2Ux1U_2U_4_28_out1;
                     end
                     
                  endcase

               end
               
               default:                begin
                  DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3 = s_reg_62;
               end
               
            endcase

         end

         // resource: mux_2bx3i1c
         always @(s_reg_63 or gs_ctrl20)
          begin :drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2
            case (gs_ctrl20) 

               2'd1:                begin
                  DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2 = {1'b0, s_reg_63[0]};
               end
               
               2'd2:                begin
                  DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2 = 2'd2;
               end
               
               default:                begin
                  DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2 = s_reg_63;
               end
               
            endcase

         end

         // resource: mux_9bx3i1c
         always @(s_reg_64[8:0] or s_reg_66 or DC_Filter_Add_2Ux1U_2U_4_28_out1 or gs_ctrl21)
          begin :drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1
            case (gs_ctrl21) 

               2'd1:                begin
                  DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1 = s_reg_66;
               end
               
               2'd2:                begin
                  DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1 = 9'd001;
               end
               
               2'd3:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_28_out1) 

                     2'd3:                      begin
                        DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1 = s_reg_64[8:0];
                     end
                     
                     default:                      begin
                        DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1 = s_reg_66;
                     end
                     
                  endcase

               end
               
               default:                begin
                  DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1 = s_reg_64[8:0];
               end
               
            endcase

         end

         // resource: DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4  instance: DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9
         assign DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_out1 = ({10'b0000000000, DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3}*12'd0003 + {10'b0000000000, DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2})*12'd0258 + {3'b000, DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1};

         // resource: mux_9bx3i1c
         always @(s_reg_64[8:0] or s_reg_66 or gs_ctrl22)
          begin :drive_DC_Filter_Add_9Ux1U_9U_4_10_in2
            case (gs_ctrl22) 

               2'd1:                begin
                  DC_Filter_Add_9Ux1U_9U_4_10_in2 = s_reg_66;
               end
               
               2'd2:                begin
                  DC_Filter_Add_9Ux1U_9U_4_10_in2 = 9'd001;
               end
               
               default:                begin
                  DC_Filter_Add_9Ux1U_9U_4_10_in2 = s_reg_64[8:0];
               end
               
            endcase

         end

         // resource: DC_Filter_Add_9Ux1U_9U_4  instance: DC_Filter_Add_9Ux1U_9U_4_10
         assign DC_Filter_Add_9Ux1U_9U_4_10_out1 = DC_Filter_Add_9Ux1U_9U_4_10_in2 + 9'd001;

         // resource: mux_12bx9i0c
         always @(s_reg_64[8:0] or s_reg_66 or DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_out1 or DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_out1 or DC_Filter_Add_2Ux1U_2U_4_16_out1 or DC_Filter_Add2u9Mul2i258u2_4_18_out1 or DC_Filter_Add2i1u1_4_19_out1 or DC_Filter_Lti258u12_4_20_out1 or DC_Filter_Add2u9Mul2i258Add2i3u2_4_22_out1 or DC_Filter_Add2u9Mul2i258Add2i6u2_4_24_out1 or DC_Filter_Add_2Ux1U_2U_4_28_out1 or DC_Filter_gen000002_4_29_out1 or DC_Filter_gen000001_4_31_out1 or 
DC_Filter_Add2iLLu9_4_33_out1
          or DC_Filter_Add_12Ux9U_12U_4_45_out1 or DC_Filter_Add2i1u8_4_58_out1 or global_state1)
          begin :drive_f1_array_rgb_in1
            case (global_state1) 

               4'd03:                begin
                  case (s_reg_66) 

                     9'd257:                      begin
                        case (DC_Filter_Add2i1u1_4_19_out1) 

                           2'd2:                            begin
                              /* state16 */
                              case (DC_Filter_Add_2Ux1U_2U_4_16_out1) 

                                 2'd3:                                  begin
                                    if (DC_Filter_Lti258u12_4_20_out1) begin
                                       f1_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_out1;
                                    end
                                    else begin
                                       f1_array_rgb_in1 = DC_Filter_Add_12Ux9U_12U_4_45_out1;
                                    end
                                 end
                                 
                                 default:                                  begin
                                    f1_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_out1;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              f1_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_out1;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        f1_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_out1;
                     end
                     
                  endcase

               end
               
               4'd04:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_28_out1) 

                     2'd3:                      begin
                        /* state24 */
                        case (s_reg_64[8:0]) 

                           9'd257:                            begin
                              f1_array_rgb_in1 = DC_Filter_Add_12Ux9U_12U_4_45_out1;
                           end
                           
                           default:                            begin
                              f1_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_out1;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        f1_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_out1;
                     end
                     
                  endcase

               end
               
               4'd05:                begin
                  f1_array_rgb_in1 = {1'b0, DC_Filter_gen000002_4_29_out1};
               end
               
               4'd06:                begin
                  f1_array_rgb_in1 = DC_Filter_gen000001_4_31_out1;
               end
               
               4'd07:                begin
                  f1_array_rgb_in1 = DC_Filter_Add2iLLu9_4_33_out1;
               end
               
               4'd08, 4'd12, 4'd13, 4'd14:                begin
                  f1_array_rgb_in1 = DC_Filter_Add_12Ux9U_12U_4_45_out1;
               end
               
               4'd09:                begin
                  f1_array_rgb_in1 = DC_Filter_Add2u9Mul2i258u2_4_18_out1;
               end
               
               4'd10:                begin
                  f1_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add2i3u2_4_22_out1;
               end
               
               4'd11:                begin
                  f1_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add2i6u2_4_24_out1;
               end
               
               4'd15:                begin
                  /* state69 */
                  case (DC_Filter_Add2i1u8_4_58_out1) 

                     9'd256:                      begin
                        f1_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_out1;
                     end
                     
                     default:                      begin
                        f1_array_rgb_in1 = DC_Filter_Add_12Ux9U_12U_4_45_out1;
                     end
                     
                  endcase

               end
               
               default:                begin
                  f1_array_rgb_in1 = DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_out1;
               end
               
            endcase

         end

         // resource: mux_8bx5i1c
         always @(o_rgb_inside_data[23:8] or i_rgb_data[7:0] or f1_array_rgb_out1 or gs_ctrl23)
          begin :drive_f1_array_rgb_DIN
            case (gs_ctrl23) 

               3'd1:                begin
                  f1_array_rgb_DIN = f1_array_rgb_out1;
               end
               
               3'd2:                begin
                  f1_array_rgb_DIN = i_rgb_data[7:0];
               end
               
               3'd3:                begin
                  f1_array_rgb_DIN = o_rgb_inside_data[15:8];
               end
               
               3'd4:                begin
                  f1_array_rgb_DIN = o_rgb_inside_data[23:16];
               end
               
               default:                begin
                  f1_array_rgb_DIN = 8'd000;
               end
               
            endcase

         end

         // resource: mux_1bx2i2c
         always @(stall1 or s_reg_64[8:0] or s_reg_65 or s_reg_66 or DC_Filter_Add_2Ux1U_2U_4_16_out1 or DC_Filter_Lti257u12_4_17_out1 or DC_Filter_Add2i1u1_4_19_out1 or DC_Filter_Lti258u12_4_20_out1 or DC_Filter_Add_2Ux1U_2U_4_27_out1 or DC_Filter_Add_2Ux1U_2U_4_28_out1 or DC_Filter_Add_2Ux1U_2U_4_34_out1 or DC_Filter_Add_2Ux1U_2U_4_46_out1 or DC_Filter_Add_2Ux1U_2U_4_56_out1 or DC_Filter_Add_2Ux1U_2U_4_57_out1 or DC_Filter_Add2i1u8_4_58_out1 or global_state1)
          begin :drive_f1_array_rgb_CE
            if (stall1) begin
               f1_array_rgb_CE = 1'b0;
            end
            else begin
               case (global_state1) 

                  4'd00, 4'd02, 4'd05, 4'd06, 4'd07, 4'd09, 4'd10, 4'd11:                   begin
                     f1_array_rgb_CE = 1'b1;
                  end
                  
                  4'd03:                   begin
                     case (s_reg_66) 

                        9'd257:                         begin
                           case (DC_Filter_Add2i1u1_4_19_out1) 

                              2'd2:                               begin
                                 /* state16 */
                                 case (DC_Filter_Add_2Ux1U_2U_4_16_out1) 

                                    2'd3:                                     begin
                                       if (DC_Filter_Lti257u12_4_17_out1) begin
                                          f1_array_rgb_CE = 1'b0;
                                       end
                                       else begin
                                          if (DC_Filter_Lti258u12_4_20_out1) begin
                                             f1_array_rgb_CE = 1'b1;
                                          end
                                          else begin
                                             if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_34_out1) begin
                                                f1_array_rgb_CE = 1'b1;
                                             end
                                             else begin
                                                f1_array_rgb_CE = 1'b0;
                                             end
                                          end
                                       end
                                    end
                                    
                                    default:                                     begin
                                       f1_array_rgb_CE = 1'b1;
                                    end
                                    
                                 endcase

                              end
                              
                              default:                               begin
                                 f1_array_rgb_CE = 1'b1;
                              end
                              
                           endcase

                        end
                        
                        default:                         begin
                           f1_array_rgb_CE = 1'b1;
                        end
                        
                     endcase

                  end
                  
                  4'd04:                   begin
                     case (DC_Filter_Add_2Ux1U_2U_4_28_out1) 

                        2'd3:                         begin
                           /* state24 */
                           case (s_reg_64[8:0]) 

                              9'd257:                               begin
                                 if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_34_out1) begin
                                    f1_array_rgb_CE = 1'b1;
                                 end
                                 else begin
                                    f1_array_rgb_CE = 1'b0;
                                 end
                              end
                              
                              default:                               begin
                                 f1_array_rgb_CE = 1'b1;
                              end
                              
                           endcase

                        end
                        
                        default:                         begin
                           f1_array_rgb_CE = 1'b1;
                        end
                        
                     endcase

                  end
                  
                  4'd08:                   begin
                     if (9'd257 == s_reg_66 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_34_out1) begin
                        f1_array_rgb_CE = 1'b1;
                     end
                     else begin
                        f1_array_rgb_CE = 1'b0;
                     end
                  end
                  
                  4'd12:                   begin
                     if (9'd257 == s_reg_66 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_27_out1 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_34_out1)) begin
                        f1_array_rgb_CE = 1'b1;
                     end
                     else begin
                        f1_array_rgb_CE = 1'b0;
                     end
                  end
                  
                  4'd13:                   begin
                     if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_34_out1) begin
                        f1_array_rgb_CE = 1'b1;
                     end
                     else begin
                        f1_array_rgb_CE = 1'b0;
                     end
                  end
                  
                  4'd14:                   begin
                     case (DC_Filter_Add_2Ux1U_2U_4_46_out1) 

                        2'd3:                         begin
                           case (DC_Filter_Add_2Ux1U_2U_4_56_out1) 

                              2'd3:                               begin
                                 if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_57_out1) begin
                                    f1_array_rgb_CE = 1'b1;
                                 end
                                 else begin
                                    f1_array_rgb_CE = 1'b0;
                                 end
                              end
                              
                              default:                               begin
                                 f1_array_rgb_CE = 1'b1;
                              end
                              
                           endcase

                        end
                        
                        default:                         begin
                           f1_array_rgb_CE = 1'b1;
                        end
                        
                     endcase

                  end
                  
                  4'd15:                   begin
                     /* state69 */
                     case (DC_Filter_Add2i1u8_4_58_out1) 

                        9'd256:                         begin
                           if (12'd0000 != s_reg_65) begin
                              f1_array_rgb_CE = 1'b1;
                           end
                           else begin
                              f1_array_rgb_CE = 1'b0;
                           end
                        end
                        
                        default:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_34_out1) begin
                              f1_array_rgb_CE = 1'b1;
                           end
                           else begin
                              f1_array_rgb_CE = 1'b0;
                           end
                        end
                        
                     endcase

                  end
                  
                  default:                   begin
                     f1_array_rgb_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall1 or s_reg_64[8:0] or s_reg_66 or DC_Filter_Add_2Ux1U_2U_4_16_out1 or DC_Filter_Lti257u12_4_17_out1 or DC_Filter_Add2i1u1_4_19_out1 or DC_Filter_Lti258u12_4_20_out1 or DC_Filter_Add_2Ux1U_2U_4_28_out1 or gs_ctrl24)
          begin :drive_f1_array_rgb_RW
            if (stall1) begin
               f1_array_rgb_RW = 1'b0;
            end
            else begin
               case (gs_ctrl24) 

                  2'd1:                   begin
                     f1_array_rgb_RW = 1'b1;
                  end
                  
                  2'd2:                   begin
                     case (s_reg_66) 

                        9'd257:                         begin
                           case (DC_Filter_Add2i1u1_4_19_out1) 

                              2'd2:                               begin
                                 /* state16 */
                                 case (DC_Filter_Add_2Ux1U_2U_4_16_out1) 

                                    2'd3:                                     begin
                                       if (DC_Filter_Lti257u12_4_17_out1) begin
                                          f1_array_rgb_RW = 1'b0;
                                       end
                                       else begin
                                          if (DC_Filter_Lti258u12_4_20_out1) begin
                                             f1_array_rgb_RW = 1'b1;
                                          end
                                          else begin
                                             f1_array_rgb_RW = 1'b0;
                                          end
                                       end
                                    end
                                    
                                    default:                                     begin
                                       f1_array_rgb_RW = 1'b0;
                                    end
                                    
                                 endcase

                              end
                              
                              default:                               begin
                                 f1_array_rgb_RW = 1'b0;
                              end
                              
                           endcase

                        end
                        
                        default:                         begin
                           f1_array_rgb_RW = 1'b0;
                        end
                        
                     endcase

                  end
                  
                  2'd3:                   begin
                     case (DC_Filter_Add_2Ux1U_2U_4_28_out1) 

                        2'd3:                         begin
                           /* state24 */
                           case (s_reg_64[8:0]) 

                              9'd257:                               begin
                                 f1_array_rgb_RW = 1'b0;
                              end
                              
                              default:                               begin
                                 f1_array_rgb_RW = 1'b1;
                              end
                              
                           endcase

                        end
                        
                        default:                         begin
                           f1_array_rgb_RW = 1'b1;
                        end
                        
                     endcase

                  end
                  
                  default:                   begin
                     f1_array_rgb_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_11
         assign DC_Filter_Add_2Ux1U_2U_4_11_out1 = s_reg_62 + 2'd1;

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_12
         assign DC_Filter_Add_2Ux1U_2U_4_12_out1 = s_reg_63 + 2'd1;

         // resource: mux_2bx3i1c
         always @(s_reg_62 or s_reg_66 or DC_Filter_Add_2Ux1U_2U_4_16_out1 or DC_Filter_Add2i1u1_4_19_out1 or gs_ctrl25)
          begin :drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in3
            if (gs_ctrl25) begin
               DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in3 = 2'd0;
            end
            else begin
               case (s_reg_66) 

                  9'd257:                   begin
                     case (DC_Filter_Add2i1u1_4_19_out1) 

                        2'd2:                         begin
                           DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in3 = DC_Filter_Add_2Ux1U_2U_4_16_out1;
                        end
                        
                        default:                         begin
                           DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in3 = s_reg_62;
                        end
                        
                     endcase

                  end
                  
                  default:                   begin
                     DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in3 = s_reg_62;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx3i1c
         always @(s_reg_63[0] or s_reg_66 or DC_Filter_Add2i1u1_4_19_out1 or gs_ctrl25)
          begin :drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in2
            if (gs_ctrl25) begin
               DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in2 = 1'b0;
            end
            else begin
               case (s_reg_66) 

                  9'd257:                   begin
                     case (DC_Filter_Add2i1u1_4_19_out1) 

                        2'd2:                         begin
                           DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in2 = 1'b0;
                        end
                        
                        default:                         begin
                           DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in2 = DC_Filter_Add2i1u1_4_19_out1[0];
                        end
                        
                     endcase

                  end
                  
                  default:                   begin
                     DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in2 = s_reg_63[0];
                  end
                  
               endcase

            end
         end

         // resource: mux_9bx2i1c
         always @(s_reg_66 or gs_ctrl25)
          begin :drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in1
            if (gs_ctrl25) begin
               DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in1 = 9'd001;
            end
            else begin
               case (s_reg_66) 

                  9'd257:                   begin
                     DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in1 = 9'd001;
                  end
                  
                  default:                   begin
                     DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in1 = s_reg_66;
                  end
                  
               endcase

            end
         end

         // resource: DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4  instance: DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13
         assign DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_out1 = ({10'b0000000000, DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in3}*12'd0003 + ({11'b00000000000, DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in2} + 12'd0001))*12'd0258 + {3'b000, DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in1};

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_16
         assign DC_Filter_Add_2Ux1U_2U_4_16_out1 = s_reg_62 + 2'd1;

         // resource: DC_Filter_Lti257u12_4  instance: DC_Filter_Lti257u12_4_17
         assign DC_Filter_Lti257u12_4_17_out1 = s_reg_65 < 12'd0257;

         // resource: DC_Filter_Add2u9Mul2i258u2_4  instance: DC_Filter_Add2u9Mul2i258u2_4_18
         assign DC_Filter_Add2u9Mul2i258u2_4_18_out1 = {10'b0000000000, s_reg_62}*12'd0258 + {3'b000, s_reg_66};

         // resource: DC_Filter_Add2i1u1_4  instance: DC_Filter_Add2i1u1_4_19
         assign DC_Filter_Add2i1u1_4_19_out1 = {1'b0, s_reg_63[0]} + 2'd1;

         // resource: DC_Filter_Lti258u12_4  instance: DC_Filter_Lti258u12_4_20
         assign DC_Filter_Lti258u12_4_20_out1 = s_reg_65 < 12'd0258;

         // resource: DC_Filter_Add2i1u12_4  instance: DC_Filter_Add2i1u12_4_30
         assign DC_Filter_Add2i1u12_4_30_out1 = s_reg_65 + 12'd0001;

         // resource: DC_Filter_Add2u9Mul2i258Add2i3u2_4  instance: DC_Filter_Add2u9Mul2i258Add2i3u2_4_22
         assign DC_Filter_Add2u9Mul2i258Add2i3u2_4_22_out1 = ({10'b0000000000, s_reg_62} + 12'd0003)*12'd0258 + {3'b000, s_reg_66};

         // resource: DC_Filter_Add2u9Mul2i258Add2i6u2_4  instance: DC_Filter_Add2u9Mul2i258Add2i6u2_4_24
         assign DC_Filter_Add2u9Mul2i258Add2i6u2_4_24_out1 = ({10'b0000000000, s_reg_62} + 12'd0006)*12'd0258 + {3'b000, s_reg_66};

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_27
         assign DC_Filter_Add_2Ux1U_2U_4_27_out1 = s_reg_62 + 2'd1;

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_28
         assign DC_Filter_Add_2Ux1U_2U_4_28_out1 = s_reg_62 + 2'd1;

         // resource: DC_Filter_gen000002_4  instance: DC_Filter_gen000002_4_29
         assign DC_Filter_gen000002_4_29_out1 = {2'b00, s_reg_66} + 11'd0516;

         // resource: DC_Filter_gen000001_4  instance: DC_Filter_gen000001_4_31
         assign DC_Filter_gen000001_4_31_out1 = {3'b000, s_reg_66} + 12'd1290;

         // resource: DC_Filter_Add2iLLu9_4  instance: DC_Filter_Add2iLLu9_4_33
         assign DC_Filter_Add2iLLu9_4_33_out1 = {3'b000, s_reg_66} + 12'd2064;

         // resource: mux_2bx2i1c
         always @(s_reg_63 or gs_ctrl28)
          begin :drive_DC_Filter_Add_2Ux1U_2U_4_34_in2
            if (gs_ctrl28) begin
               DC_Filter_Add_2Ux1U_2U_4_34_in2 = s_reg_63;
            end
            else begin
               DC_Filter_Add_2Ux1U_2U_4_34_in2 = 2'd0;
            end
         end

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_34
         assign DC_Filter_Add_2Ux1U_2U_4_34_out1 = DC_Filter_Add_2Ux1U_2U_4_34_in2 + 2'd1;

         // resource: DC_Filter_Eqi2u2_4  instance: DC_Filter_Eqi2u2_4_35
         assign DC_Filter_Eqi2u2_4_35_out1 = DC_Filter_Add_2Ux1U_2U_4_34_in2 == 2'd2;

         // resource: DC_Filter_Eqi1u2_4  instance: DC_Filter_Eqi1u2_4_36
         assign DC_Filter_Eqi1u2_4_36_out1 = DC_Filter_Add_2Ux1U_2U_4_34_in2 == 2'd1;

         // resource: DC_Filter_OrReduction_2U_1U_4  instance: DC_Filter_OrReduction_2U_1U_4_37
         assign DC_Filter_OrReduction_2U_1U_4_37_out1 = (|DC_Filter_Add_2Ux1U_2U_4_34_in2);

         // resource: DC_Filter_N_Mux_12_2_38_4
         always @(s_reg_59 or DC_Filter_Eqi2u2_4_35_out1)
          begin :DC_Filter_N_Mux_12_2_38_4_38
            if (DC_Filter_Eqi2u2_4_35_out1) begin
               DC_Filter_N_Mux_12_2_38_4_38_out1 = 12'd0000;
            end
            else begin
               DC_Filter_N_Mux_12_2_38_4_38_out1 = s_reg_59;
            end
         end

         // resource: DC_Filter_N_Mux_12_2_38_4
         always @(s_reg_60 or DC_Filter_Eqi1u2_4_36_out1)
          begin :DC_Filter_N_Mux_12_2_38_4_39
            if (DC_Filter_Eqi1u2_4_36_out1) begin
               DC_Filter_N_Mux_12_2_38_4_39_out1 = 12'd0000;
            end
            else begin
               DC_Filter_N_Mux_12_2_38_4_39_out1 = s_reg_60;
            end
         end

         // resource: DC_Filter_N_Mux_12_2_39_4
         always @(s_reg_61 or DC_Filter_OrReduction_2U_1U_4_37_out1)
          begin :DC_Filter_N_Mux_12_2_39_4_40
            if (DC_Filter_OrReduction_2U_1U_4_37_out1) begin
               DC_Filter_N_Mux_12_2_39_4_40_out1 = s_reg_61;
            end
            else begin
               DC_Filter_N_Mux_12_2_39_4_40_out1 = 12'd0000;
            end
         end

         // resource: mux_2bx2i1c
         always @(DC_Filter_Add_2Ux1U_2U_4_46_out1 or gs_ctrl32)
          begin :drive_DC_Filter_Add2u2Mul2i3u2_4_41_in2
            if (gs_ctrl32) begin
               case (DC_Filter_Add_2Ux1U_2U_4_46_out1) 

                  2'd3:                   begin
                     DC_Filter_Add2u2Mul2i3u2_4_41_in2 = 2'd0;
                  end
                  
                  default:                   begin
                     DC_Filter_Add2u2Mul2i3u2_4_41_in2 = DC_Filter_Add_2Ux1U_2U_4_46_out1;
                  end
                  
               endcase

            end
            else begin
               DC_Filter_Add2u2Mul2i3u2_4_41_in2 = 2'd0;
            end
         end

         // resource: mux_2bx3i1c
         always @(s_reg_63 or DC_Filter_Add_2Ux1U_2U_4_46_out1 or DC_Filter_Add_2Ux1U_2U_4_56_out1 or gs_ctrl32)
          begin :drive_DC_Filter_Add2u2Mul2i3u2_4_41_in1
            if (gs_ctrl32) begin
               case (DC_Filter_Add_2Ux1U_2U_4_46_out1) 

                  2'd3:                   begin
                     case (DC_Filter_Add_2Ux1U_2U_4_56_out1) 

                        2'd3:                         begin
                           DC_Filter_Add2u2Mul2i3u2_4_41_in1 = 2'd0;
                        end
                        
                        default:                         begin
                           DC_Filter_Add2u2Mul2i3u2_4_41_in1 = DC_Filter_Add_2Ux1U_2U_4_56_out1;
                        end
                        
                     endcase

                  end
                  
                  default:                   begin
                     DC_Filter_Add2u2Mul2i3u2_4_41_in1 = s_reg_63;
                  end
                  
               endcase

            end
            else begin
               DC_Filter_Add2u2Mul2i3u2_4_41_in1 = 2'd0;
            end
         end

         // resource: DC_Filter_Add2u2Mul2i3u2_4  instance: DC_Filter_Add2u2Mul2i3u2_4_41
         assign DC_Filter_Add2u2Mul2i3u2_4_41_out1 = {2'b00, DC_Filter_Add2u2Mul2i3u2_4_41_in2}*4'd03 + {2'b00, DC_Filter_Add2u2Mul2i3u2_4_41_in1};

         // resource: mux_8bx3i1c
         always @(s_reg_64[7:0] or DC_Filter_Add2i1u8_4_58_out1[7:0] or gs_ctrl34)
          begin :drive_DC_Filter_Add_8Ux2U_9U_4_42_in2
            case (gs_ctrl34) 

               2'd1:                begin
                  DC_Filter_Add_8Ux2U_9U_4_42_in2 = s_reg_64[7:0];
               end
               
               2'd2:                begin
                  DC_Filter_Add_8Ux2U_9U_4_42_in2 = DC_Filter_Add2i1u8_4_58_out1[7:0];
               end
               
               default:                begin
                  DC_Filter_Add_8Ux2U_9U_4_42_in2 = 8'd000;
               end
               
            endcase

         end

         // resource: mux_2bx3i1c
         always @(s_reg_62 or DC_Filter_Add_2Ux1U_2U_4_46_out1 or DC_Filter_Add_2Ux1U_2U_4_56_out1 or DC_Filter_Add_2Ux1U_2U_4_57_out1 or gs_ctrl35)
          begin :drive_DC_Filter_Add_8Ux2U_9U_4_42_in1
            case (gs_ctrl35) 

               2'd1:                begin
                  DC_Filter_Add_8Ux2U_9U_4_42_in1 = s_reg_62;
               end
               
               2'd2:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_46_out1) 

                     2'd3:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_56_out1) 

                           2'd3:                            begin
                              DC_Filter_Add_8Ux2U_9U_4_42_in1 = DC_Filter_Add_2Ux1U_2U_4_57_out1;
                           end
                           
                           default:                            begin
                              DC_Filter_Add_8Ux2U_9U_4_42_in1 = s_reg_62;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        DC_Filter_Add_8Ux2U_9U_4_42_in1 = s_reg_62;
                     end
                     
                  endcase

               end
               
               default:                begin
                  DC_Filter_Add_8Ux2U_9U_4_42_in1 = 2'd0;
               end
               
            endcase

         end

         // resource: DC_Filter_Add_8Ux2U_9U_4  instance: DC_Filter_Add_8Ux2U_9U_4_42
         assign DC_Filter_Add_8Ux2U_9U_4_42_out1 = {1'b0, DC_Filter_Add_8Ux2U_9U_4_42_in2} + {7'b0000000, DC_Filter_Add_8Ux2U_9U_4_42_in1};

         // resource: DC_Filter_Mul_12U_3_4  instance: DC_Filter_Mul_12U_3_4_43
         assign DC_Filter_Mul_12U_3_4_43_out1 = {8'b00000000, DC_Filter_Add2u2Mul2i3u2_4_41_out1}*12'd0258;

         // resource: DC_Filter_Add2u2Mul2i3u2_4  instance: DC_Filter_Add2u2Mul2i3u2_4_44
         assign DC_Filter_Add2u2Mul2i3u2_4_44_out1 = {2'b00, DC_Filter_Add2u2Mul2i3u2_4_41_in1}*4'd03 + {2'b00, DC_Filter_Add_8Ux2U_9U_4_42_in1};

         // resource: DC_Filter_Add_12Ux9U_12U_4  instance: DC_Filter_Add_12Ux9U_12U_4_45
         assign DC_Filter_Add_12Ux9U_12U_4_45_out1 = DC_Filter_Mul_12U_3_4_43_out1 + {3'b000, DC_Filter_Add_8Ux2U_9U_4_42_out1};

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_46
         assign DC_Filter_Add_2Ux1U_2U_4_46_out1 = s_reg_67 + 2'd1;

         // resource: DC_Filter_Eqi2u2_4  instance: DC_Filter_Eqi2u2_4_47
         assign DC_Filter_Eqi2u2_4_47_out1 = s_reg_67 == 2'd2;

         // resource: DC_Filter_OrReduction_2U_1U_4  instance: DC_Filter_OrReduction_2U_1U_4_48
         assign DC_Filter_OrReduction_2U_1U_4_48_out1 = (|s_reg_67);

         // resource: DC_Filter_N_Mux_12_3_40_4
         always @(s_reg_59 or s_reg_60 or s_reg_61 or s_reg_67)
          begin :DC_Filter_N_Mux_12_3_40_4_49
            case (s_reg_67) 

               2'd0:                begin
                  DC_Filter_N_Mux_12_3_40_4_49_out1 = s_reg_61;
               end
               
               2'd1:                begin
                  DC_Filter_N_Mux_12_3_40_4_49_out1 = s_reg_60;
               end
               
               default:                begin
                  DC_Filter_N_Mux_12_3_40_4_49_out1 = s_reg_59;
               end
               
            endcase

         end

         // resource: DC_Filter_Eqi1u2_4  instance: DC_Filter_Eqi1u2_4_50
         assign DC_Filter_Eqi1u2_4_50_out1 = s_reg_67 == 2'd1;

         // instance: drive_mask1_in1
         assign mask1_in1 = DC_Filter_Add2u2Mul2i3u2_4_44_out1;

         // resource: DC_Filter_Mul_8Ux4U_12U_4  instance: DC_Filter_Mul_8Ux4U_12U_4_51
         assign DC_Filter_Mul_8Ux4U_12U_4_51_out1 = {4'b0000, f1_array_rgb_out1}*{8'b00000000, mask1_out1};

         // resource: DC_Filter_Add_12Ux12U_12U_4  instance: DC_Filter_Add_12Ux12U_12U_4_52
         assign DC_Filter_Add_12Ux12U_12U_4_52_out1 = DC_Filter_N_Mux_12_3_40_4_49_out1 + DC_Filter_Mul_8Ux4U_12U_4_51_out1;

         // resource: DC_Filter_N_Mux_12_2_41_4
         always @(s_reg_59 or DC_Filter_Eqi2u2_4_47_out1 or DC_Filter_Add_12Ux12U_12U_4_52_out1)
          begin :DC_Filter_N_Mux_12_2_41_4_53
            if (DC_Filter_Eqi2u2_4_47_out1) begin
               DC_Filter_N_Mux_12_2_41_4_53_out1 = DC_Filter_Add_12Ux12U_12U_4_52_out1;
            end
            else begin
               DC_Filter_N_Mux_12_2_41_4_53_out1 = s_reg_59;
            end
         end

         // resource: DC_Filter_N_Mux_12_2_41_4
         always @(s_reg_60 or DC_Filter_Eqi1u2_4_50_out1 or DC_Filter_Add_12Ux12U_12U_4_52_out1)
          begin :DC_Filter_N_Mux_12_2_41_4_54
            if (DC_Filter_Eqi1u2_4_50_out1) begin
               DC_Filter_N_Mux_12_2_41_4_54_out1 = DC_Filter_Add_12Ux12U_12U_4_52_out1;
            end
            else begin
               DC_Filter_N_Mux_12_2_41_4_54_out1 = s_reg_60;
            end
         end

         // resource: DC_Filter_N_Mux_12_2_41_4
         always @(s_reg_61 or DC_Filter_OrReduction_2U_1U_4_48_out1 or DC_Filter_Add_12Ux12U_12U_4_52_out1)
          begin :DC_Filter_N_Mux_12_2_41_4_55
            if (DC_Filter_OrReduction_2U_1U_4_48_out1) begin
               DC_Filter_N_Mux_12_2_41_4_55_out1 = s_reg_61;
            end
            else begin
               DC_Filter_N_Mux_12_2_41_4_55_out1 = DC_Filter_Add_12Ux12U_12U_4_52_out1;
            end
         end

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_56
         assign DC_Filter_Add_2Ux1U_2U_4_56_out1 = s_reg_63 + 2'd1;

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_57
         assign DC_Filter_Add_2Ux1U_2U_4_57_out1 = s_reg_62 + 2'd1;

         // resource: DC_Filter_Add2i1u8_4  instance: DC_Filter_Add2i1u8_4_58
         assign DC_Filter_Add2i1u8_4_58_out1 = {1'b0, s_reg_64[7:0]} + 9'd001;

         // resource: regr_en_sc_4
         always @(posedge i_clk)
          begin :drive_global_state1
            if (i_rst == 1'b0) begin
               global_state1 <= 4'd00;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     global_state1 <= global_state1_next;
                  end
                  
               endcase

            end
         end

         // resource: mux_4bx8i7c
         always @(s_reg_64[8:0] or s_reg_65 or s_reg_66 or DC_Filter_Add_9Ux1U_9U_4_10_out1 or DC_Filter_Add_2Ux1U_2U_4_11_out1 or DC_Filter_Add_2Ux1U_2U_4_12_out1 or DC_Filter_Add_2Ux1U_2U_4_16_out1 or DC_Filter_Lti257u12_4_17_out1 or DC_Filter_Add2i1u1_4_19_out1 or DC_Filter_Lti258u12_4_20_out1 or DC_Filter_Add_2Ux1U_2U_4_27_out1 or DC_Filter_Add_2Ux1U_2U_4_28_out1 or DC_Filter_Add_2Ux1U_2U_4_34_out1 or DC_Filter_Add_2Ux1U_2U_4_46_out1 or DC_Filter_Add_2Ux1U_2U_4_56_out1 or 
DC_Filter_Add_2Ux1U_2U_4_57_out1
          or DC_Filter_Add2i1u8_4_58_out1 or global_state1)
          begin :drive_global_state1_next
            case (global_state1) 

               4'd01:                begin
                  case (DC_Filter_Add_9Ux1U_9U_4_10_out1) 

                     9'd258:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_12_out1) 

                           2'd3:                            begin
                              /* state6 */
                              case (DC_Filter_Add_2Ux1U_2U_4_11_out1) 

                                 2'd3:                                  begin
                                    global_state1_next = 4'd09;
                                 end
                                 
                                 default:                                  begin
                                    global_state1_next = 4'd00;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state1_next = 4'd00;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state1_next = 4'd00;
                     end
                     
                  endcase

               end
               
               4'd03:                begin
                  case (s_reg_66) 

                     9'd257:                      begin
                        case (DC_Filter_Add2i1u1_4_19_out1) 

                           2'd2:                            begin
                              /* state16 */
                              case (DC_Filter_Add_2Ux1U_2U_4_16_out1) 

                                 2'd3:                                  begin
                                    if (DC_Filter_Lti257u12_4_17_out1) begin
                                       global_state1_next = 4'd05;
                                    end
                                    else begin
                                       if (DC_Filter_Lti258u12_4_20_out1) begin
                                          global_state1_next = global_state1 + 4'd01;
                                       end
                                       else begin
                                          case (DC_Filter_Add_2Ux1U_2U_4_34_out1) 

                                             2'd3:                                              begin
                                                global_state1_next = 4'd14;
                                             end
                                             
                                             default:                                              begin
                                                global_state1_next = 4'd13;
                                             end
                                             
                                          endcase

                                       end
                                    end
                                 end
                                 
                                 default:                                  begin
                                    global_state1_next = 4'd02;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state1_next = 4'd02;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state1_next = 4'd02;
                     end
                     
                  endcase

               end
               
               4'd04:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_28_out1) 

                     2'd3:                      begin
                        /* state24 */
                        case (s_reg_64[8:0]) 

                           9'd257:                            begin
                              case (DC_Filter_Add_2Ux1U_2U_4_34_out1) 

                                 2'd3:                                  begin
                                    global_state1_next = 4'd14;
                                 end
                                 
                                 default:                                  begin
                                    global_state1_next = 4'd13;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state1_next = 4'd04;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state1_next = 4'd04;
                     end
                     
                  endcase

               end
               
               4'd08:                begin
                  case (s_reg_66) 

                     9'd257:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_34_out1) 

                           2'd3:                            begin
                              global_state1_next = 4'd14;
                           end
                           
                           default:                            begin
                              global_state1_next = 4'd13;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state1_next = 4'd05;
                     end
                     
                  endcase

               end
               
               4'd12:                begin
                  case (s_reg_66) 

                     9'd257:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_27_out1) 

                           2'd3:                            begin
                              case (DC_Filter_Add_2Ux1U_2U_4_34_out1) 

                                 2'd3:                                  begin
                                    global_state1_next = 4'd14;
                                 end
                                 
                                 default:                                  begin
                                    global_state1_next = global_state1 + 4'd01;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state1_next = 4'd09;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state1_next = 4'd09;
                     end
                     
                  endcase

               end
               
               4'd13:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_34_out1) 

                     2'd3:                      begin
                        global_state1_next = global_state1 + 4'd01;
                     end
                     
                     default:                      begin
                        global_state1_next = 4'd13;
                     end
                     
                  endcase

               end
               
               4'd14:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_46_out1) 

                     2'd3:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_56_out1) 

                           2'd3:                            begin
                              case (DC_Filter_Add_2Ux1U_2U_4_57_out1) 

                                 2'd3:                                  begin
                                    global_state1_next = global_state1 + 4'd01;
                                 end
                                 
                                 default:                                  begin
                                    global_state1_next = 4'd14;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state1_next = 4'd14;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state1_next = 4'd14;
                     end
                     
                  endcase

               end
               
               4'd15:                begin
                  /* state69 */
                  case (DC_Filter_Add2i1u8_4_58_out1) 

                     9'd256:                      begin
                        case (s_reg_65) 

                           12'd0000:                            begin
                              global_state1_next = 4'd09;
                           end
                           
                           default:                            begin
                              global_state1_next = 4'd02;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_34_out1) 

                           2'd3:                            begin
                              global_state1_next = 4'd14;
                           end
                           
                           default:                            begin
                              global_state1_next = 4'd13;
                           end
                           
                        endcase

                     end
                     
                  endcase

               end
               
               default:                begin
                  global_state1_next = global_state1 + 4'd01;
               end
               
            endcase

         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl19
            if (i_rst == 1'b0) begin
               gs_ctrl19 <= 2'd0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        4'd03:                         begin
                           gs_ctrl19 <= 2'd1;
                        end
                        
                        4'd04:                         begin
                           gs_ctrl19 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl19 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl20
            if (i_rst == 1'b0) begin
               gs_ctrl20 <= 2'd0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        4'd02:                         begin
                           gs_ctrl20 <= 2'd1;
                        end
                        
                        4'd03, 4'd04:                         begin
                           gs_ctrl20 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl20 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx4i4c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl21
            if (i_rst == 1'b0) begin
               gs_ctrl21 <= 2'd0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        4'd02:                         begin
                           gs_ctrl21 <= 2'd1;
                        end
                        
                        4'd03:                         begin
                           gs_ctrl21 <= 2'd2;
                        end
                        
                        4'd04:                         begin
                           gs_ctrl21 <= 2'd3;
                        end
                        
                        default:                         begin
                           gs_ctrl21 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl22
            if (i_rst == 1'b0) begin
               gs_ctrl22 <= 2'd0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        4'd02, 4'd07, 4'd11:                         begin
                           gs_ctrl22 <= 2'd1;
                        end
                        
                        4'd03:                         begin
                           gs_ctrl22 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl22 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx5i5c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl23
            if (i_rst == 1'b0) begin
               gs_ctrl23 <= 3'd0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        4'd02:                         begin
                           gs_ctrl23 <= 3'd1;
                        end
                        
                        4'd05, 4'd09:                         begin
                           gs_ctrl23 <= 3'd2;
                        end
                        
                        4'd06, 4'd10:                         begin
                           gs_ctrl23 <= 3'd3;
                        end
                        
                        4'd07, 4'd11:                         begin
                           gs_ctrl23 <= 3'd4;
                        end
                        
                        default:                         begin
                           gs_ctrl23 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx4i4c
         // resource: regr_en_ss_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl24
            if (i_rst == 1'b0) begin
               gs_ctrl24 <= 2'd1;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        4'd00, 4'd02, 4'd05, 4'd06, 4'd07, 4'd09, 4'd10, 4'd11:                         begin
                           gs_ctrl24 <= 2'd1;
                        end
                        
                        4'd03:                         begin
                           gs_ctrl24 <= 2'd2;
                        end
                        
                        4'd04:                         begin
                           gs_ctrl24 <= 2'd3;
                        end
                        
                        default:                         begin
                           gs_ctrl24 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl25
            if (i_rst == 1'b0) begin
               gs_ctrl25 <= 1'b0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        4'd15:                         begin
                           gs_ctrl25 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl25 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl28
            if (i_rst == 1'b0) begin
               gs_ctrl28 <= 1'b0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        4'd13:                         begin
                           gs_ctrl28 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl28 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl32
            if (i_rst == 1'b0) begin
               gs_ctrl32 <= 1'b0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        4'd14:                         begin
                           gs_ctrl32 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl32 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl34
            if (i_rst == 1'b0) begin
               gs_ctrl34 <= 2'd0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        4'd13, 4'd14:                         begin
                           gs_ctrl34 <= 2'd1;
                        end
                        
                        4'd15:                         begin
                           gs_ctrl34 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl34 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl35
            if (i_rst == 1'b0) begin
               gs_ctrl35 <= 2'd0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        4'd13:                         begin
                           gs_ctrl35 <= 2'd1;
                        end
                        
                        4'd14:                         begin
                           gs_ctrl35 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl35 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // instance: drive_i_rgb_busy
         assign i_rgb_busy = DC_Filter_gen_busy_r_4_115_out1[2];

         // resource: DC_Filter_gen_busy_r_4  instance: DC_Filter_gen_busy_r_4_115
         assign DC_Filter_gen_busy_r_4_115_out1 = {DC_Filter_gen_busy_r_4_115_gnew_req_i0, {DC_Filter_gen_busy_r_4_115_gdiv_i1, DC_Filter_gen_busy_r_4_115_gen_busy_0_i_rgb_m_data_is_invalid_next}};

         // resource: DC_Filter_gen_busy_r_4  instance: DC_Filter_gen_busy_r_4_115
         assign DC_Filter_gen_busy_r_4_115_gen_busy_0_i_rgb_m_data_is_invalid_next = ~DC_Filter_gen_busy_r_4_115_gdiv_i1;

         // resource: DC_Filter_gen_busy_r_4  instance: DC_Filter_gen_busy_r_4_115
         assign DC_Filter_gen_busy_r_4_115_gdiv_i1 = i_rgb_vld & !DC_Filter_gen_busy_r_4_115_gnew_req_i0;

         // resource: DC_Filter_gen_busy_r_4  instance: DC_Filter_gen_busy_r_4_115
         assign DC_Filter_gen_busy_r_4_115_gnew_req_i0 = i_rgb_m_busy_req_0 & (i_rgb_m_unvalidated_req | i_rgb_vld);

         // resource: regr_ss_1
         always @(posedge i_clk)
          begin :drive_i_rgb_m_unvalidated_req
            if (i_rst == 1'b0) begin
               i_rgb_m_unvalidated_req <= 1'd1;
            end
            else begin
               i_rgb_m_unvalidated_req <= DC_Filter_N_Muxb_1_2_33_4_7_out1;
            end
         end

         // resource: DC_Filter_N_Muxb_1_2_33_4
         always @(i_rgb_vld or i_rgb_m_busy_req_0 or i_rgb_m_unvalidated_req)
          begin :DC_Filter_N_Muxb_1_2_33_4_7
            if (i_rgb_m_busy_req_0) begin
               DC_Filter_N_Muxb_1_2_33_4_7_out1 = i_rgb_m_unvalidated_req;
            end
            else begin
               DC_Filter_N_Muxb_1_2_33_4_7_out1 = i_rgb_vld;
            end
         end

         // instance: drive_o_result_vld
         assign o_result_vld = DC_Filter_Or_1Ux1U_1U_4_2_out1;

         // resource: DC_Filter_Or_1Ux1U_1U_4  instance: DC_Filter_Or_1Ux1U_1U_4_2
         assign DC_Filter_Or_1Ux1U_1U_4_2_out1 = o_result_m_unacked_req | DC_Filter_Xor_1Ux1U_1U_1_1_out1;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_result_m_unacked_req
            if (i_rst == 1'b0) begin
               o_result_m_unacked_req <= 1'd0;
            end
            else begin
               o_result_m_unacked_req <= DC_Filter_And_1Ux1U_1U_4_61_out1;
            end
         end

         // resource: DC_Filter_And_1Ux1U_1U_4  instance: DC_Filter_And_1Ux1U_1U_4_61
         assign DC_Filter_And_1Ux1U_1U_4_61_out1 = o_result_busy & o_result_vld;

         // resource: DC_Filter_Xor_1Ux1U_1U_1  instance: DC_Filter_Xor_1Ux1U_1U_1_1
         assign DC_Filter_Xor_1Ux1U_1U_1_1_out1 = o_result_m_req_m_trig_req ^ o_result_m_req_m_prev_trig_req;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_result_m_req_m_prev_trig_req
            if (i_rst == 1'b0) begin
               o_result_m_req_m_prev_trig_req <= 1'd0;
            end
            else begin
               o_result_m_req_m_prev_trig_req <= o_result_m_req_m_trig_req;
            end
         end

         // resource: DC_Filter_Not_1U_1U_1  instance: DC_Filter_Not_1U_1U_1_3
         assign DC_Filter_Not_1U_1U_1_3_out1 = !o_result_m_req_m_trig_req;

         // instance: drive_i_rgb_inside_busy
         assign i_rgb_inside_busy = DC_Filter_gen_busy_r_4_116_out1[2];

         // resource: DC_Filter_gen_busy_r_4  instance: DC_Filter_gen_busy_r_4_116
         assign DC_Filter_gen_busy_r_4_116_out1 = {DC_Filter_gen_busy_r_4_116_gnew_req_i0, {DC_Filter_gen_busy_r_4_116_gdiv_i1, DC_Filter_gen_busy_r_4_116_gen_busy_0_i_rgb_m_data_is_invalid_next}};

         // resource: DC_Filter_gen_busy_r_4  instance: DC_Filter_gen_busy_r_4_116
         assign DC_Filter_gen_busy_r_4_116_gen_busy_0_i_rgb_m_data_is_invalid_next = ~DC_Filter_gen_busy_r_4_116_gdiv_i1;

         // resource: DC_Filter_gen_busy_r_4  instance: DC_Filter_gen_busy_r_4_116
         assign DC_Filter_gen_busy_r_4_116_gdiv_i1 = i_rgb_inside_vld & !DC_Filter_gen_busy_r_4_116_gnew_req_i0;

         // resource: DC_Filter_gen_busy_r_4  instance: DC_Filter_gen_busy_r_4_116
         assign DC_Filter_gen_busy_r_4_116_gnew_req_i0 = i_rgb_inside_m_busy_req_0 & (i_rgb_inside_m_unvalidated_req | i_rgb_inside_vld);

         // resource: regr_ss_1
         always @(posedge i_clk)
          begin :drive_i_rgb_inside_m_unvalidated_req
            if (i_rst == 1'b0) begin
               i_rgb_inside_m_unvalidated_req <= 1'd1;
            end
            else begin
               i_rgb_inside_m_unvalidated_req <= DC_Filter_N_Muxb_1_2_33_4_62_out1;
            end
         end

         // resource: DC_Filter_N_Muxb_1_2_33_4
         always @(i_rgb_inside_vld or i_rgb_inside_m_busy_req_0 or i_rgb_inside_m_unvalidated_req)
          begin :DC_Filter_N_Muxb_1_2_33_4_62
            if (i_rgb_inside_m_busy_req_0) begin
               DC_Filter_N_Muxb_1_2_33_4_62_out1 = i_rgb_inside_m_unvalidated_req;
            end
            else begin
               DC_Filter_N_Muxb_1_2_33_4_62_out1 = i_rgb_inside_vld;
            end
         end

         // instance: drive_o_rgb_inside_vld
         assign o_rgb_inside_vld = DC_Filter_Or_1Ux1U_1U_4_5_out1;

         // resource: DC_Filter_Or_1Ux1U_1U_4  instance: DC_Filter_Or_1Ux1U_1U_4_5
         assign DC_Filter_Or_1Ux1U_1U_4_5_out1 = o_rgb_inside_m_unacked_req | DC_Filter_Xor_1Ux1U_1U_1_4_out1;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_rgb_inside_m_unacked_req
            if (i_rst == 1'b0) begin
               o_rgb_inside_m_unacked_req <= 1'd0;
            end
            else begin
               o_rgb_inside_m_unacked_req <= DC_Filter_And_1Ux1U_1U_4_59_out1;
            end
         end

         // resource: DC_Filter_And_1Ux1U_1U_4  instance: DC_Filter_And_1Ux1U_1U_4_59
         assign DC_Filter_And_1Ux1U_1U_4_59_out1 = o_rgb_inside_busy & o_rgb_inside_vld;

         // resource: DC_Filter_Xor_1Ux1U_1U_1  instance: DC_Filter_Xor_1Ux1U_1U_1_4
         assign DC_Filter_Xor_1Ux1U_1U_1_4_out1 = o_rgb_inside_m_req_m_trig_req ^ o_rgb_inside_m_req_m_prev_trig_req;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_rgb_inside_m_req_m_prev_trig_req
            if (i_rst == 1'b0) begin
               o_rgb_inside_m_req_m_prev_trig_req <= 1'd0;
            end
            else begin
               o_rgb_inside_m_req_m_prev_trig_req <= o_rgb_inside_m_req_m_trig_req;
            end
         end

         // resource: DC_Filter_Not_1U_1U_1  instance: DC_Filter_Not_1U_1U_1_6
         assign DC_Filter_Not_1U_1U_1_6_out1 = !o_rgb_inside_m_req_m_trig_req;


endmodule

