
---------- Begin Simulation Statistics ----------
final_tick                                14056046500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116848                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661008                       # Number of bytes of host memory used
host_op_rate                                   232934                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    96.63                       # Real time elapsed on the host
host_tick_rate                              145467948                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11290577                       # Number of instructions simulated
sim_ops                                      22507585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014056                       # Number of seconds simulated
sim_ticks                                 14056046500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8126709                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6524304                       # number of cc regfile writes
system.cpu.committedInsts                    11290577                       # Number of Instructions Simulated
system.cpu.committedOps                      22507585                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.489872                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.489872                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9617706                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9570088                       # number of floating regfile writes
system.cpu.idleCycles                           35758                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29215                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1625565                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.074688                       # Inst execution rate
system.cpu.iew.exec_refs                     12388079                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26758                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 6268323                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4870370                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4418                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27446                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22872132                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              12361321                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             58477                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              30211720                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  46586                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3903006                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25407                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4021201                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1452                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27763                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23432111                       # num instructions consuming a value
system.cpu.iew.wb_count                      22637786                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.727801                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17053922                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.805269                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22640309                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36159258                       # number of integer regfile reads
system.cpu.int_regfile_writes                11392448                       # number of integer regfile writes
system.cpu.ipc                               0.401627                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.401627                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               783      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11498951     37.99%     37.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     37.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    25      0.00%     37.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3204553     10.59%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  209      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 219      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1594435      5.27%     53.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569866      5.19%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4432198     14.64%     73.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1735      0.01%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         7942061     26.24%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25109      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30270197                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                15775589                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30172259                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9593955                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9864651                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2787913                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.092101                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   91824      3.29%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            21294      0.76%      4.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1306441     46.86%     50.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      0.00%     50.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1368312     49.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17281738                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           61260779                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13043831                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13372038                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22872129                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30270197                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          364541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             28395                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       529574                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      28076336                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.078139                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.889450                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18596107     66.23%     66.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2977602     10.61%     76.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1063722      3.79%     80.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              990432      3.53%     84.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2036149      7.25%     91.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1193557      4.25%     95.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              666900      2.38%     98.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              334862      1.19%     99.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              217005      0.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        28076336                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.076768                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads               939                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              907                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4870370                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27446                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                15649195                       # number of misc regfile reads
system.cpu.numCycles                         28112094                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             293                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       171991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        377167                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1436107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7078                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2873693                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7078                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1683062                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1681832                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25447                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1655733                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1654978                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.954401                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     297                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              266                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          368151                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             25374                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     28017868                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.803330                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.158603                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        23570386     84.13%     84.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          462054      1.65%     85.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          472306      1.69%     87.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1272615      4.54%     92.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           15074      0.05%     92.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          129416      0.46%     92.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           46100      0.16%     92.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          100238      0.36%     93.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1949679      6.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     28017868                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11290577                       # Number of instructions committed
system.cpu.commit.opsCommitted               22507585                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4810626                       # Number of memory references committed
system.cpu.commit.loads                       4784452                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1620560                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    9542479                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16130166                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11392610     50.62%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      3139623     13.95%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1594320      7.08%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      1569744      6.97%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1620342      7.20%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1140      0.01%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      3164110     14.06%     99.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        25034      0.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     22507585                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1949679                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1702995                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1702995                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1702995                       # number of overall hits
system.cpu.dcache.overall_hits::total         1702995                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3223659                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3223659                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3223659                       # number of overall misses
system.cpu.dcache.overall_misses::total       3223659                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 166920416386                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 166920416386                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 166920416386                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 166920416386                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4926654                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4926654                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4926654                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4926654                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.654330                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.654330                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.654330                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.654330                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51779.799410                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51779.799410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51779.799410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51779.799410                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7985702                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1026093                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.782630                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2932                       # number of writebacks
system.cpu.dcache.writebacks::total              2932                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1786543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1786543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1786543                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1786543                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1437116                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1437116                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1437116                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1437116                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34888600888                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34888600888                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34888600888                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34888600888                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.291702                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.291702                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.291702                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.291702                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24276.816129                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24276.816129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24276.816129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24276.816129                       # average overall mshr miss latency
system.cpu.dcache.replacements                1436092                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1677113                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1677113                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3223366                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3223366                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 166908241500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 166908241500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4900479                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4900479                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.657765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.657765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51780.729058                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51780.729058                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1786536                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1786536                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1436830                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1436830                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  34876877000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  34876877000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.293202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.293202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24273.488861                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24273.488861                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25882                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25882                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12174886                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12174886                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41552.511945                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41552.511945                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          286                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          286                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11723888                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11723888                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010926                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010926                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 40992.615385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40992.615385                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14056046500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.256130                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3140111                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1437116                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.185009                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.256130                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          571                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          80263580                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         80263580                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14056046500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1393708                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              23008415                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2524312                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1124494                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  25407                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1628263                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   216                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23120324                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   891                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4929377                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       26761                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        127778                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            20                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14056046500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14056046500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14056046500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3334177                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11779679                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1683062                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1655294                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24715477                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   51232                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  151                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           880                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3314292                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7524                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           28076336                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.836697                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.125445                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 22908925     81.60%     81.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1552687      5.53%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   131800      0.47%     87.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   152736      0.54%     88.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   172574      0.61%     88.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1516268      5.40%     94.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    52254      0.19%     94.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    80994      0.29%     94.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1508098      5.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             28076336                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.059870                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.419025                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3313679                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3313679                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3313679                       # number of overall hits
system.cpu.icache.overall_hits::total         3313679                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          613                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            613                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          613                       # number of overall misses
system.cpu.icache.overall_misses::total           613                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47224999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47224999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47224999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47224999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3314292                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3314292                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3314292                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3314292                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000185                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000185                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000185                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000185                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77039.150082                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77039.150082                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77039.150082                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77039.150082                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          365                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           15                       # number of writebacks
system.cpu.icache.writebacks::total                15                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          143                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          143                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          470                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          470                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          470                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          470                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38140499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38140499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38140499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38140499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81149.997872                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81149.997872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81149.997872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81149.997872                       # average overall mshr miss latency
system.cpu.icache.replacements                     15                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3313679                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3313679                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          613                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           613                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47224999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47224999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3314292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3314292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000185                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000185                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77039.150082                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77039.150082                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          143                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          470                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          470                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38140499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38140499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81149.997872                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81149.997872                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14056046500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.522021                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3314148                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               469                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7066.413646                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.522021                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.405783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.405783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.443359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6629053                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6629053                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14056046500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3314448                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           198                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14056046500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14056046500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14056046500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         187                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   85918                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  17                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1272                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                 998929                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  14056046500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  25407                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1822574                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                11165591                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3158938                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              11903792                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22982354                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 81286                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2808677                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10485975                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   6946                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27882395                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    47642919                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 21390088                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9794083                       # Number of floating rename lookups
system.cpu.rename.committedMaps              27317465                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   564924                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5699680                       # count of insts added to the skid buffer
system.cpu.rob.reads                         48943678                       # The number of ROB reads
system.cpu.rob.writes                        45809964                       # The number of ROB writes
system.cpu.thread_0.numInsts                 11290577                       # Number of Instructions committed
system.cpu.thread_0.numOps                   22507585                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1232406                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1232409                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data             1232406                       # number of overall hits
system.l2.overall_hits::total                 1232409                       # number of overall hits
system.l2.demand_misses::.cpu.inst                467                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             204710                       # number of demand (read+write) misses
system.l2.demand_misses::total                 205177                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               467                       # number of overall misses
system.l2.overall_misses::.cpu.data            204710                       # number of overall misses
system.l2.overall_misses::total                205177                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37401500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19273528500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19310930000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37401500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19273528500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19310930000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              470                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1437116                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1437586                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             470                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1437116                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1437586                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993617                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.142445                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.142723                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993617                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.142445                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.142723                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80088.865096                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94150.400567                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94118.395337                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80088.865096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94150.400567                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94118.395337                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1313                       # number of writebacks
system.l2.writebacks::total                      1313                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        204710                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            205177                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       204710                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           205177                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32741500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17226428500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17259170000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32741500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17226428500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17259170000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.142445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.142723                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.142445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.142723                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70110.278373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84150.400567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84118.444075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70110.278373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84150.400567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84118.444075                       # average overall mshr miss latency
system.l2.replacements                         172425                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2932                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2932                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2932                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2932                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           15                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               15                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           15                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           15                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6644                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6644                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               177                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   177                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8723000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8723000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           286                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               286                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.381119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.381119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80027.522936                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80027.522936                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7633000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7633000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.381119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.381119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70027.522936                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70027.522936                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          467                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              467                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          470                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            470                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80088.865096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80088.865096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          467                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          467                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32741500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32741500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70110.278373                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70110.278373                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1232229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1232229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       204601                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          204601                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  19264805500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19264805500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1436830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1436830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.142398                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.142398                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 94157.924448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94157.924448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       204601                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       204601                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  17218795500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17218795500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.142398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.142398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84157.924448                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84157.924448                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14056046500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30548.348852                       # Cycle average of tags in use
system.l2.tags.total_refs                     2867048                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    205193                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.972445                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.837927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       119.549998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30425.960927                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.928527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.932262                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20589                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46184281                       # Number of tag accesses
system.l2.tags.data_accesses                 46184281                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14056046500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    204696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001763408500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           78                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           78                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              393165                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1213                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      205176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1313                       # Number of write requests accepted
system.mem_ctrls.readBursts                    205176                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1313                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.61                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                205176                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1313                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  106964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   86431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           78                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2596.397436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1729.163820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3921.317193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           37     47.44%     47.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           40     51.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            1      1.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            78                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           78                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.551282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.528424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.892209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               55     70.51%     70.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      5.13%     75.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               18     23.08%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            78                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13131264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                84032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    934.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   14055941000                       # Total gap between requests
system.mem_ctrls.avgGap                      68071.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13100544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        82624                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2121791.500903187785                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 932021959.375276684761                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 5878182.033618059009                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          466                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       204710                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1313                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13568500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8792831500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 281757474250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29116.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     42952.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 214590612.53                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13101440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13131264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        84032                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        84032                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          466                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       204710                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         205176                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1313                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1313                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2121792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    932085704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        934207496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2121792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2121792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      5978352                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         5978352                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      5978352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2121792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    932085704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       940185848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               205162                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1291                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12567                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13099                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12641                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12641                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12673                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          313                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4959612500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1025810000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8806400000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                24174.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42924.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              104124                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1064                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.42                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       101261                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.473766                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.172939                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   194.568555                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        73181     72.27%     72.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19890     19.64%     91.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1620      1.60%     93.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          935      0.92%     94.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          764      0.75%     95.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          688      0.68%     95.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          588      0.58%     96.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          478      0.47%     96.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3117      3.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       101261                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13130368                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              82624                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              934.143751                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                5.878182                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.34                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14056046500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       365089620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       194042145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      735155820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3304260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1109425200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5430160860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    824755200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8661933105                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   616.242491                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1983483500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    469300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  11603263000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       357942480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       190243350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      729700860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3434760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1109425200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   5290468680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    942390720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8623606050                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   613.515760                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2278209000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    469300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  11308537500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14056046500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             205067                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1313                       # Transaction distribution
system.membus.trans_dist::CleanEvict           170678                       # Transaction distribution
system.membus.trans_dist::ReadExReq               109                       # Transaction distribution
system.membus.trans_dist::ReadExResp              109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        205067                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       582343                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       582343                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 582343                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13215296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13215296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13215296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            205176                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  205176    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              205176                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14056046500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           424867500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1104809750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1437299                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           15                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1604272                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              286                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             286                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           470                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1436830                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          954                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4310324                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4311278                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     92163072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               92194048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          172425                       # Total snoops (count)
system.tol2bus.snoopTraffic                     84032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1610011                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004396                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.066158                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1602933     99.56%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7078      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1610011                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14056046500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1439793500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            703500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2155674000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
