{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487717312194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487717312199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 16:48:31 2017 " "Processing started: Tue Feb 21 16:48:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487717312199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487717312199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab06step0 -c Lab06step0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab06step0 -c Lab06step0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487717312199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1487717313188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1487717313188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab06step0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab06step0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab06step0 " "Found entity 1: Lab06step0" {  } { { "Lab06step0.bdf" "" { Schematic "U:/CPRE281/Lab06/Lab06step0/Lab06step0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487717320984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487717320984 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab06step0 " "Elaborating entity \"Lab06step0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1487717321219 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "seven_seg_decoder inst " "Block or symbol \"seven_seg_decoder\" of instance \"inst\" overlaps another block or symbol" {  } { { "Lab06step0.bdf" "" { Schematic "U:/CPRE281/Lab06/Lab06step0/Lab06step0.bdf" { { 176 152 272 352 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1487717321237 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "seven_seg_decoder inst1 " "Block or symbol \"seven_seg_decoder\" of instance \"inst1\" overlaps another block or symbol" {  } { { "Lab06step0.bdf" "" { Schematic "U:/CPRE281/Lab06/Lab06step0/Lab06step0.bdf" { { 512 152 272 688 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1487717321237 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "seven_seg_decoder inst3 " "Block or symbol \"seven_seg_decoder\" of instance \"inst3\" overlaps another block or symbol" {  } { { "Lab06step0.bdf" "" { Schematic "U:/CPRE281/Lab06/Lab06step0/Lab06step0.bdf" { { 528 1272 1392 704 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1487717321237 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name17 " "Pin \"pin_name17\" is missing source" {  } { { "Lab06step0.bdf" "" { Schematic "U:/CPRE281/Lab06/Lab06step0/Lab06step0.bdf" { { 200 264 442 216 "pin_name17" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1487717321237 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name24 " "Pin \"pin_name24\" is missing source" {  } { { "Lab06step0.bdf" "" { Schematic "U:/CPRE281/Lab06/Lab06step0/Lab06step0.bdf" { { 536 264 442 552 "pin_name24" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1487717321238 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name27 " "Pin \"pin_name27\" is missing source" {  } { { "Lab06step0.bdf" "" { Schematic "U:/CPRE281/Lab06/Lab06step0/Lab06step0.bdf" { { 584 264 442 600 "pin_name27" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1487717321239 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name38 " "Pin \"pin_name38\" is missing source" {  } { { "Lab06step0.bdf" "" { Schematic "U:/CPRE281/Lab06/Lab06step0/Lab06step0.bdf" { { 552 1384 1562 568 "pin_name38" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1487717321239 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Lab06/Lab06step0/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487717321415 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1487717321415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst\"" {  } { { "Lab06step0.bdf" "inst" { Schematic "U:/CPRE281/Lab06/Lab06step0/Lab06step0.bdf" { { 176 152 272 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487717321415 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder_4bit.bdf 1 1 " "Using design file adder_4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.bdf" "" { Schematic "U:/CPRE281/Lab06/Lab06step0/adder_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487717321582 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1487717321582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit adder_4bit:inst5 " "Elaborating entity \"adder_4bit\" for hierarchy \"adder_4bit:inst5\"" {  } { { "Lab06step0.bdf" "inst5" { Schematic "U:/CPRE281/Lab06/Lab06step0/Lab06step0.bdf" { { 352 712 808 552 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487717321582 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.bdf 1 1 " "Using design file full_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "U:/CPRE281/Lab06/Lab06step0/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487717321764 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1487717321764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_4bit:inst5\|full_adder:inst " "Elaborating entity \"full_adder\" for hierarchy \"adder_4bit:inst5\|full_adder:inst\"" {  } { { "adder_4bit.bdf" "inst" { Schematic "U:/CPRE281/Lab06/Lab06step0/adder_4bit.bdf" { { 208 584 680 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487717321765 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name17 GND " "Pin \"pin_name17\" is stuck at GND" {  } { { "Lab06step0.bdf" "" { Schematic "U:/CPRE281/Lab06/Lab06step0/Lab06step0.bdf" { { 200 264 442 216 "pin_name17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487717322992 "|Lab06step0|pin_name17"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name24 GND " "Pin \"pin_name24\" is stuck at GND" {  } { { "Lab06step0.bdf" "" { Schematic "U:/CPRE281/Lab06/Lab06step0/Lab06step0.bdf" { { 536 264 442 552 "pin_name24" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487717322992 "|Lab06step0|pin_name24"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name27 GND " "Pin \"pin_name27\" is stuck at GND" {  } { { "Lab06step0.bdf" "" { Schematic "U:/CPRE281/Lab06/Lab06step0/Lab06step0.bdf" { { 584 264 442 600 "pin_name27" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487717322992 "|Lab06step0|pin_name27"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name38 GND " "Pin \"pin_name38\" is stuck at GND" {  } { { "Lab06step0.bdf" "" { Schematic "U:/CPRE281/Lab06/Lab06step0/Lab06step0.bdf" { { 552 1384 1562 568 "pin_name38" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487717322992 "|Lab06step0|pin_name38"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1487717322992 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1487717323067 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1487717324544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487717324544 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name1 " "No output dependent on input pin \"pin_name1\"" {  } { { "Lab06step0.bdf" "" { Schematic "U:/CPRE281/Lab06/Lab06step0/Lab06step0.bdf" { { 600 688 864 616 "pin_name1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487717325124 "|Lab06step0|pin_name1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1487717325124 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1487717325124 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1487717325124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1487717325124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1487717325124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "857 " "Peak virtual memory: 857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487717325269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 16:48:45 2017 " "Processing ended: Tue Feb 21 16:48:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487717325269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487717325269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487717325269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487717325269 ""}
