# Tiny Tapeout project information
project:
  title:        "Asynchronous FIFO"      # Project title
  author:       "RMKGSN"      # Your name
  discord:      "reema08296"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "An Asynchronous FIFO is a type of First-In-First-Out memory buffer that allows data transfer between two clock domains operating at differnt frequencies"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     60000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_reemashivva_fifo"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "clock_divider.v"
    - "empty.v"
    - "full.v"
    - "fifo_mem.v"
    - "sync_r2w.v"
    - "sync_w2r.v"
    - "tt_um_reemashivva_fifo.v"
    
    

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: "wr_rq"
  ui[3]: "rd_rq"
  ui[4]: "wdata[0]"
  ui[5]: "wdata[1]"
  ui[6]: "wdata[2]"
  ui[7]: "wdata[3]"

  # Outputs
  uo[0]: "full"
  uo[1]: "empty"
  uo[2]: "rdata[0]"
  uo[3]: "rdata[1]"
  uo[4]: "rdata[2]"
  uo[5]: "rdata[3]"
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
