#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb  6 09:26:42 2019
# Process ID: 54952
# Current directory: D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent55912 D:\ENES246-master\ENES246-master\-2VoltageControlledBuffer\project_1\project_1.xpr
# Log file: D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1/vivado.log
# Journal file: D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1/project_1.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 740.281 ; gain = 106.461
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: vcb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 823.797 ; gain = 48.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vcb' [D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1/project_1.srcs/sources_1/imports/project_1/vcb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vcb' (1#1) [D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1/project_1.srcs/sources_1/imports/project_1/vcb.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 863.031 ; gain = 88.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 863.031 ; gain = 88.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 863.031 ; gain = 88.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1123.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.160 ; gain = 458.297
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.160 ; gain = 458.297
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb  6 09:37:31 2019] Launched synth_1...
Run output will be captured here: D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb  6 09:38:32 2019] Launched impl_1...
Run output will be captured here: D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1/project_1.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1233.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Feb  6 09:40:36 2019] Launched impl_1...
Run output will be captured here: D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1726.918 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1726.918 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1726.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4023DA
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292A4023DA.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1/project_1.runs/impl_1/vcb.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1/project_1.runs/impl_1/vcb.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/ENES246-master/ENES246-master/-2VoltageControlledBuffer/project_1/project_1.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Feb  6 10:16:46 2019. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb  6 10:16:46 2019...
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3582.504 ; gain = 0.000
create_project MyOwnTristate D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
file mkdir D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.srcs/sources_1/new
close [ open D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.srcs/sources_1/new/Tri.v w ]
add_files D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.srcs/sources_1/new/Tri.v
import_files -fileset constrs_1 -force -norecurse D:/ENES246-master/ENES246-master/-1Buffers/buffers/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc
update_compile_order -fileset sources_1
import_files -norecurse D:/ENES246-master/ENES246-master/-1Buffers/buffers/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Tri
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
export_ip_user_files -of_objects  [get_files D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.srcs/sources_1/imports/RTL/Lab1-1Buffers.v] -no_script -reset -force -quiet
remove_files  D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.srcs/sources_1/imports/RTL/Lab1-1Buffers.v
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Tri
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3582.504 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Tri' [D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.srcs/sources_1/new/Tri.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Tri' (1#1) [D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.srcs/sources_1/new/Tri.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3582.504 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3582.504 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3582.504 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Finished Parsing XDC File [D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3582.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3582.504 ; gain = 0.000
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
launch_runs synth_1 -jobs 4
[Wed Feb  6 14:19:37 2019] Launched synth_1...
Run output will be captured here: D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb  6 14:20:55 2019] Launched impl_1...
Run output will be captured here: D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 3582.504 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 3582.504 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3582.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Feb  6 14:22:27 2019] Launched impl_1...
Run output will be captured here: D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4023DA
set_property PROGRAM.FILE {D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.runs/impl_1/Tri.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.runs/impl_1/Tri.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Finished Parsing XDC File [D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3582.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Tri
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3582.504 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Tri' [D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.srcs/sources_1/new/Tri.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Tri' (1#1) [D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.srcs/sources_1/new/Tri.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3582.504 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3582.504 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3582.504 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Finished Parsing XDC File [D:/GitHub/ENES-246/BufferVoltageControll/MyOwnTristate/MyOwnTristate.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3582.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3582.504 ; gain = 0.000
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3582.504 ; gain = 0.000
