
---------- Begin Simulation Statistics ----------
simSeconds                                   0.001631                       # Number of seconds simulated (Second)
simTicks                                   1630826000                       # Number of ticks simulated (Tick)
finalTick                                  2620993000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     12.04                       # Real time elapsed on the host (Second)
hostTickRate                                135466112                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                      5083878                       # Number of instructions simulated (Count)
simOps                                        5518381                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   422292                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     458384                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          3261652                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3614934                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      245                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        3695757                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    187                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                23264                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             35548                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 100                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             3242897                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.139647                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.334320                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2480165     76.48%     76.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    100508      3.10%     79.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     76867      2.37%     81.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     28696      0.88%     82.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    111882      3.45%     86.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     67724      2.09%     88.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    154504      4.76%     93.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    138153      4.26%     97.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     84398      2.60%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               3242897                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      89      0.01%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                 187350     25.72%     25.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     25.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 412402     56.62%     82.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     82.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     82.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                112167     15.40%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  16196      2.22%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   200      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        25683      0.69%      0.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       1084482     29.34%     30.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           30      0.00%     30.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            14      0.00%     30.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     30.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     30.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     30.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     30.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     30.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     30.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     30.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     30.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       451592     12.22%     42.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     42.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       903232     24.44%     66.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     66.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     66.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       451605     12.22%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       550869     14.91%     93.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       228250      6.18%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3695757                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.133094                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              728404                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.197092                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  6333265                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1562899                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1541982                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  5029737                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 2075572                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         2059089                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1544925                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     2853553                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           3694945                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        550707                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       812                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 538                       # Number of nop insts executed (Count)
system.cpu.numRefs                             778931                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                          15867                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       228224                       # Number of stores executed (Count)
system.cpu.numRate                           1.132845                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             175                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           18755                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     3426516                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3591945                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.951886                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.951886                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.050546                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.050546                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    3135521                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1736875                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    4016981                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                       41730                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                      41805                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   4265338                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      144                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         460934                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        228821                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        26445                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          159                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   17933                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             16462                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               794                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                14828                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  199                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   14564                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.982196                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     373                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             602                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 17                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              585                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           80                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           22080                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1094                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      3239122                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.109071                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.487514                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2524168     77.93%     77.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          113548      3.51%     81.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          110016      3.40%     84.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           48974      1.51%     86.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           87100      2.69%     89.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           13823      0.43%     89.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             563      0.02%     89.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           36420      1.12%     90.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          304510      9.40%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      3239122                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              3426986                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3592415                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      682238                       # Number of memory references committed (Count)
system.cpu.commit.loads                        454777                       # Number of loads committed (Count)
system.cpu.commit.amos                             72                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          72                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                      15007                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          2058158                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     2198190                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   186                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        25304      0.70%      0.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1078442     30.02%     30.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           28      0.00%     30.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            9      0.00%     30.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     30.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     30.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     30.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     30.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     30.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     30.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     30.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     30.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       451584     12.57%     43.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     43.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       903216     25.14%     68.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     68.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     68.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       451594     12.57%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       454777     12.66%     93.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       227461      6.33%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3592415                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        304510                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         543424                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            543424                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        543424                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           543424                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        78095                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           78095                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        78095                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          78095                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   7339261988                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   7339261988                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   7339261988                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   7339261988                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       621519                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        621519                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       621519                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       621519                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.125652                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.125652                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.125652                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.125652                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 93978.641245                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 93978.641245                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 93978.641245                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 93978.641245                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      2083069                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           88                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        14381                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs     144.848689                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           88                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        26903                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             26903                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        25735                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         25735                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        25735                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        25735                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        52360                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        52360                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        52360                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        52360                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   4853273997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   4853273997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   4853273997                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4853273997                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.084245                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.084245                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.084245                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.084245                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 92690.488866                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 92690.488866                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 92690.488866                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 92690.488866                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  52362                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       316109                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          316109                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        78021                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         78021                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7333423000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7333423000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       394130                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       394130                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.197958                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.197958                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 93992.937799                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 93992.937799                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        25682                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        25682                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        52339                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        52339                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   4851481000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   4851481000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.132796                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.132796                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 92693.421731                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 92693.421731                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       172000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       172000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        86000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        86000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       170000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       170000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        85000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        85000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       227315                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         227315                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           74                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           74                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      5838988                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      5838988                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       227389                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       227389                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000325                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000325                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 78905.243243                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 78905.243243                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           53                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           53                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           21                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           21                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1792997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1792997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000092                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000092                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 85380.809524                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 85380.809524                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2620993000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               650200                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              53386                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              12.179223                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           95                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          924                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            2538726                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           2538726                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2620993000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   123052                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2620847                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    384750                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                113019                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1229                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                14449                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    72                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3627190                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   264                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             236769                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        3463150                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       17933                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              14954                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3002020                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    2596                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  376                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2434                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    231411                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   186                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            3242897                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.120785                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.673621                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2705468     83.43%     83.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      389      0.01%     83.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    63979      1.97%     85.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    13446      0.41%     85.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    51857      1.60%     87.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      547      0.02%     87.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      800      0.02%     87.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      346      0.01%     87.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   406065     12.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              3242897                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.005498                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.061778                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         231138                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            231138                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        231138                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           231138                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          273                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             273                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          273                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            273                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     20464000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     20464000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     20464000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     20464000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       231411                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        231411                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       231411                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       231411                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001180                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001180                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001180                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001180                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 74959.706960                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 74959.706960                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 74959.706960                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 74959.706960                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            2                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs              2                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          215                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               215                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           58                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            58                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           58                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           58                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          215                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          215                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          215                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          215                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     16104500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     16104500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     16104500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     16104500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000929                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000929                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000929                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000929                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 74904.651163                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 74904.651163                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 74904.651163                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 74904.651163                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    215                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       231138                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          231138                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          273                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           273                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     20464000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     20464000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       231411                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       231411                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001180                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001180                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 74959.706960                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 74959.706960                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           58                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           58                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          215                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          215                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     16104500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     16104500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000929                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000929                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 74904.651163                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 74904.651163                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2620993000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               312520                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                471                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             663.524416                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           78                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           78                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          100                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             925859                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            925859                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2620993000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1229                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2253994                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    29593                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                3615717                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   45                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   460934                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  228821                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   245                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     14377                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1514                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             28                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            540                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          641                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1181                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  3601906                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 3601071                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   3240770                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   3598959                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.104064                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.900474                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       63747                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    6157                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  28                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1371                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   70                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  14374                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             454777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             63.049011                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            99.776203                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 301891     66.38%     66.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  443      0.10%     66.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   43      0.01%     66.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   22      0.00%     66.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    8      0.00%     66.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    7      0.00%     66.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    8      0.00%     66.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   37      0.01%     66.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   14      0.00%     66.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   57      0.01%     66.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                457      0.10%     66.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                531      0.12%     66.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2154      0.47%     67.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              52744     11.60%     78.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              11058      2.43%     81.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              34525      7.59%     88.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              14544      3.20%     92.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               4463      0.98%     93.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               3704      0.81%     93.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1158      0.25%     94.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                252      0.06%     94.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               2015      0.44%     94.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                807      0.18%     94.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                210      0.05%     94.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                452      0.10%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                589      0.13%     95.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1611      0.35%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1380      0.30%     95.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               2247      0.49%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1525      0.34%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            15821      3.48%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1090                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               454777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2620993000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2620993000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2620993000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2620993000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2620993000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1229                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   162315                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2425441                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           9504                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    445719                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                198689                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3624396                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1403                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 155341                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   2649                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1435                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             3447918                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9598613                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  3054785                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  2403920                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               3416366                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    31573                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      28                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    515494                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          6547612                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7232742                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  3426516                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3591945                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     30                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        32                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    30                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     2                       # number of overall hits (Count)
system.l2.overallHits::total                       32                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  185                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                52360                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   52545                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 185                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               52360                       # number of overall misses (Count)
system.l2.overallMisses::total                  52545                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        15459000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      4768506500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         4783965500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       15459000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     4768506500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        4783965500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                215                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              52362                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 52577                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               215                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             52362                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                52577                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.860465                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999962                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999391                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.860465                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999962                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999391                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 83562.162162                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 91071.552712                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    91045.113712                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 83562.162162                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 91071.552712                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   91045.113712                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                25683                       # number of writebacks (Count)
system.l2.writebacks::total                     25683                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              185                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            52360                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               52545                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             185                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           52360                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              52545                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     13609000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   4244906500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     4258515500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     13609000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   4244906500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    4258515500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.860465                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999962                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999391                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.860465                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999962                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999391                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 73562.162162                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 81071.552712                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 81045.113712                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 73562.162162                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 81071.552712                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 81045.113712                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          52766                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           35                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             35                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              30                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 30                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           185                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              185                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     15459000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     15459000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          215                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            215                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.860465                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.860465                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 83562.162162                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 83562.162162                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          185                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          185                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     13609000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     13609000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.860465                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.860465                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 73562.162162                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 73562.162162                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               23                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  23                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      1925000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        1925000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             23                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                23                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 83695.652174                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 83695.652174                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           23                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              23                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1695000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1695000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 73695.652174                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 73695.652174                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              2                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 2                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        52337                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           52337                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   4766581500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   4766581500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        52339                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         52339                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.999962                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999962                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 91074.794123                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 91074.794123                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        52337                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        52337                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   4243211500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   4243211500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.999962                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999962                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 81074.794123                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 81074.794123                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          214                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              214                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          214                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          214                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        26903                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            26903                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        26903                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        26903                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2620993000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       116210                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      56862                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.043720                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      10.095757                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        32.517548                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4053.386695                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.002465                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.007939                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.989596                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  229                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2745                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1122                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     893990                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    893990                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2620993000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     25682.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       184.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     52360.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000095498500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1598                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1598                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              123438                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              24135                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       52544                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      25682                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     52544                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    25682                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.77                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.64                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 52544                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                25682                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   13573                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   13441                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   12965                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   12557                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   1492                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   1587                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   1612                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   1604                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   1601                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   1605                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   1608                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   1620                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   1695                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   1625                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   1611                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   1879                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   1616                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   1678                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   1609                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1598                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      32.958698                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     30.590046                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     24.123499                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15             14      0.88%      0.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31           338     21.15%     22.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47          1206     75.47%     97.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63            15      0.94%     98.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             2      0.13%     98.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             3      0.19%     98.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            1      0.06%     98.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            2      0.13%     98.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175           10      0.63%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            1      0.06%     99.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            2      0.13%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            1      0.06%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            1      0.06%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-431            1      0.06%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::496-511            1      0.06%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1598                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1598                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.071965                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.065654                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.485690                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1551     97.06%     97.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               15      0.94%     98.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               14      0.88%     98.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                8      0.50%     99.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                6      0.38%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.06%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      0.13%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1598                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3362816                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1643648                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2062032368.87319684                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1007862273.47368765                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    1630826500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      20847.63                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        11776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      3351040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1643712                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 7220880.707077273168                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2054811488.166119575500                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1007901517.390573859215                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          184                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        52360                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        25682                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      5948000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2096592250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  40890021750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     32326.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     40041.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1592166.57                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        11840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      3351040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3362880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        11840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        11840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1643648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1643648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          185                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        52360                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           52545                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        25682                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          25682                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        7260125                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2054811488                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2062071613                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      7260125                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       7260125                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1007862273                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1007862273                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1007862273                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       7260125                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2054811488                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       3069933886                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                52544                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               25683                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3092                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3086                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3144                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3098                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         4098                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3604                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         4111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3117                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         1417                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         1424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         1447                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1922                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         2009                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1937                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1719                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1482                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1502                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2054                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1565                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1117340250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             262720000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2102540250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                21264.85                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           40014.85                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               48499                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              23506                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.30                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.52                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         6213                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   805.495574                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   671.479843                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   330.470742                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          242      3.90%      3.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          457      7.36%     11.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          308      4.96%     16.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          289      4.65%     20.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          271      4.36%     25.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          228      3.67%     28.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          331      5.33%     34.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          203      3.27%     37.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3884     62.51%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         6213                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3362816                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            1643712                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2062.032369                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1007.901517                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   23.98                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               16.11                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               7.87                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.05                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2620993000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        22005480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        11665830                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      188253240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      65307420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 128459760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    515997630                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    192112320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1123801680                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   689.099683                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    489738500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     54340000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1087787000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        22469580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        11916300                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      187018020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      68757840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 128459760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    536334660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    174951840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1129908000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   692.843994                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    444231250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     54340000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1133204750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2620993000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               52522                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         25682                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             26815                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 23                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                23                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          52521                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       157586                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  157586                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      5006528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  5006528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              52544                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    52544    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                52544                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2620993000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           209559500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          268680250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         105041                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        52497                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              52554                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        52586                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          215                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            52542                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                23                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               23                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            215                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         52339                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          645                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       157086                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 157731                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        27520                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5072960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 5100480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           52766                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1643712                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            105343                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002886                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.053642                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  105039     99.71%     99.71% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     304      0.29%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              105343                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2620993000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           79695000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            322500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          78543000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        105154                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        52577                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             303                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          303                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
