/*************************************************************************/
/*                                                                       */
/*              Copyright (C) 2007, Coolsand Technologies, Inc.          */
/*                            All Rights Reserved                        */
/*                                                                       */
/*  This source code is the property of Coolsand Technologies and is     */
/*  confidential. Any modification, distribution, reproduction or        */
/*  exploitation of any content of this file is totally forbidden,       */
/*  except with the written permission of Coolsand Technologies.         */
/*                                                                       */
/*************************************************************************/
/*                                                                       */
/* FILE NAME                                                             */
/*      xcv.c                                                            */
/*                                                                       */
/* DESCRIPTION                                                           */
/*      This file contain the RDA6220  related functions.                */
/*                                                                       */
/*************************************************************************/

#include "cs_types.h"
#include "hal_rfspi.h"
#include "hal_tcu.h"
#include "hal_sys.h"
#include "hal_timers.h"
#include "hal_host.h"
#include "drv_xcv.h"
#include "drv_xcv_calib.h"
#include "sxs_io.h"
#include "sxr_tls.h"
#include "rfd_cfg.h"
#include "rfd_xcv.h"
#include "rfd_defs.h"
#include "gsm.h"
#include "baseband_defs.h"
#include "hal_lps.h"

//#include "calib_m.h"

#undef RFD_DATA_INTERNAL
#define RFD_DATA_INTERNAL
#undef RFD_FUNC_INTERNAL
#define RFD_FUNC_INTERNAL

#if defined(_FLASH_PROGRAMMER) || defined(_T_UPGRADE_PROGRAMMER)
#undef SPI_REG_DEBUG
#undef FM_LDO_WORKAROUND
#endif


#define XCV_AFC_COMPATIBLE_WITH_OLD_CALIB_DATA 1

#define XCV_624M_PLL_DITHER_ENABLE 0


#define XCV_DIGRF_RX_CLK_POL                     RFD_DIGRF_NORM_CLK_POL
#define XCV_SAMPLE_WIDTH                                             12
#define XCV_ADC2DBM_GAIN                                             50

#define XCV_SET_PDN                                   SET_TCO(XCV->PDN)
#define XCV_CLR_PDN                                   CLR_TCO(XCV->PDN)

#define CDAC_REG_VALUE_BASE (0x011)

#define MAX_PIGGYBACK_WAIT_COUNT 3
#define RX_PLL_FREQ_REG_DCDC_ON ((1<<17)|(1<<15))
#define RX_PLL_FREQ_REG_LDO_ON ((1<<16)|(1<<14))

// Forward declaration of internal functions
VOID xcvBuildSpiCmd (HAL_RFSPI_CMD_T *cmd, UINT8 address, UINT32 data);
VOID xcvSetArfcn (RFD_RFDIR_T dir, GSM_RFBAND_T band, UINT16 arfcn);
VOID xcvReadReg (UINT16 address, UINT8 *output);

PROTECTED VOID rfd_XcvRegForceWriteSingle(UINT32 addr, UINT32 data);
PROTECTED BOOL rfd_XcvRegForceWrite(UINT32 page, UINT32 addr, UINT32 data);
PROTECTED BOOL rfd_XcvRegForceRead(UINT32 page, UINT32 addr, UINT32 *pData);

INLINE VOID xcvConfigure(VOID);
CONST XCV_CONFIG_T* RFD_DATA_INTERNAL XCV = NULL;


//--------------------------------------------------------------------//
//                                                                    //
//                        Internal Structures                         //
//                                                                    //
//--------------------------------------------------------------------//

// GLOBAL variables
UINT32 RFD_DATA_INTERNAL g_xcvChipId = 0;

INT32 RFD_DATA_INTERNAL g_CDAC;
INT32 RFD_DATA_INTERNAL g_AfcOffset = 0;
UINT16 RFD_DATA_INTERNAL g_afcDacVal = RDA6220_AFC_MID;
INT16 RFD_DATA_INTERNAL g_CdacDelta = 0;
RFD_LP_MODE_T RFD_DATA_INTERNAL g_lastSleepMode = RFD_POWER_OFF;
UINT32 RFD_DATA_INTERNAL g_RxPllFreqReg_05h = 0x2a654;
#ifdef FM_LDO_WORKAROUND
VOLATILE UINT32 g_xcvDcdcLdoModeReqStatus = 0;
#endif

//PROTECTED CALIB_CALIBRATION_T* RFD_DATA_INTERNAL g_xcvCalibPtr     = 0 ;

CONST XCV_RX_GAIN_T AgcTab_EGSM[AGC_QTY]      = EGSM_AGC_DEFAULT;
CONST XCV_RX_GAIN_T AgcTab_DCS[AGC_QTY]        = DCS_AGC_DEFAULT;
CONST XCV_RX_GAIN_T AgcTab_EGSM_U06[AGC_QTY]       = EGSM_AGC_U06;
CONST XCV_RX_GAIN_T AgcTab_DCS_U06[AGC_QTY]        = DCS_AGC_U06;
#ifdef CHANNEL_FREQUENCY_MODE
CONST XCV_FREQUENCY_T Gsm850_Tx_Fre[GSM850_ARFCN_NUM] = GSM850_TX_FREQUENCY;
CONST XCV_FREQUENCY_T Gsm850_Rx_Fre[GSM850_ARFCN_NUM] = GSM850_RX_FREQUENCY;
CONST XCV_FREQUENCY_T Gsm900_Tx_Fre[GSM900_ARFCN_NUM] = GSM900_TX_FREQUENCY;
CONST XCV_FREQUENCY_T Gsm900_Rx_Fre[GSM900_ARFCN_NUM] = GSM900_RX_FREQUENCY;

CONST XCV_FREQUENCY_T Dcs_Tx_Fre[DCS_ARFCN_NUM] = DCS_TX_FREQUENCY;
CONST XCV_FREQUENCY_T Dcs_Rx_Fre[DCS_ARFCN_NUM] = DCS_RX_FREQUENCY;
CONST XCV_FREQUENCY_T Pcs_Tx_Fre[PCS_ARFCN_NUM] = PCS_TX_FREQUENCY;
CONST XCV_FREQUENCY_T Pcs_Rx_Fre[PCS_ARFCN_NUM] = PCS_RX_FREQUENCY;
#endif
// RF Commands Context
XCV_COMMANDS_T RFD_DATA_INTERNAL g_xcvCmdCtx = {0, 0, 0};

BOOL RFD_DATA_INTERNAL g_xcvCalibSetPaRamp = TRUE;
UINT16 RFD_DATA_INTERNAL g_xcvCalibPaRampValue[4];

#if (XCV_624M_PLL_DITHER_ENABLE)
BOOL RFD_DATA_INTERNAL g_Xcv624MPllDitherEnabled = FALSE;
#endif

// -------------------------------------------------------------------//
//                      Macros for SPI timings                        //
// -------------------------------------------------------------------//
#define RFSPI_CLOCK_19_5M

#if defined(RFSPI_CLOCK_26M)
#define RFSPI_CLOCK HAL_RFSPI_26M_CLK
#define CMD_DUR_FACTOR 2600
#elif defined(RFSPI_CLOCK_19_5M)
#define RFSPI_CLOCK HAL_RFSPI_19_5M_CLK
#define CMD_DUR_FACTOR 1950
#elif defined(RFSPI_CLOCK_13M)
#define RFSPI_CLOCK HAL_RFSPI_13M_CLK
#define CMD_DUR_FACTOR 1300
#elif defined(RFSPI_CLOCK_6_5M)
#define RFSPI_CLOCK HAL_RFSPI_6_5M_CLK
#define CMD_DUR_FACTOR 650
#elif defined(RFSPI_CLOCK_3_25M)
#define RFSPI_CLOCK HAL_RFSPI_3_25M_CLK
#define CMD_DUR_FACTOR 325
#else
#error "RFSPI clock is not specified"
#endif

// 1 Qb = 12/13 us
// 1 Cmd = 35 clocks
//       = (3500/CMD_DUR_FACTOR) / (12/13) Qb
#define CMD_DURATION(n) (((n) * 3500 * 13) / ((CMD_DUR_FACTOR) * 12) + 1)


//--------------------------------------------------------------------//
//                                                                    //
//                RF transceiver Serial link management               //
//                                                                    //
//--------------------------------------------------------------------//

// Generates commands according to the Xcver SPI serial format.
//
// Rda6220 RF Transceiver:
//  1 write command is:
//  1 bit equal to 0 for write + 18 bits for data + 6 bits for address = 25 bits
//           0AAAAAAD | DDDDDDDD | DDDDDDDD | D0000000
//      MSB    Byte0     Byte 1     Byte 2      Byte 3  LSB
//      
//  1 read command is:
//  1 bit equal to 1 for read + 6 bits for address + 2 bits for clk turnaround + 18 bits for data = 27 bits
//           1AAAAAAD | DDDDDDDD | DDDDDDDD | D0000000
//      MSB    Byte0     Byte 1       Byte 2     Byte 3  LSB

VOID RFD_FUNC_INTERNAL xcvBuildSpiCmd (HAL_RFSPI_CMD_T *cmd, UINT8 address, UINT32 data)
{
    UINT8 array[RDA6220_ONE_CMD_BYTE_QTY];
    UINT32 cmdWord = RDA6220_WRITE_FMT(address, data);

#ifdef SPI_REG_DEBUG
#ifdef XCV_REG_BUFFER_READ_WRITE
    if (address == 0x3f)
    {
        g_rfdXcvCurPage = data&0x3;
    }
    if (address < XCV_REG_NUM_PER_PAGE)
    {
        g_rfdXcvRegLastWriteValue[g_rfdXcvCurPage][address] = data&XCV_REG_DATA_MASK;
    }
#endif // XCV_REG_BUFFER_READ_WRITE
#endif // SPI_REG_DEBUG

    // Hardcoded
    array[0] = (cmdWord >> (3 * BYTE_SIZE)) & BYTE_MASK;
    array[1] = (cmdWord >> (2 * BYTE_SIZE)) & BYTE_MASK;
    array[2] = (cmdWord >> (BYTE_SIZE)) & BYTE_MASK;
    array[3] =  cmdWord & BYTE_MASK;

    hal_RfspiPushData(cmd,array,RDA6220_ONE_CMD_BYTE_QTY);
}

VOID RFD_FUNC_INTERNAL xcvReadReg (UINT16 address, UINT8 *output)
{
    UINT8  array[RDA6220_ONE_CMD_BYTE_QTY];
    UINT32 cmdWord;
    
    cmdWord = RDA6220_READ_FMT(address, 0);

    array[0] = (cmdWord >> (3 * BYTE_SIZE)) & BYTE_MASK;
    array[1] = (cmdWord >> (2 * BYTE_SIZE)) & BYTE_MASK;
    array[2] = (cmdWord >> (BYTE_SIZE)) & BYTE_MASK;
    array[3] =  cmdWord & BYTE_MASK;
    hal_RfspiDigRfRead(array,output);
}

#if 0 // no RF support
//--------------------------------------------------------------------//
//                                                                    //
//                        RF Commands Generation                      //
//                                                                    //
//--------------------------------------------------------------------//
INT16 RFD_FUNC_INTERNAL Pcl2dBm (GSM_RFBAND_T band,UINT16 arfcn,UINT8 Pcl)
{
    INT16 dBm_level;
    UINT16 nb_arfcn_in_band;
    CALIB_ARFCN_T *pcl2dbm_o_arfcn;
    INT16 arfcn_s = arfcn;

    if ((band == GSM_BAND_GSM900)||(band == GSM_BAND_GSM850))
    {
        // GSM
        pcl2dbm_o_arfcn = (CALIB_ARFCN_T *)
                            g_xcvCalibPtr->pa->palcust.pcl2dbmArfcnG;
        // GSM-P band (0->124)
        if (    (arfcn_s >= RFD_ARFCN_EGSM_RX_MIN1) && 
                (arfcn_s <= RFD_ARFCN_EGSM_RX_MAX1))
        {
            arfcn_s -= RFD_ARFCN_EGSM_RX_MIN1;
        }
        // GSM-E band (975->1023)
        else if (   (arfcn >= RFD_ARFCN_EGSM_TX_MIN3) &&
                    (arfcn <= RFD_ARFCN_EGSM_TX_MAX3))
        {
            arfcn_s -= (RFD_ARFCN_EGSM_TX_MAX3 + 1);
        }
        // TODO: Tx offset not handled for now in GSM850 (set to the min)
        // GSM850 (128->251)
        else if((arfcn_s >= RFD_ARFCN_GSM850_MIN) &&
                (arfcn_s <= RFD_ARFCN_GSM850_MAX))
        {
            arfcn_s = RFD_ARFCN_EGSM_RX_MAX1;
        }
        nb_arfcn_in_band = RFD_ARFCN_EGSM_RX_MAX1 - RFD_ARFCN_EGSM_RX_MIN1;
            
        if (Pcl < 5)
            Pcl = 5; 
        else if (Pcl > 19)
            Pcl = 19;
        Pcl -= 5;
    }
    else if (band == GSM_BAND_DCS1800)
    {
        // DCS
        pcl2dbm_o_arfcn = (CALIB_ARFCN_T *)
                            g_xcvCalibPtr->pa->palcust.pcl2dbmArfcnD;
        arfcn_s -= RFD_ARFCN_DCS_MIN;
        nb_arfcn_in_band = RFD_ARFCN_DCS_MAX - RFD_ARFCN_DCS_MIN;
            
        if (Pcl >= 29)
        {
            Pcl = CALIB_DCS_PCL_QTY - 1;
        }
        else
        {
            if (Pcl > 15) Pcl = 15;
        }
    }
    else
    {
        // PCS
        pcl2dbm_o_arfcn = (CALIB_ARFCN_T *)
                            g_xcvCalibPtr->pa->palcust.pcl2dbmArfcnP;
        arfcn_s -= RFD_ARFCN_PCS_MIN;
        nb_arfcn_in_band = RFD_ARFCN_PCS_MAX - RFD_ARFCN_PCS_MIN;
            
        if ((Pcl >=22) && (Pcl <= 30))
        {
            Pcl = CALIB_PCS_PCL_QTY - 2;
        }
        else if (Pcl == 31)
        {
            Pcl = CALIB_PCS_PCL_QTY - 1;
        }
        else
        {
            if (Pcl > 15) Pcl = 15;
        }
    }
    dBm_level = pcl2dbm_o_arfcn[Pcl][0] + // Min level for lower PCL
            ((arfcn_s * (pcl2dbm_o_arfcn[Pcl][1] - pcl2dbm_o_arfcn[Pcl][0]) /
              nb_arfcn_in_band)); // Linear interpolation upon arfcn

    return dBm_level;
}


VOID RFD_FUNC_INTERNAL xcvSetArfcn (RFD_RFDIR_T dir, GSM_RFBAND_T band, UINT16 arfcn)
{
    // According to the band set the corresponding bit
    UINT32 selBand  = ( (band == GSM_BAND_GSM850)  ? 0 :
                      (band == GSM_BAND_GSM900)  ? 1 :
                      (band == GSM_BAND_DCS1800) ? 2 :
                                                   3 ) << 12; // GSM_BAND_PCS1900

    // If rx set the 11th bit, if tx the 10th bit
    UINT32 rxTxMode = ( (dir == RFD_DIR_RX) ? 2 : 1 ) << 10; 

    // Choose different MDLL divider number for some Arfcn at TX because of Modulation Sqectrum
    UINT32 freqReg = 0x18000; //divider=9
    if (dir == RFD_DIR_TX)
    {
        switch (band)
        {
            case GSM_BAND_GSM850:
                if (arfcn > 244 && arfcn < 252)
                {
                    freqReg = 0x14000;
                }
                break;
            case GSM_BAND_GSM900:
                if (arfcn > 79 && arfcn < 89)
                {
                    freqReg = 0x14000;
                }
                break;
            case GSM_BAND_DCS1800:
                if (arfcn > 731 && arfcn < 741)
                {
                    freqReg = 0x14000;
                }
                break;
            case GSM_BAND_PCS1900:
                if (arfcn > 616 && arfcn < 626)
                {
                    freqReg = 0x10000;
                }
                break;
            default:
            break;
        }
    }
    else if (dir == RFD_DIR_RX)
    {
        freqReg = 0x10000; //divider=7
        switch (band)
        {
            case GSM_BAND_GSM850:
                break;
            case GSM_BAND_GSM900:
                break;
            case GSM_BAND_DCS1800:
                break;
            case GSM_BAND_PCS1900:
                if (arfcn==611)
                {
                    freqReg = 0x14000; //divider=8
                }
                break;
            default:
            break;
        }
    }
    g_xcvCmdCtx.freqCtrl = (freqReg | selBand | rxTxMode | (arfcn & RDA6220_ARFCN_MASK));
}

INLINE
UINT8 RFD_FUNC_INTERNAL xcvSetRxGain (UINT8 gain, GSM_RFBAND_T band, UINT16 arfcn)
{
    UINT8 iLoss = 0;
    UINT8 XcvGain = 0;
    UINT8 GainIdx; 
     
    CONST XCV_RX_GAIN_T* agcTable; 

    if(g_xcvChipId >= HAL_SYS_CHIP_METAL_ID_U06)
	{

             agcTable=((band == GSM_BAND_GSM850)|| (band == GSM_BAND_GSM900))?
                                    AgcTab_EGSM_U06:
                                    AgcTab_DCS_U06;         
        }
     else
	{								
	 	agcTable=((band == GSM_BAND_GSM850)|| (band == GSM_BAND_GSM900))?
                                    AgcTab_EGSM:
                                    AgcTab_DCS;    
        }
    
    switch (band)
    {
    	    	// GSM850 uses 5 points          128  -- 251

        case GSM_BAND_GSM850:
            if (arfcn > 128 && arfcn < 141 ) // 128 - 140
                iLoss = XCV_PARAM(ILOSS(band))& 0xf;
            else if (arfcn < 166 && arfcn > 140) // 141 - 165
                iLoss = (XCV_PARAM(ILOSS(band)) >> 4)& 0xf;
    	    else if (arfcn < 191 && arfcn > 165) // 166 - 190
    		iLoss = (XCV_PARAM(ILOSS(band)) >> 8)& 0xf;
    	    else if (arfcn < 226 && arfcn > 190) // 191 - 225
    		iLoss = (XCV_PARAM(ILOSS(band)) >> 12)& 0xf;
    	    else 
    	        iLoss = (XCV_PARAM(ILOSS(band)) >> 16)& 0xf;;
        break;
        // GSM uses 5 points
        case GSM_BAND_GSM900:
            if (arfcn < 42) // 0-40
                iLoss = XCV_PARAM(ILOSS(band))& 0xf;
            else if (arfcn < 107 && arfcn > 41) // 41-82
                iLoss = (XCV_PARAM(ILOSS(band)) >> 4)& 0xf;
    	    else if (arfcn < 125 && arfcn > 106) // 83-124
    		iLoss = (XCV_PARAM(ILOSS(band)) >> 8)& 0xf;
    	    else if (arfcn < 1006 && arfcn > 974) // 975-999
    		iLoss = (XCV_PARAM(ILOSS(band)) >> 12)& 0xf;
    	    else // 1000-1023
    		iLoss = (XCV_PARAM(ILOSS(band)) >> 16)& 0xf;
        break;
        // DCS uses 8 points
        case GSM_BAND_DCS1800:
            if (arfcn < 553) // 512-558
                iLoss = XCV_PARAM(ILOSS(band))& 0xf;
            else if (arfcn < 583 && arfcn > 552) // 559-604
                iLoss = (XCV_PARAM(ILOSS(band)) >> 4)& 0xf;
    	    else if (arfcn < 663 && arfcn > 582) // 605-650
    		iLoss = (XCV_PARAM(ILOSS(band)) >> 8)& 0xf;	
    	    else if (arfcn < 693 && arfcn > 662) // 651-696
    		iLoss = (XCV_PARAM(ILOSS(band)) >> 12)& 0xf;
    	    else if (arfcn < 718 && arfcn > 692) // 697-742
    		iLoss = (XCV_PARAM(ILOSS(band)) >> 16)& 0xf;
    	    else if (arfcn < 735 && arfcn > 717) // 743-788
    		iLoss = (XCV_PARAM(ILOSS(band)) >> 20)& 0xf;
    	    else if (arfcn < 848 && arfcn > 734) // 789-834
    		iLoss = (XCV_PARAM(ILOSS(band)) >> 24)& 0xf;
    	    else // 835-885
    		iLoss = (XCV_PARAM(ILOSS(band)) >> 28)& 0xf;
    	break;
    	// PCS uses 8 points
    	case GSM_BAND_PCS1900:
            if (arfcn < 550) // 512-549
                iLoss = XCV_PARAM(ILOSS(band))& 0xf;
            else if (arfcn < 587 && arfcn > 549) // 550-586
                iLoss = (XCV_PARAM(ILOSS(band)) >> 4)& 0xf;
    	    else if (arfcn < 623 && arfcn > 586) // 587-622
    		iLoss = (XCV_PARAM(ILOSS(band)) >> 8)& 0xf;	
    	    else if (arfcn < 660 && arfcn > 622) // 623-659
    		iLoss = (XCV_PARAM(ILOSS(band)) >> 12)& 0xf;
    	    else if (arfcn < 697 && arfcn > 659) // 660-696
    		iLoss = (XCV_PARAM(ILOSS(band)) >> 16)& 0xf;
    	    else if (arfcn < 734 && arfcn > 696) // 697-733
    		iLoss = (XCV_PARAM(ILOSS(band)) >> 20)& 0xf;
    	    else if (arfcn < 771 && arfcn > 733) // 734-770
    		iLoss = (XCV_PARAM(ILOSS(band)) >> 24)& 0xf;
    	    else // 771-810
    		iLoss = (XCV_PARAM(ILOSS(band)) >> 28)& 0xf;
    	break;
    	
    	default:
    	break;
    }

    if (gain == RFD_AGC)
    {
        // FIXE ME: What is XCVER_AGC_TARGET
        gain = XCVER_AGC_TARGET + iLoss;
    }
    else
    {
        gain += iLoss;
        // Boundaries check
        gain = ((gain>RDA6220_MIN_IN_POWER)?RDA6220_MIN_IN_POWER:gain);
        gain = ((gain<RDA6220_MAX_IN_POWER)?RDA6220_MAX_IN_POWER:gain);
    }

   GainIdx = (gain-15);  
   XcvGain = agcTable[GainIdx].totGain; 

    g_xcvCmdCtx.gain = 0x20000 |
                ( (agcTable[GainIdx].analogGain & 0x7)<<14) |
                (agcTable[GainIdx].digGain & 0xff);

    return (XcvGain - iLoss);
}

//--------------------------------------------------------------------//
//                                                                    //
//                    Internal Functions                              //
//                                                                    //
//--------------------------------------------------------------------//

// *** xcvBuildRxSpiCmd (UINT16 arfcn, UINT8 gain) ***
// Prepare the transceiver commands for reception
INLINE
UINT8 RFD_FUNC_INTERNAL xcvBuildRxSpiCmd(UINT16 arfcn, GSM_RFBAND_T band, UINT8 gain, HAL_RFSPI_CMD_T *spiCmd)
{
    UINT8 XcvGain;

    // Set Gain
    XcvGain = xcvSetRxGain (gain, band, arfcn);
#ifdef CHANNEL_FREQUENCY_MODE
    UINT32 reg_05h = 0;
    UINT32 reg_06h = 0;
    switch(band)
    {
    case GSM_BAND_GSM850:
        reg_05h = Gsm850_Rx_Fre[arfcn-128].fiveregvalue & 0x3fff;
        reg_06h = Gsm850_Rx_Fre[arfcn-128].sixregvalue & 0x3ffff;
        band = GSM_BAND_GSM900;
        break;
    // GSM uses 5 points
    case GSM_BAND_GSM900:
        if(arfcn <=124)
        {
            reg_05h = Gsm900_Rx_Fre[arfcn].fiveregvalue & 0x3fff;
            reg_06h = Gsm900_Rx_Fre[arfcn].sixregvalue & 0x3ffff;
        }
        else
        {
            reg_05h = Gsm900_Rx_Fre[arfcn-850].fiveregvalue & 0x3fff;
            reg_06h = Gsm900_Rx_Fre[arfcn-850].sixregvalue & 0x3ffff;
        }
        break;
    // DCS uses 8 points
    case GSM_BAND_DCS1800:
        reg_05h = Dcs_Rx_Fre[arfcn-512].fiveregvalue & 0x3fff;
        reg_06h = Dcs_Rx_Fre[arfcn-512].sixregvalue & 0x3ffff;
        break;
    // PCS uses 8 points
    case GSM_BAND_PCS1900:
    default:
        reg_05h = Pcs_Rx_Fre[arfcn-512].fiveregvalue & 0x3fff;
        reg_06h = Pcs_Rx_Fre[arfcn-512].sixregvalue & 0x3ffff;
        band = GSM_BAND_DCS1800;
        break;
    }
    g_RxPllFreqReg_05h = (g_RxPllFreqReg_05h & ~0x3fff) | reg_05h;
    xcvBuildSpiCmd (spiCmd, 0x05, g_RxPllFreqReg_05h);
    xcvBuildSpiCmd (spiCmd, 0x06, reg_06h);
#elif defined(FM_LDO_WORKAROUND)
    if (g_xcvDcdcLdoModeReqStatus == 1)
    {
        // Add dcdc piggyback commands
        xcvBuildSpiCmd (spiCmd, 0x05, g_RxPllFreqReg_05h);
        // Dcdc piggyback commands have been saved in queue
        g_xcvDcdcLdoModeReqStatus = 2;
    }
#endif

    // Set arfcn & band
    xcvSetArfcn (RFD_DIR_RX, band, arfcn);

    // Set DigitalAfc, 14 bit is set for digital AFC
    g_xcvCmdCtx.digAfc = 0x14000 | (g_afcDacVal & RDA6220_AFC_MASK);

    UINT16 adjustedCdac = g_CDAC + g_CdacDelta;
    xcvBuildSpiCmd (spiCmd, RDA6220_CDAC_REG, CDAC_REG_VALUE_BASE | ((adjustedCdac&RDA6220_CDAC_REG_MASK) << RDA6220_CDAC_REG_OFFSET));

    xcvBuildSpiCmd (spiCmd, RDA6220_FREQ_CTRL_REG, g_xcvCmdCtx.freqCtrl);
    xcvBuildSpiCmd (spiCmd, RDA6220_RX_GAIN_REG, g_xcvCmdCtx.gain);
    xcvBuildSpiCmd (spiCmd, RDA6220_AFC_REG, g_xcvCmdCtx.digAfc);
    if (g_xcvChipId < HAL_SYS_CHIP_METAL_ID_U04)
    {
        xcvBuildSpiCmd (spiCmd, RDA6220_FREQ_CTRL_MDLL_REG, 0x11f54); // MDLL=7/8
    }

#if (XCV_624M_PLL_DITHER_ENABLE)
    if (band == GSM_BAND_GSM900 && (arfcn == 5 || arfcn == 70))
    {
        if (!g_Xcv624MPllDitherEnabled)
        {
            // switch to the page 4
            xcvBuildSpiCmd (spiCmd, 0x3f, 0x00004);
            xcvBuildSpiCmd (spiCmd, 0x07, 0x00c01); // ss_en=1;ss_squre=1
            xcvBuildSpiCmd (spiCmd, 0x0b, 0x00c01); // ss_en=1;ss_squre=1
            // back to page 0
            xcvBuildSpiCmd (spiCmd, 0x3f, 0x00000);
            g_Xcv624MPllDitherEnabled = TRUE;
        }
    }
    else
    {
        if (g_Xcv624MPllDitherEnabled)
        {
            // switch to the page 4
            xcvBuildSpiCmd (spiCmd, 0x3f, 0x00004);
            xcvBuildSpiCmd (spiCmd, 0x07, 0x00001); // ss_en=0;ss_squre=0
            xcvBuildSpiCmd (spiCmd, 0x0b, 0x00001); // ss_en=0;ss_squre=0
            // back to page 0
            xcvBuildSpiCmd (spiCmd, 0x3f, 0x00000);
            g_Xcv624MPllDitherEnabled = FALSE;
        }
    }
#endif // XCV_624M_PLL_DITHER_ENABLE

#ifdef SPI_REG_DEBUG
#ifdef XCV_REG_BUFFER_READ_WRITE
    {
        for (int i=0; i<XCV_WRITE_LIST_LEN; i++)
        {
            if (g_rfdXcvRegWriteList[i] != 0)
            {
                UINT32 page = (g_rfdXcvRegWriteList[i]>>20)&0x3;
                if (page != 0) // switch to the page
                {
                    xcvBuildSpiCmd (spiCmd, 0x3f, page);
                }
                xcvBuildSpiCmd (spiCmd,
                                (g_rfdXcvRegWriteList[i]>>24)&RDA6220_ADDR_MASK,
                                g_rfdXcvRegWriteList[i]&RDA6220_DATA_MASK);
                if (page != 0) // back to page 0
                {
                    xcvBuildSpiCmd (spiCmd, 0x3f, 0);
                }
                g_rfdXcvRegWriteList[i] = 0;
                break;  // One write cmd for one Rx
            }
        }
    }
#endif
#endif

    return XcvGain;

}

// *** xcvBuildTxSpiCmd  ***
// Prepare the transceiver commands for emission
INLINE
VOID RFD_FUNC_INTERNAL xcvBuildTxSpiCmd (RFD_WIN_T *Win, UINT16 arfcn, GSM_RFBAND_T band, HAL_RFSPI_CMD_T *spiCmd)
{

#ifdef CHANNEL_FREQUENCY_MODE
    UINT32 reg_05h = 0;
    UINT32 reg_06h = 0;
    switch(band)
    {
    case GSM_BAND_GSM850:
        reg_05h = Gsm850_Tx_Fre[arfcn-128].fiveregvalue & 0x3fff;
        reg_06h = Gsm850_Tx_Fre[arfcn-128].sixregvalue & 0x3ffff;
        band = GSM_BAND_GSM900;
        break;
    // GSM uses 5 points
    case GSM_BAND_GSM900:
        if(arfcn <=124)
        {
            reg_05h = Gsm900_Tx_Fre[arfcn].fiveregvalue & 0x3fff;
            reg_06h = Gsm900_Tx_Fre[arfcn].sixregvalue & 0x3ffff;
        }
        else
        {
            reg_05h = Gsm900_Tx_Fre[arfcn-850].fiveregvalue & 0x3fff;
            reg_06h = Gsm900_Tx_Fre[arfcn-850].sixregvalue & 0x3ffff;
        }

        break;
    // DCS uses 8 points
    case GSM_BAND_DCS1800:
        reg_05h = Dcs_Tx_Fre[arfcn-512].fiveregvalue & 0x3fff;
        reg_06h = Dcs_Tx_Fre[arfcn-512].sixregvalue & 0x3ffff;
        break;
    // PCS uses 8 points
    case GSM_BAND_PCS1900:
    default:
        reg_05h = Pcs_Tx_Fre[arfcn-512].fiveregvalue & 0x3fff;
        reg_06h = Pcs_Tx_Fre[arfcn-512].sixregvalue & 0x3ffff;
        band = GSM_BAND_DCS1800;
        break;
    }
    g_RxPllFreqReg_05h = (g_RxPllFreqReg_05h & ~0x3fff) | reg_05h;
    xcvBuildSpiCmd (spiCmd, 0x05, g_RxPllFreqReg_05h);
    xcvBuildSpiCmd (spiCmd, 0x06, reg_06h);
#endif
    UINT8  TabRampReg[4] = {RDA6220_TX_RAMP_0_REG, RDA6220_TX_RAMP_1_REG,
        RDA6220_TX_RAMP_2_REG, RDA6220_TX_RAMP_3_REG};
    UINT16 rampFactor[4] = {0};
    UINT8 WinBitMap = Win->bitmap;
    int count = 0;
    // Set DigitalAfc, 14 bit is set for digital AFC
    g_xcvCmdCtx.digAfc = 0x14000 | (g_afcDacVal & RDA6220_AFC_MASK);

    UINT16 adjustedCdac = g_CDAC + g_CdacDelta;
    xcvBuildSpiCmd (spiCmd, RDA6220_CDAC_REG, CDAC_REG_VALUE_BASE | ((adjustedCdac&RDA6220_CDAC_REG_MASK) << RDA6220_CDAC_REG_OFFSET));

    // Set Band & arfcn
    xcvSetArfcn (RFD_DIR_TX, band, arfcn);

    xcvBuildSpiCmd (spiCmd, RDA6220_FREQ_CTRL_REG, g_xcvCmdCtx.freqCtrl);
    xcvBuildSpiCmd (spiCmd, RDA6220_AFC_REG, g_xcvCmdCtx.digAfc);

    if (g_xcvChipId < HAL_SYS_CHIP_METAL_ID_U04)
    {
        UINT32 freqMdllReg;
        if ((g_xcvCmdCtx.freqCtrl & 0x08000) == 0)
        {
            freqMdllReg = 0x11f54; // MDLL=7/8
        }
        else
        {
            freqMdllReg = 0x11f5a; // MDLL=9
        }
        xcvBuildSpiCmd (spiCmd, RDA6220_FREQ_CTRL_MDLL_REG, freqMdllReg);

        //xcvBuildSpiCmd (spiCmd, 0x24, 0x20740); //PAON dr clear
        xcvBuildSpiCmd (spiCmd, 0x24, 0x2074a); // PAON dr=1, PAON value=1
    }

    if (g_xcvCalibSetPaRamp)
    {

        RFD_TRACE(RFD_INFO_TRC,0,"WinBitMap = %d, %d, %d, %d,%d",WinBitMap,
                g_xcvCalibPaRampValue[0],
                g_xcvCalibPaRampValue[1],
                g_xcvCalibPaRampValue[2],
                g_xcvCalibPaRampValue[3]);
        g_xcvCalibSetPaRamp = FALSE;
        while(WinBitMap)
        {
            // If active slot
            if (WinBitMap & 0x1)
            {
                rampFactor[count] = (((g_xcvCalibPaRampValue[count] & RDA6220_RAMP_FACTOR_MASK)
                            << RDA6220_RAMP_FACTOR_OFFSET));
            }

            WinBitMap >>= 1;
            count++;
        }
        if (count > 0)
        {
            // Ramp_mode_sel_gsm=0
            rampFactor[0] |= 0x00000 | (((count-1) & 0x3) << 13);
            for(; count>0; count--)
            {
                xcvBuildSpiCmd (spiCmd, TabRampReg[count-1], rampFactor[count-1]);
            }
        }
        return;
    }

#if 0
    xcvBuildSpiCmd (spiCmd, RDA6220_TX_RAMP_0_REG, 0x000c6); // PCL=19
    return;
#endif


    int pclValue;
    int curvernum = 0;
    CONST UINT16 *pDacTable;
    INT16 dBmMax, dBmMin, dBmValue;
    int dBmOffset;
    UINT32 dacValue;
    
    CONST UINT16 DAC_MAX = RDA6220_RAMP_FACTOR_MASK;
    
    if (band == GSM_BAND_GSM850 || band == GSM_BAND_GSM900)
    {
        pDacTable = (UINT16 *)g_xcvCalibPtr->pa->palcust.profileG;
        dBmMax = g_xcvCalibPtr->pa->palcust.profileDbmMaxG;
        dBmMin = g_xcvCalibPtr->pa->palcust.profileDbmMinG;
    }
    else
    {
        pDacTable = (UINT16 *)g_xcvCalibPtr->pa->palcust.profileDp;
        dBmMax = g_xcvCalibPtr->pa->palcust.profileDbmMaxDp;
        dBmMin = g_xcvCalibPtr->pa->palcust.profileDbmMinDp;
    }

    while(WinBitMap)
    {
        // If active slot
        if (WinBitMap & 0x1)
        {
            pclValue = Win->gain[count];

            dBmValue = Pcl2dBm(band, arfcn, pclValue);
            if (dBmValue < dBmMin) dBmValue = dBmMin;
            else if (dBmValue > dBmMax) dBmValue = dBmMax;

            dBmOffset = 1023 * (dBmValue-dBmMin) / (dBmMax - dBmMin);

            dacValue = (pDacTable[dBmOffset]  > DAC_MAX) ? DAC_MAX :  pDacTable[dBmOffset];
            if(band == GSM_BAND_GSM850 || band == GSM_BAND_GSM900)
            {
                 
                if(pclValue < 8)
                    curvernum = (0x0 & RDA6220_RAMP_CURVE_MASK) << RDA6220_RAMP_CURVE_OFFSET;
                else if((7 < pclValue) && (pclValue < 12))
                    curvernum = (0x1 & RDA6220_RAMP_CURVE_MASK) << RDA6220_RAMP_CURVE_OFFSET;
                else if((11 < pclValue) &&(pclValue < 16))
                    curvernum = (0x2 & RDA6220_RAMP_CURVE_MASK) << RDA6220_RAMP_CURVE_OFFSET;
                else if(15 < pclValue)
                    curvernum = (0x3 & RDA6220_RAMP_CURVE_MASK) << RDA6220_RAMP_CURVE_OFFSET;
            }
            else
            { 
                if(pclValue < 4)
                    curvernum = (0x0 & RDA6220_RAMP_CURVE_MASK) << RDA6220_RAMP_CURVE_OFFSET;
                else if((3 < pclValue) && (pclValue < 8))
                    curvernum = (0x1 & RDA6220_RAMP_CURVE_MASK) << RDA6220_RAMP_CURVE_OFFSET;
                else if((7 < pclValue) &&(pclValue < 12))
                    curvernum = (0x2 & RDA6220_RAMP_CURVE_MASK) << RDA6220_RAMP_CURVE_OFFSET;
                else if(11 < pclValue)
                    curvernum = (0x3 & RDA6220_RAMP_CURVE_MASK) << RDA6220_RAMP_CURVE_OFFSET;

            }
            rampFactor[count] = (((dacValue & RDA6220_RAMP_FACTOR_MASK)
                                            << RDA6220_RAMP_FACTOR_OFFSET)|(curvernum));
          }
         
         WinBitMap >>= 1;
         count++;
    }

    if (count > 0)
    {
        // Ramp_mode_sel_gsm=0
        rampFactor[0] |= 0x00000 | (((count-1) & 0x3) << 13);
        for(; count>0; count--)
        {
            xcvBuildSpiCmd (spiCmd, TabRampReg[count-1], rampFactor[count-1]);
        }
    }

#if (XCV_624M_PLL_DITHER_ENABLE)
    if (g_Xcv624MPllDitherEnabled)
    {
        // switch to the page 4
        xcvBuildSpiCmd (spiCmd, 0x3f, 0x00004);
        xcvBuildSpiCmd (spiCmd, 0x07, 0x00001); // ss_en=0;ss_squre=0
        xcvBuildSpiCmd (spiCmd, 0x0b, 0x00001); // ss_en=0;ss_squre=0
        // back to page 0
        xcvBuildSpiCmd (spiCmd, 0x3f, 0x00000);
        g_Xcv624MPllDitherEnabled = FALSE;
    }
#endif
}


//--------------------------------------------------------------------//
//                                                                    //
//               Functions for GLOBAL PAL API                         //
//                                                                    //
//--------------------------------------------------------------------//

RFD_XCV_PARAMS_T RFD_DATA_INTERNAL g_xcvParams =
{
    // Misc Modem params
    .dcocMode= RFD_SW_DCOC_ENABLED,
    //.dcocMode= RFD_NO_DCOC,
    .lowRla = 108,
    .dtxTcoSettings = 0,
    .rxOnTcoSettings = 0,

    // PowerUp params
    .wakeUpFrameNbr = 0, //1, // activating low power optimisation
    .pu2VcoEnDelay = 1,
    .vcoEn2VcoStableDelay = 10,
    .vrfBehaviour = RFD_LDO_BEHAVIOR_DONT_USE,

    // Window bounds
    // NOTE : these timings will be wrong if changed by a calibration
    // file, they should be updated at execution time
    .winBounds = {
        .rxSetup = DEFAULT_CALIB_SPI_CMD - CMD_DURATION(7),
        .rxHold  = DEFAULT_CALIB_PDN_RX_DN,
        .txSetup = DEFAULT_CALIB_SPI_CMD - CMD_DURATION(11),
        .txHold  = DEFAULT_CALIB_PDN_TX_DN
    },

    // DigRf params
    .digRf = {
        .used           = TRUE,
        .rxRate         = RFD_DIGRF_1_SAMPLE_PER_SYMB,
        .rxSampleWidth  = XCV_SAMPLE_WIDTH,
        .rxSampleAlign  = RFD_DIGRF_SAMPLE_ALIGN_MSB,
        .rxAdc2DbmGain  = XCV_ADC2DBM_GAIN,
        .rxClkPol       = XCV_DIGRF_RX_CLK_POL,
        .txClkPol       = RFD_DIGRF_INV_CLK_POL,
#ifdef __TX_BLOCK_MODE__
        .txMode         = RFD_DIGRF_TX_BLOCK
#else
        .txMode         = RFD_DIGRF_TX_STREAM
#endif
    },

    .txBstMap = {
        .preamble  = 4,
        .guardStart= 4,
        .postamble = 4
    }

};

const RFD_XCV_PARAMS_T* rfd_XcvGetParameters(VOID)
{

    // Get the calibration pointer
    g_xcvCalibPtr = calib_GetPointers();

    g_xcvParams.dtxTcoSettings    = MASK_TCO(XCV->PDN) | HAL_TCU_MASK_TCO_GMSK_ON | HAL_TCU_MASK_DIGRF_STROBE | HAL_TCU_MASK_RF_SPI_MARKED_CMD;
    g_xcvParams.rxOnTcoSettings = MASK_TCO(XCV->PDN) | HAL_TCU_MASK_TCO_RX_DEC_ON;
    g_xcvParams.winBounds.rxSetup = XCV_TIME(SPI_CMD) - CMD_DURATION(7);
    g_xcvParams.winBounds.rxHold  = XCV_TIME(PDN_RX_DN);
    g_xcvParams.winBounds.txSetup = XCV_TIME(SPI_CMD) - CMD_DURATION(11);
    g_xcvParams.winBounds.txHold  = XCV_TIME(PDN_TX_DN);
    return &g_xcvParams;
}
#endif

const HAL_RFSPI_CFG_T g_spiCfg = {
    TRUE,  // Enable
    TRUE, // csActiveHi
    TRUE,  // modeDigRfRead
    FALSE, // modeClockBack2Back
    FALSE, // inputEn
    FALSE, // clkFallEdge
    HAL_RFSPI_HALF_CLK_PERIOD_1, // clkDelay
    HAL_RFSPI_HALF_CLK_PERIOD_2, // doDelay
    HAL_RFSPI_HALF_CLK_PERIOD_3, // diDelay
    HAL_RFSPI_HALF_CLK_PERIOD_2, // csDelay
    HAL_RFSPI_HALF_CLK_PERIOD_0, // csEndHold
    HAL_RFSPI_HALF_CLK_PERIOD_3, // csEndPulse
    2,  // turnAroundCycles
    24, // frameSize
    17, // inputFrameSize
}; 


//-----------------------------//
// Window Open/Close Functions //
//-----------------------------//
#if 0
UINT8 RFD_FUNC_INTERNAL rfd_XcvRxOn(RFD_WIN_T *Win, INT16 start)
{
    UINT8 XcvGain;
    HAL_RFSPI_CMD_T *spiCmd = NULL;
    //HAL_RFSPI_CMD_T *filterResetCmd = NULL;
    UINT8 i =0;   
    UINT8 Winbitmap = (Win->bitmap & 0xf) << 1;
    UINT8 nbSlots = (Winbitmap & 0x10)? 4:
                    (Winbitmap & 0x8)? 3:
                    (Winbitmap & 0x4)? 2: 1;

    // Allocate the spi command
    spiCmd = hal_RfspiNewCmd(  (start + XCV_TIME(SPI_CMD) - CMD_DURATION(12)),
                                Win->winIdx );
    // Not to direct-reg filter-resetn
    // (should be done before PDN becomes valid)
    //xcvBuildSpiCmd (spiCmd, 0x16, 0x04000);
    // Build the command
    XcvGain = xcvBuildRxSpiCmd (    Win->arfcn,
                                    Win->band,
                                    Win->gain[0],
                                    spiCmd);
    spiCmd = NULL;

    for(i = 0; i<nbSlots; i++)
    {  
        UINT32 prev_slot = Winbitmap & 0x1;
        UINT32 curr_slot = Winbitmap & 0x2;
        // If current slot active
        if (curr_slot)
        {
            //If previous slot not active
            if(!prev_slot)
            { 
                hal_TcuSetEvent(HAL_TCU_START_RFIN_RECORD, start + XCV_TIME(PDN_RX_UP));
                hal_TcuSetEvent (XCV_SET_PDN, start + XCV_TIME(PDN_RX_UP));

                // Allocate a filter reset command
                //filterResetCmd = hal_RfspiNewCmd(  (start + XCV_TIME(PDN_RX_UP) + 1),
                //                                   Win->winIdx );
                // Direct-reg filter-resetn to 1
                //xcvBuildSpiCmd (filterResetCmd, 0x16, 0x04210);
                //filterResetCmd = NULL;

                if(Win->type == GSM_WIN_TYPE_FCCH)
                {
                    // FCCH contains consecutive multiple slots only. No need to stop here.
                    break;
                }
            }
            // The last active slot will be stopped by rfd_XcvRxOff()
        }
        else
        {
            //If previous slot active
            if(prev_slot)
            {
                // BCPU does NOT expect to receive the last Qb
                hal_TcuSetEvent(XCV_CLR_PDN, start + XCV_TIME(PDN_RX_DN));
                hal_TcuSetEvent(HAL_TCU_STOP_RFIN_RECORD, start + XCV_TIME(PDN_RX_DN));

                // Allocate a filter reset command
                //filterResetCmd = hal_RfspiNewCmd(  (start + XCV_TIME(PDN_RX_DN)),
                //                                   Win->winIdx );
                // Not to direct-reg filter-resetn
                // (should be done before next PDN becomes valid)
               // xcvBuildSpiCmd (filterResetCmd, 0x16, 0x04000);
               // filterResetCmd = NULL;
            }
        }

        Winbitmap >>= 1;  
        start += GSM_SLOT_QS_DURATION;
    }

    Win->swapIQ = FALSE;

    RFD_TRACE(RFD_INFO_TRC,0,"xcvRxOn @ %d Qb",start);
  
    return XcvGain;
}

VOID RFD_FUNC_INTERNAL rfd_XcvRxOff(RFD_WIN_T *Win,INT16 stop)
{
    // Transceiver in PowerDown
    hal_TcuSetEvent (XCV_CLR_PDN, stop + XCV_TIME(PDN_RX_DN));
    // stop the recording
    hal_TcuSetEvent (HAL_TCU_STOP_RFIN_RECORD, stop+ XCV_TIME(PDN_RX_DN));

    RFD_TRACE(RFD_INFO_TRC,0,"xcvRxOff @ %d Qb",stop);
}

VOID RFD_FUNC_INTERNAL rfd_XcvTxOn(RFD_WIN_T *Win, INT16 start)
{
    HAL_RFSPI_CMD_T *spiCmd;
    UINT8 i =0;   
    UINT16 stop = 0;
    UINT8 Winbitmap = (Win->bitmap & 0xf) << 1;
    UINT8 nbSlots = (Winbitmap & 0x10)? 4:
                    (Winbitmap & 0x8)? 3:
                    (Winbitmap & 0x4)? 2: 1; 
    
#ifdef DIGRF_TXEN_V2_WORKAROUND
hal_TcuSetEvent(HAL_TCU_START_GMSK, start + XCV_TIME(PDN_TX_UP));
hal_TcuSetEvent(HAL_TCU_STOP_GMSK, start + XCV_TIME(PDN_TX_UP)+20);
#endif // DIGRF_TXEN_V2_WORKAROUND

    // Needs an Spi Command
    spiCmd = hal_RfspiNewCmd(  (start + XCV_TIME(SPI_CMD)- CMD_DURATION(11)),
                                Win->winIdx);

    // mark for DTX
    spiCmd->maskable = TRUE;

#ifndef _TX_BLOCK_MODE 
	hal_TcuSetEvent(HAL_TCU_START_GMSK, start + XCV_TIME(TX_GMSK_ON));
#endif
	hal_TcuSetEvent(XCV_SET_PDN, start + XCV_TIME(PDN_TX_UP)); 
	for(i =0; i<nbSlots; i++)
	{  
		UINT32 curr_slot = Winbitmap & 0x2;
		if (curr_slot)
		{
			hal_TcuSetEvent (HAL_TCU_DIGRF_STB, start + XCV_TIME(TX_STROBE_ON));
			stop = ((Win->type == GSM_WIN_TYPE_TXABURST)?
					(start + GSM_ABURST_ACTIVE_QS_DURATION + 4*g_xcvParams.txBstMap.postamble):
					(start + GSM_NBURST_ACTIVE_QS_DURATION + 4*g_xcvParams.txBstMap.postamble));
			hal_TcuSetEvent (HAL_TCU_DIGRF_STB, stop + XCV_TIME(TX_STROBE_OFF));
		}
		start += (Win->type == GSM_WIN_TYPE_TXABURST)?
				(GSM_ABURST_ACTIVE_QS_DURATION + 4*8):  // active access burst + 8 guard bits.
				GSM_SLOT_QS_DURATION;
		Winbitmap >>= 1;            
	}
#ifndef _TX_BLOCK_MODE              
	hal_TcuSetEvent(HAL_TCU_STOP_GMSK, stop + XCV_TIME(TX_GMSK_OFF));
#endif
	hal_TcuSetEvent (XCV_CLR_PDN, stop + XCV_TIME(PDN_TX_DN));
    // Build the command
    xcvBuildTxSpiCmd (Win,
                      Win->arfcn,
                      Win->band,
                      spiCmd);

    Win->swapIQ = FALSE;

    RFD_TRACE(RFD_INFO_TRC,0,"xcvTxOn @ %d Qb",start);
}

VOID RFD_FUNC_INTERNAL rfd_XcvTxOff(RFD_WIN_T *Win,INT16 stop)
{
    // Put Transceiver in Powerdown
    if (Win->type==GSM_WIN_TYPE_TXABURST)
        stop+=16;

    // Do nothing since Tx stop operations have been programmed in rfd_XcvTxOn()
    if (g_xcvChipId < HAL_SYS_CHIP_METAL_ID_U04)
    {
        HAL_RFSPI_CMD_T *spiCmd;
        // Needs an Spi Command
        spiCmd = hal_RfspiNewCmd(  (stop + XCV_TIME(PDN_TX_DN) - CMD_DURATION(2) + 4),
                                    Win->winIdx);

        // mark for DTX
        spiCmd->maskable = TRUE;
        xcvBuildSpiCmd (spiCmd, 0x24, 0x20748); // PAON dr=1, PAON value=0
    }
    RFD_TRACE(RFD_INFO_TRC,0,"xcvTxOff @ %d Qb",stop);
}

// *** UINT8 xcvGetAgcGain
UINT8 RFD_FUNC_INTERNAL rfd_XcvGetAgcGain(UINT8 step, GSM_RFBAND_T band, UINT16 arfcn)
{
    UINT8 xcver_gain = 0;
    UINT8 gain = XCVER_AGC_TARGET + XCV_PARAM(ILOSS(band));
    UINT8 index = (gain - 15);
   
    CONST XCV_RX_GAIN_T* agcTable =  ((band == GSM_BAND_GSM850)|| (band == GSM_BAND_GSM900))?
                                     AgcTab_EGSM:
                                     AgcTab_DCS;

   xcver_gain = agcTable[index].totGain - (XCV_PARAM(ILOSS(band))& 0xf);

   return xcver_gain;
}

VOID RFD_FUNC_INTERNAL rfd_XcvFrequencyTuning(INT32 FOf, GSM_RFBAND_T band)
{
    // Frequency(Hz) of CDAC Offset * DacOffset_1Hz(900MHzBand)
    // DacOffset_1Hz(900MHzBand) = 1000*1Hz/XCV_PARAM(AFC_GAIN(GSM_BAND_GSM900))
    //#define DELTA_AFC_VALUE ((XCV_PARAM(AFC_FREQ(GSM_BAND_GSM900))-XCV_PARAM(CDAC_FREQ))*1000/XCV_PARAM(AFC_GAIN2(GSM_BAND_GSM900)))
extern UINT8 g_Calib_OnSite;
    if(g_Calib_OnSite)
    { 
        if (band==GSM_BAND_GSM850 || band==GSM_BAND_GSM900 )
        {
            if(ABS(FOf) >= 5000)
            { 
                g_CdacDelta += FOf/1200;
                if((g_CDAC + g_CdacDelta) >  RDA6220_CDAC_MAX)
                    g_CdacDelta = RDA6220_CDAC_MAX - g_CDAC;
                else if((g_CDAC + g_CdacDelta) <  RDA6220_CDAC_MIN)
                    g_CdacDelta = g_CDAC - RDA6220_CDAC_MIN;
               if (g_xcvCalibPtr->hstXcv != NULL)
                    HST_XCV_PARAM(XTAL) = g_CDAC + g_CdacDelta;

                return;
            }

        }
        else
        { 
            if(ABS(FOf) >= 10000)
            { 

                g_CdacDelta += FOf/2400;
                if((g_CDAC + g_CdacDelta) >  RDA6220_CDAC_MAX)
                    g_CdacDelta = RDA6220_CDAC_MAX - g_CDAC;
                else if((g_CDAC + g_CdacDelta) <  RDA6220_CDAC_MIN)
                    g_CdacDelta = g_CDAC - RDA6220_CDAC_MIN;
                if (g_xcvCalibPtr->hstXcv != NULL)
                    HST_XCV_PARAM(XTAL) = g_CDAC + g_CdacDelta;

                return;
            }
        }
               
    }
#if 1
    INT32 DacOffset = (1000*FOf) / XCV_PARAM(AFC_GAIN(band));
    g_afcDacVal += DacOffset;
#else
    UINT16 afcDacVal = g_afcDacVal;
    INT16 CdacDelta = g_CdacDelta;

    INT16 AfcGain = 0;
    if (CdacDelta == 0)
    {
        AfcGain = XCV_PARAM(AFC_GAIN(band));
        if(AfcGain < 150)
            AfcGain = AfcGain * 100;
    }
    else
    {
        AfcGain = XCV_PARAM(AFC_GAIN2(band));
#if (XCV_AFC_COMPATIBLE_WITH_OLD_CALIB_DATA)
        if(AfcGain == 0)
        {
        	if (band==GSM_BAND_GSM850 || band==GSM_BAND_GSM900 )
    		{
    			AfcGain = XCV_PARAM(AFC_GAIN(band))*100;
    		}
    		else
    		{
    			AfcGain =  XCV_PARAM(AFC_GAIN(band))*100;
    		}
        }
#endif // XCV_AFC_COMPATIBLE_WITH_OLD_CALIB_DATA
    }
    // AFC DAC gain is in thousend's of Hertz
    INT32 DacOffset = (1000*FOf) / AfcGain;
    INT32 DeltaAfcValue = 0;
    if (band==GSM_BAND_GSM850 || band==GSM_BAND_GSM900 )
    {
#if (XCV_AFC_COMPATIBLE_WITH_OLD_CALIB_DATA)
    	if(!XCV_PARAM(AFC_GAIN2(band)))
            XCV_PARAM(AFC_GAIN2(band)) =  XCV_PARAM(AFC_GAIN(band))*100;
#endif // XCV_AFC_COMPATIBLE_WITH_OLD_CALIB_DATA
        DeltaAfcValue = ((XCV_PARAM(AFC_FREQ(band))-XCV_PARAM(CDAC_FREQ))*1000/XCV_PARAM(AFC_GAIN2(band)));
    }
    else
    {
#if (XCV_AFC_COMPATIBLE_WITH_OLD_CALIB_DATA)
    	if(!XCV_PARAM(AFC_GAIN2(band)))
            XCV_PARAM(AFC_GAIN2(band)) =  XCV_PARAM(AFC_GAIN(band))*100;
#endif // XCV_AFC_COMPATIBLE_WITH_OLD_CALIB_DATA
        DeltaAfcValue = ((XCV_PARAM(AFC_FREQ(band))-2*XCV_PARAM(CDAC_FREQ))*1000/XCV_PARAM(AFC_GAIN2(band)));
    }

    INT32 afcValue = afcDacVal + DacOffset;
    if (CdacDelta == 0)
    {
        if (afcValue < RDA6220_AFC_MIN)
        {
            afcValue += DeltaAfcValue;
            CdacDelta -= RDA6220_CDAC_OFFSET;
        }
        else if (afcValue > RDA6220_AFC_MAX)
        {
            afcValue -= DeltaAfcValue;
            CdacDelta = RDA6220_CDAC_OFFSET;
        }
    }
    else if (CdacDelta > 0)
    {
        if (afcValue < RDA6220_AFC_MIN)
        {
            afcValue += DeltaAfcValue;
            CdacDelta = 0;
        }
        else if (afcValue > RDA6220_AFC_MAX)
        {
            afcValue = RDA6220_AFC_MAX;
        }
    }
    else // (CdacDelta < 0)
    {
        if (afcValue > RDA6220_AFC_MAX)
        {
            afcValue -= DeltaAfcValue;
            CdacDelta = 0;
        }
        else if (afcValue < RDA6220_AFC_MIN)
        {
            afcValue = RDA6220_AFC_MIN;
        }
    }

    g_afcDacVal = afcValue;
    g_CdacDelta = CdacDelta;
    //RFD_TRACE(RFD_INFO_TRC|TSTDOUT,0,"g_afcDacVal: %#x ", g_afcDacVal);
#endif
}
#endif

//-----------------------------------//
// Crystal Aging detection stuff     //
//-----------------------------------//
#define AGING_DAC_LIMIT     0x9F // 1.5 CDAC unit ~= 159 Dac units
#define DAC_MID_RANGE       RDA6220_AFC_MID
INT32 RFD_FUNC_INTERNAL rfd_XcvGetAfcOffset(VOID)
{
    //return (g_AfcOffset + (g_afcDacVal - DAC_MID_RANGE));
#ifdef __USE_DIGITAL_AFC__
#define AGING_LIMIT  0xff

    INT32 AfcOffset = 0xffff / AGING_LIMIT;

    if (AfcOffset != 0)
    {
        return (AfcOffset);
    }
    else
    {
        return (PAL_XTAL_NO_AGING);
    }
#endif
return 0;
}

//-----------------------------------//
// Read XCV Chip ID from the chip                  //
//-----------------------------------//
VOID rfd_XcvReadChipId(VOID)
{
    if (g_xcvChipId == 0)
    {
        // Open RF Spi, ask for a 19.5MHz spi clock (Max speed)
        hal_RfspiOpen((HAL_RFSPI_CFG_T*)&g_spiCfg, RFSPI_CLOCK);
        HAL_RFSPI_CMD_T* confCmd = hal_RfspiNewSingleCmd();
        xcvBuildSpiCmd (confCmd, 0x3F, 0x00000); // Page0
        hal_RfspiSendCmd(confCmd);
        // Read chip metal ID from HAL SYS
        g_xcvChipId = hal_SysGetChipId(HAL_SYS_CHIP_METAL_ID);
        hal_RfspiClose();
    }
}

//-----------------------------------//
// Get XCV Chip ID from the driver variable               //
//-----------------------------------//
UINT32 rfd_XcvGetChipId(VOID)
{
    return g_xcvChipId;
}

//-----------------------------------//
// Open/Close & Low Power Functions  //
//-----------------------------------//
#define BBPLL_SDM1_FREQ 0xBF0E055
INLINE VOID xcvConfigure(VOID)
{
    HAL_RFSPI_CMD_T* confCmd = hal_RfspiNewSingleCmd();
    xcvBuildSpiCmd (confCmd, 0x3F, 0x00000); // Page0

    // ;=====Reg Reset==============================================
    xcvBuildSpiCmd (confCmd, 0x30, 0x00a00); // Soft Resetn down
    hal_RfspiSendCmd(confCmd);
    // wait 1ms
    hal_TimDelay(1 MS_WAITING);

#ifdef CHANNEL_FREQUENCY_MODE
    xcvBuildSpiCmd (confCmd, 0x30, 0x00555); // Soft Resetn up
#else
    xcvBuildSpiCmd (confCmd, 0x30, 0x00515); // Soft Resetn up
#endif
    hal_RfspiSendCmd(confCmd);

#ifdef USE_EXT_XTAL_32K //EXT 32K enable
    xcvBuildSpiCmd (confCmd, 0x3F, 0x00003); // page=3
    xcvBuildSpiCmd (confCmd, 0x04, 0x163f0); // Pu_xtal_pmu=1
    hal_RfspiSendCmd(confCmd);
    hal_SysWaitMicrosecond(100); //Delay 100us
    xcvBuildSpiCmd (confCmd, 0x04, 0x063f0); //clk32K_lpo_en_pmu=0
    hal_RfspiSendCmd(confCmd);
    hal_SysWaitMicrosecond(100); //Delay 100us
    xcvBuildSpiCmd (confCmd, 0x04, 0x0e3f0); //clk32K_xtal_en_pmu=0
    hal_RfspiSendCmd(confCmd);
    hal_SysWaitMicrosecond(100); //Delay 100us
    xcvBuildSpiCmd (confCmd, 0x04, 0x0a3f0); //lpo_32K_pu=0
    hal_RfspiSendCmd(confCmd);
#else //26M Div 32k enable
    // Direct-reg pu_xtal=1 before enabling 6p5m to avoid 26M clock burr
    xcvBuildSpiCmd (confCmd, 0x20, 0x310a1);
    xcvBuildSpiCmd (confCmd, 0x3F, 0x00003); // page=3
    xcvBuildSpiCmd (confCmd, 0x01, 0x3e410); // Enable_clk_6p5m=1
    // Restore pu_xtal setting after enabling 6p5m
    xcvBuildSpiCmd (confCmd, 0x3F, 0x00000); // page=0
    xcvBuildSpiCmd (confCmd, 0x20, 0x110a1);
    xcvBuildSpiCmd (confCmd, 0x3F, 0x00003); // page=3
    hal_RfspiSendCmd(confCmd);
    xcvBuildSpiCmd (confCmd, 0x04, 0x043f0); // clk32k_lpo_en_pmu=0
    hal_RfspiSendCmd(confCmd);
    hal_SysWaitMicrosecond(100); //Delay 100us
    xcvBuildSpiCmd (confCmd, 0x04, 0x203f1); // clk32k_26mXtal_en_pmu=1 Xen_bt_enable=1
    hal_RfspiSendCmd(confCmd);
#endif
    //xcvBuildSpiCmd (confCmd, 0x3F, 0x00000); // page 0

    // ;=====Page 3=====
    xcvBuildSpiCmd (confCmd, 0x3F, 0x00003); // page=3
    INT16 lp_CDAC = g_CDAC + g_CdacDelta;
		if(g_xcvChipId&0x800)
    {
        lp_CDAC += 2;
    }
    else
        lp_CDAC -= 8;
    if(lp_CDAC < 0)
        lp_CDAC = 0;
    else if(lp_CDAC > 64)
        lp_CDAC = 64;

    // LP current and LP CDAC
    if(g_xcvChipId&0x800)
        xcvBuildSpiCmd (confCmd, 0x00, 0x0c2| ((lp_CDAC&RDA6220_CDAC_REG_MASK) << RDA6220_CDAC_REG_OFFSET));
    else
        xcvBuildSpiCmd (confCmd, 0x00, 0x102| ((lp_CDAC&RDA6220_CDAC_REG_MASK) << RDA6220_CDAC_REG_OFFSET));
    //xcvBuildSpiCmd (confCmd, 0x3f, 0x00000); // page 0
    hal_RfspiSendCmd(confCmd);

    // ;=====Page 4=====
    xcvBuildSpiCmd (confCmd, 0x3f, 0x00004); // page 4
    xcvBuildSpiCmd (confCmd, 0x01, 0x04926); // pll_cpaux_bit=7  0x01f26
    /**************************************************************/
//remove 88400001
 //   xcvBuildSpiCmd (confCmd, 0x01, 0x04922);


//xcvBuildSpiCmd (confCmd, 0x05, (BBPLL_SDM1_FREQ&0xFFFF000)>>12); 
//xcvBuildSpiCmd (confCmd, 0x06, ((BBPLL_SDM1_FREQ&0xFFF)<<4)|0xC);  
/**************************************************************/

#if 0
//xiaoyifeng
//system pll config
//#define BBPLL_SDM1_FREQ 0xBF0E055
//BBPLL_SDM1_FREQ = freq/1000000*4*8388608/26
#define BBPLL_SDM1_FREQ 0xBF0E055
//#define BBPLL_SDM1_FREQ 0xBF8E055
//#define BBPLL_SDM1_FREQ 0xBFF03F0

    xcvBuildSpiCmd (confCmd, 0x05, (BBPLL_SDM1_FREQ&0xFFFF000)>>12); 
    xcvBuildSpiCmd (confCmd, 0x06, ((BBPLL_SDM1_FREQ&0xFFF)<<4)|0xC); 
//xiaoyifeng end
#endif
    xcvBuildSpiCmd (confCmd, 0x0d, 0x0a041); // dcdc divider 0x093fd
    xcvBuildSpiCmd (confCmd, 0x0e, 0x0a041); // dcdc divider 0x093fd
    xcvBuildSpiCmd (confCmd, 0x3f, 0x00000); // page 0
    
    // ;=====DCXO Setting=====
    UINT16 adjustedCdac = g_CDAC + g_CdacDelta;
    //xcvBuildSpiCmd (confCmd, RDA6220_CDAC_REG, CDAC_REG_VALUE_BASE| ((adjustedCdac&RDA6220_CDAC_REG_MASK) << RDA6220_CDAC_REG_OFFSET));
#ifndef FCC_TEST_OPEN
#ifdef CPR8851S_V21
    xcvBuildSpiCmd (confCmd, RDA6220_CDAC_REG, 0x2011);//warkey 2.1
#endif

#ifdef CPR8851S_V23
    xcvBuildSpiCmd (confCmd, RDA6220_CDAC_REG, 0x2011);//warkey 2.1
#endif

#ifdef CPR9851S_V20
    xcvBuildSpiCmd (confCmd, RDA6220_CDAC_REG, 0x7011);//warkey 2.1
#endif
#else
    xcvBuildSpiCmd (confCmd, RDA6220_CDAC_REG, 0x3811);
#endif
    hal_RfspiSendCmd(confCmd);
}
VOID rfd_SDM1Config(BOOL reset)
{
    HAL_RFSPI_CMD_T* confCmd = hal_RfspiNewSingleCmd();
    if(reset)
    {
#if 0
        xcvBuildSpiCmd (confCmd, 0x3f, 0x00004);
        xcvBuildSpiCmd (confCmd, 0x01, 0x04922);
        hal_RfspiSendCmd(confCmd);
        xcvBuildSpiCmd (confCmd, 0x05, (0xc000000&0xFFFF000)>>12); 
        xcvBuildSpiCmd (confCmd, 0x06, ((0xc000000&0xFFF)<<4)|0xC);
        hal_RfspiSendCmd(confCmd);
#else
        xcvBuildSpiCmd (confCmd, 0x01, 0x04926);
        hal_RfspiSendCmd(confCmd);
#endif
        hal_HstSendEvent(SYS_EVENT, 0x14070203);
    }
    else
    {       
        xcvBuildSpiCmd (confCmd, 0x3f, 0x00004);
        xcvBuildSpiCmd (confCmd, 0x01, 0x04922);
        hal_RfspiSendCmd(confCmd);
        xcvBuildSpiCmd (confCmd, 0x05, (BBPLL_SDM1_FREQ&0xFFFF000)>>12); 
        xcvBuildSpiCmd (confCmd, 0x06, ((BBPLL_SDM1_FREQ&0xFFF)<<4)|0xC);
        hal_RfspiSendCmd(confCmd);

        hal_HstSendEvent(SYS_EVENT, 0x14070204);
    }
}

VOID rfd_XcvOpen(INT32 AfcOffset, CONST XCV_CONFIG_T* xcvConfig)
{
#ifdef SPI_REG_DEBUG
    extern VOID rfd_RegisterXcvRegCheckFunc(VOID);
    rfd_RegisterXcvRegCheckFunc();
#endif // SPI_REG_DEBUG

    XCV = xcvConfig;
    // Get the calibration pointer
    //g_xcvCalibPtr = calib_GetPointers();

    // XCV Chip ID has been read in pmd_Open()

    // Derive Aging compensated CDAC value
    // Xtal triming capacitor register to default (calibrated)
    g_CDAC = RDA6220_CDAC_DEFAULT;
    g_AfcOffset = AfcOffset;
    // Replace the default only if aging compensation happened
    // TODO: to be tested
    if (g_AfcOffset > AGING_DAC_LIMIT)
    {
        g_CDAC += (g_AfcOffset/AGING_DAC_LIMIT);
    }
    else if (g_AfcOffset < AGING_DAC_LIMIT)
    {
        g_CDAC -= (g_AfcOffset/AGING_DAC_LIMIT);
    }

    // turn on AFC DAC - mid range    
    g_afcDacVal = RDA6220_AFC_MID;
    //g_CdacDelta = 0;

    // Open RF Spi, ask for a 19.5MHz spi clock (Max speed)
    hal_RfspiOpen((HAL_RFSPI_CFG_T*)&g_spiCfg, RFSPI_CLOCK);

    xcvConfigure();
}

#if 0
INLINE VOID rfd_xcvRamp0Set(HAL_RFSPI_CMD_T* confCmd)
{
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0000f | (g_xcvCalibPtr->pa->palcust.rampLow[0]<<8))); //  Ramp Curve000; y=(sinx)^1.5 
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0000e | (g_xcvCalibPtr->pa->palcust.rampLow[1]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0000d | (g_xcvCalibPtr->pa->palcust.rampLow[2]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0000c | (g_xcvCalibPtr->pa->palcust.rampLow[3]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0000b | (g_xcvCalibPtr->pa->palcust.rampLow[4]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0000a | (g_xcvCalibPtr->pa->palcust.rampLow[5]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00009 | (g_xcvCalibPtr->pa->palcust.rampLow[6]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00008 | (g_xcvCalibPtr->pa->palcust.rampLow[7]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00007 | (g_xcvCalibPtr->pa->palcust.rampLow[8]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00006 | (g_xcvCalibPtr->pa->palcust.rampLow[9]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00005 | (g_xcvCalibPtr->pa->palcust.rampLow[10]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00004 | (g_xcvCalibPtr->pa->palcust.rampLow[11]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00003 | (g_xcvCalibPtr->pa->palcust.rampLow[12]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00002 | (g_xcvCalibPtr->pa->palcust.rampLow[13]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00001 | (g_xcvCalibPtr->pa->palcust.rampLow[14]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00000 | (g_xcvCalibPtr->pa->palcust.rampLow[15]<<8))); //  

    hal_RfspiSendCmd(confCmd);
}

INLINE VOID rfd_xcvRamp1Set(HAL_RFSPI_CMD_T* confCmd)
{
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0001f | (g_xcvCalibPtr->pa->palcust.rampLow[16]<<8))); //  Ramp Curve000; y=(sinx)^1.5 
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0001e | (g_xcvCalibPtr->pa->palcust.rampLow[17]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0001d | (g_xcvCalibPtr->pa->palcust.rampLow[18]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0001c | (g_xcvCalibPtr->pa->palcust.rampLow[19]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0001b | (g_xcvCalibPtr->pa->palcust.rampLow[20]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0001a | (g_xcvCalibPtr->pa->palcust.rampLow[21]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00019 | (g_xcvCalibPtr->pa->palcust.rampLow[22]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00018 | (g_xcvCalibPtr->pa->palcust.rampLow[23]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00017 | (g_xcvCalibPtr->pa->palcust.rampLow[24]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00016 | (g_xcvCalibPtr->pa->palcust.rampLow[25]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00015 | (g_xcvCalibPtr->pa->palcust.rampLow[26]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00014 | (g_xcvCalibPtr->pa->palcust.rampLow[27]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00013 | (g_xcvCalibPtr->pa->palcust.rampLow[28]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00012 | (g_xcvCalibPtr->pa->palcust.rampLow[29]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00011 | (g_xcvCalibPtr->pa->palcust.rampLow[30]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00010 | (g_xcvCalibPtr->pa->palcust.rampLow[31]<<8))); //  
    hal_RfspiSendCmd(confCmd);
}

INLINE VOID rfd_xcvRamp2Set(HAL_RFSPI_CMD_T* confCmd)
{
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0002f | (g_xcvCalibPtr->pa->palcust.rampHigh[0]<<8))); //  Ramp Curve010; y=(sinx)^2 
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0002e | (g_xcvCalibPtr->pa->palcust.rampHigh[1]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0002d | (g_xcvCalibPtr->pa->palcust.rampHigh[2]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0002c | (g_xcvCalibPtr->pa->palcust.rampHigh[3]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0002b | (g_xcvCalibPtr->pa->palcust.rampHigh[4]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0002a | (g_xcvCalibPtr->pa->palcust.rampHigh[5]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00029 | (g_xcvCalibPtr->pa->palcust.rampHigh[6]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00028 | (g_xcvCalibPtr->pa->palcust.rampHigh[7]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00027 | (g_xcvCalibPtr->pa->palcust.rampHigh[8]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00026 | (g_xcvCalibPtr->pa->palcust.rampHigh[9]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00025 | (g_xcvCalibPtr->pa->palcust.rampHigh[10]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00024 | (g_xcvCalibPtr->pa->palcust.rampHigh[11]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00023 | (g_xcvCalibPtr->pa->palcust.rampHigh[12]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00022 | (g_xcvCalibPtr->pa->palcust.rampHigh[13]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00021 | (g_xcvCalibPtr->pa->palcust.rampHigh[14]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00020 | (g_xcvCalibPtr->pa->palcust.rampHigh[15]<<8))); //  
    hal_RfspiSendCmd(confCmd);
}

INLINE VOID rfd_xcvRamp3Set(HAL_RFSPI_CMD_T* confCmd)
{
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0003f | (g_xcvCalibPtr->pa->palcust.rampHigh[16]<<8))); //  Ramp Curve010; y=(sinx)^2.5 
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0003e | (g_xcvCalibPtr->pa->palcust.rampHigh[17]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0003d | (g_xcvCalibPtr->pa->palcust.rampHigh[18]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0003c | (g_xcvCalibPtr->pa->palcust.rampHigh[19]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0003b | (g_xcvCalibPtr->pa->palcust.rampHigh[20]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x0003a | (g_xcvCalibPtr->pa->palcust.rampHigh[21]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00039 | (g_xcvCalibPtr->pa->palcust.rampHigh[22]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00038 | (g_xcvCalibPtr->pa->palcust.rampHigh[23]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00037 | (g_xcvCalibPtr->pa->palcust.rampHigh[24]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00036 | (g_xcvCalibPtr->pa->palcust.rampHigh[25]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00035 | (g_xcvCalibPtr->pa->palcust.rampHigh[26]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00034 | (g_xcvCalibPtr->pa->palcust.rampHigh[27]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00033 | (g_xcvCalibPtr->pa->palcust.rampHigh[28]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00032 | (g_xcvCalibPtr->pa->palcust.rampHigh[29]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00031 | (g_xcvCalibPtr->pa->palcust.rampHigh[30]<<8))); //  
    xcvBuildSpiCmd (confCmd, 0x3D, (0x00030 | (g_xcvCalibPtr->pa->palcust.rampHigh[31]<<8))); //  
    hal_RfspiSendCmd(confCmd);
}
#endif

VOID rfd_XcvRfInit(VOID)
{
    hal_SysRequestFreq(HAL_SYS_FREQ_XCV, HAL_SYS_FREQ_26M, NULL);

    HAL_RFSPI_CMD_T* confCmd = hal_RfspiNewSingleCmd();

    xcvBuildSpiCmd (confCmd, 0x3f, 0x00000); // page 0
    // ;=====DCXO Setting=====
    UINT16 adjustedCdac = g_CDAC + g_CdacDelta;
#ifndef FCC_TEST_OPEN
    xcvBuildSpiCmd (confCmd, RDA6220_CDAC_REG, CDAC_REG_VALUE_BASE| ((adjustedCdac&RDA6220_CDAC_REG_MASK) << RDA6220_CDAC_REG_OFFSET));
#else
    xcvBuildSpiCmd (confCmd, RDA6220_CDAC_REG, 0x3811);
#endif
    // ;=====IC Debug=====
    xcvBuildSpiCmd (confCmd, RDA6220_FREQ_CTRL_MDLL_REG, 0x12464); // mdll band sel=1,mdll_band_reg_dr=0
    xcvBuildSpiCmd (confCmd, 0x14, 0x281e4); //18'b10_1000_0001_1110_0100; dac_bias=110,Dac_range=11,dac_cm=00  //edit 120314
    xcvBuildSpiCmd (confCmd, 0x17, 0x033a8); //18'b00_0001_0011_1010_1000; dac_rst_time=11
    xcvBuildSpiCmd (confCmd, 0x18, 0x0354c); //18'b00_0011_0101_0100_1100; adc_reset_delay=14CH(filter reset)
    xcvBuildSpiCmd (confCmd, 0x1B, 0x29155); //18'b10_1001_0001_0101_0101; thmt_dac_ref
    xcvBuildSpiCmd (confCmd, 0x1C, 0x39122); //18'b11_1001_0001_0010_0010; Thmt_ptat_var=1100    
    hal_RfspiSendCmd(confCmd);

    // ;=====Tx Setting=====
    xcvBuildSpiCmd (confCmd, 0x02, 0x2ab55); //18'b10_1010_1011_0101_0101; Digrf_stream_mode_enable=1
    xcvBuildSpiCmd (confCmd, 0x03, 0x00320); //18'b00_0000_0011_0010_0000; Ramp_curve,Ramp_mult_factor
    xcvBuildSpiCmd (confCmd, 0x28, 0x24602); //18'b10_0100_0110_0000_0010; equfil_tx_bypass=1,TX_diff_en=1

#if 0
    // Tx timing control
    xcvBuildSpiCmd (confCmd, 0x24, 0x20740); // 17:16 txpower start delay 2

    if (g_xcvChipId >= HAL_SYS_CHIP_METAL_ID_U04)
    {
        xcvBuildSpiCmd (confCmd, 0x07, 0x18200); // for pa ramp
        xcvBuildSpiCmd (confCmd, 0x10, 0x28884); // lower presc voltage
        xcvBuildSpiCmd (confCmd, 0x11, 0x10212); // cal_clk_sel=1
        xcvBuildSpiCmd (confCmd, 0x27, 0x12766);
        xcvBuildSpiCmd (confCmd, 0x3e, 0x06188); // Tx timer control: vga on delay
    }
    hal_RfspiSendCmd(confCmd);

    rfd_xcvRamp0Set(confCmd);
    rfd_xcvRamp1Set(confCmd);
    rfd_xcvRamp2Set(confCmd);
    rfd_xcvRamp3Set(confCmd);

    // ;=====RX Setting=====
    xcvBuildSpiCmd (confCmd, 0x01, 0x3c036); //18'b11_1100_0000_0011_0110; rx gain set
    xcvBuildSpiCmd (confCmd, 0x12, 0x110f0); //18'b01_0001_0000_1111_0000; filter tuning_bit=1000
    xcvBuildSpiCmd (confCmd, 0x1a, 0x26e5c); // Enlarge auxclk amp
    xcvBuildSpiCmd (confCmd, 0x29, 0x08c00); //18'b00_1000_1100_0000_0000; Bw_sel=001
    xcvBuildSpiCmd (confCmd, 0x2d, 0x27004); // LNA
    xcvBuildSpiCmd (confCmd, 0x3B, 0x00685); //18'b00_0000_0110_1000_0101; mode=slow,time=10(80us),bw=101(60Hz)
    xcvBuildSpiCmd (confCmd, 0x3F, 0x00001); //18'b00_0000_0000_0000_0001; page 1
    
    if (g_xcvChipId >= HAL_SYS_CHIP_METAL_ID_U06)
    {
	xcvBuildSpiCmd (confCmd, 0x4C, 0x00ffa); //18'b00_0000_1111_1111_0110; gain table7
	xcvBuildSpiCmd (confCmd, 0x4B, 0x00f7a); //18'b00_0000_1111_1111_0110; gain table6
	xcvBuildSpiCmd (confCmd, 0x4A, 0x00d6a); //18'b00_0000_1100_1110_0110; gain table5
	xcvBuildSpiCmd (confCmd, 0x49, 0x00166); //18'b00_0000_0000_1110_0110; gain table4
	xcvBuildSpiCmd (confCmd, 0x48, 0x00106); //18'b00_0000_0000_0000_0110; gain table3
	xcvBuildSpiCmd (confCmd, 0x47, 0x00101); //18'b00_0000_0000_0000_0001; gain table2
	xcvBuildSpiCmd (confCmd, 0x46, 0x00100); //18'b00_0000_0000_0000_0000; gain table1
	xcvBuildSpiCmd (confCmd, 0x45, 0x00000); //18'b00_0000_0000_0000_0000; gain table0
    }
    else
    {
	xcvBuildSpiCmd (confCmd, 0x4C, 0x00ffa); //18'b00_0000_1111_1111_0110; gain table7
	xcvBuildSpiCmd (confCmd, 0x4B, 0x00f7a); //18'b00_0000_1111_1111_0110; gain table6
	xcvBuildSpiCmd (confCmd, 0x4A, 0x00c6a); //18'b00_0000_1100_1110_0110; gain table5
	xcvBuildSpiCmd (confCmd, 0x49, 0x00066); //18'b00_0000_0000_1110_0110; gain table4
	xcvBuildSpiCmd (confCmd, 0x48, 0x00006); //18'b00_0000_0000_0000_0110; gain table3
	xcvBuildSpiCmd (confCmd, 0x47, 0x00001); //18'b00_0000_0000_0000_0001; gain table2
	xcvBuildSpiCmd (confCmd, 0x46, 0x00000); //18'b00_0000_0000_0000_0000; gain table1
	xcvBuildSpiCmd (confCmd, 0x45, 0x00000); //18'b00_0000_0000_0000_0000; gain table0
    }

    hal_RfspiSendCmd(confCmd);

    xcvBuildSpiCmd (confCmd, 0x60, 0x1e927); //18'b01_1110_1001_0010_0111; Lna_1800_i=111
    //xcvBuildSpiCmd (confCmd, 0x70, 0x3ffff); //18'b11_1111_1111_1111_1111; Thermo_diff(0111~0000,1111~1000)
    xcvBuildSpiCmd (confCmd, 0x70, 0x14c40);
    //xcvBuildSpiCmd (confCmd, 0x71, 0x3ffff); //18'b11_1111_1111_1111_1111; Thermo_diff
    xcvBuildSpiCmd (confCmd, 0x71, 0x000fd);//temperature control by like 0914 
    //xcvBuildSpiCmd (confCmd, 0x77, 0x000f8); //18'b00_0000_0000_1111_1000; Thermo_diff_en=0
    xcvBuildSpiCmd (confCmd, 0x77, 0x00020);
    //xcvBuildSpiCmd (confCmd, 0x76, 0x37288);
#endif
    xcvBuildSpiCmd (confCmd, 0x3F, 0x00000); //18'b00_0000_0000_0000_0000; page 0

    // ;=====PLL Setting=====
    xcvBuildSpiCmd (confCmd, 0x31, 0x02aac); //18'b00_0010_1010_1010_1100; Equfil_tx_g_gsm_d8
    xcvBuildSpiCmd (confCmd, 0x3F, 0x00001); //18'b00_0000_0000_0000_0001; page 1
    xcvBuildSpiCmd (confCmd, 0x41, 0x0018a); // PLL_850
    xcvBuildSpiCmd (confCmd, 0x42, 0x0017b); // PLL_900
    xcvBuildSpiCmd (confCmd, 0x43, 0x0018b); // PLL_1800
    xcvBuildSpiCmd (confCmd, 0x44, 0x0018c); // PLL_1900
    xcvBuildSpiCmd (confCmd, 0x56, 0x03fc0); // VCO_ibit
    xcvBuildSpiCmd (confCmd, 0x67, 0x030c5); //18'b00_0011_0000_1100_0101; Equfil_tx_g_gsm_d7
    xcvBuildSpiCmd (confCmd, 0x68, 0x025ee); //18'b00_0010_0101_1110_1110; Equfil_tx_g_gsm_d9
    xcvBuildSpiCmd (confCmd, 0x69, 0x02223); //18'b00_0010_0010_0010_0011; Equfil_tx_g_gsm_d10
    //xcvBuildSpiCmd (confCmd, 0x3F, 0x00000); //18'b00_0000_0000_0000_0000; page 0
    hal_RfspiSendCmd(confCmd);

    // ;=====IC Self-Cal=====
    //xcvBuildSpiCmd (confCmd, 0x3F, 0x00001); //18'b00_0000_0000_0000_0001; page 1
    xcvBuildSpiCmd (confCmd, 0x63, 0x20a35); //18'b10_0000_1010_0011_0101; Dc_cal_ mode=10
    xcvBuildSpiCmd (confCmd, 0x6A, 0x38072); //18'b11_1000_0000_0111_0011; Thermo_cal_polarity=0
    xcvBuildSpiCmd (confCmd, 0x3F, 0x00000); //18'b00_0000_0000_0000_0000; page 0
    xcvBuildSpiCmd (confCmd, 0x30, 0x20517); //18'b10_0000_0101_0001_0111; DigRF=0,Freq_mode=0,Mdll_dr=1,Self-Cal=1
    xcvBuildSpiCmd (confCmd, 0x08, 0x140af); //18'b01_0100_0000_1010_1111; Mdll_div=01,band_sel =00,arfcn=175
    xcvBuildSpiCmd (confCmd, 0x0a, 0x18001); //18'b01_1000_0000_0000_0001; pdn =1 

    hal_RfspiSendCmd(confCmd);
    sxr_Sleep(200 MS_WAITING);

    xcvBuildSpiCmd (confCmd, 0x0a, 0x18000); //18'b01_1000_0000_0000_0000; pdn =0

    hal_RfspiSendCmd(confCmd);
    sxr_Sleep(3 MS_WAITING);
	
    xcvBuildSpiCmd (confCmd, 0x08, 0x15025); //18'b01_0101_0000_0010_0101; Mdll_div=01,band_sel =01,arfcn=37
    xcvBuildSpiCmd (confCmd, 0x0a, 0x18001); //18'b01_1000_0000_0000_0001; pdn =1 

    hal_RfspiSendCmd(confCmd);
    sxr_Sleep(200 MS_WAITING);

    xcvBuildSpiCmd (confCmd, 0x0a, 0x18000); //18'b01_1000_0000_0000_0000; pdn =0

    hal_RfspiSendCmd(confCmd);
    sxr_Sleep(3 MS_WAITING);
	
    xcvBuildSpiCmd (confCmd, 0x08, 0x1629d); //18'b01_0110_0010_1001_1101; Mdll_div=01,band_sel =10,arfcn=669
    xcvBuildSpiCmd (confCmd, 0x0a, 0x18001); //18'b01_1000_0000_0000_0001; pdn =1 

    hal_RfspiSendCmd(confCmd);
    sxr_Sleep(200 MS_WAITING);

    xcvBuildSpiCmd (confCmd, 0x0a, 0x18000); //18'b01_1000_0000_0000_0000; pdn =0

    hal_RfspiSendCmd(confCmd);
    sxr_Sleep(3 MS_WAITING);
	
    xcvBuildSpiCmd (confCmd, 0x08, 0x17276); //18'b01_0111_0010_0111_0110; Mdll_div=01,band_sel =11,arfcn=630
    xcvBuildSpiCmd (confCmd, 0x0a, 0x18001); //18'b01_1000_0000_0000_0001; pdn =1 

    hal_RfspiSendCmd(confCmd);
    sxr_Sleep(200 MS_WAITING);

    xcvBuildSpiCmd (confCmd, 0x0a, 0x18000); //18'b01_1000_0000_0000_0000; pdn =0

    hal_RfspiSendCmd(confCmd);
    sxr_Sleep(3 MS_WAITING);
	
    xcvBuildSpiCmd (confCmd, 0x30, 0x20715); //18'b10_0000_0111_0001_0101; DigRF=1,Freq_mode=0,Mdll_dr=1,Self-Cal=0

    // ;=====IC Debug2=====
    xcvBuildSpiCmd (confCmd, 0x3F, 0x00004); //18'b00_0000_0000_0000_0100; page 4
    xcvBuildSpiCmd (confCmd, 0x11, 0x0c880); //18'b00_1100_1000_1000_0000; Ldo_bypass=1;
    xcvBuildSpiCmd (confCmd, 0x3F, 0x00000); //18'b00_0000_0000_0000_0000; page 0

	// ;=====Mode Setting=====
    xcvBuildSpiCmd (confCmd, 0x1F, 0x3e014); //18'b11_1110_0000_0001_0100;
    xcvBuildSpiCmd (confCmd, 0x3B, 0x00390); // mode=fast-hold,time=10,bw=010
    xcvBuildSpiCmd (confCmd, 0x38, 0x10002); // Rx_Sample_mode=00: 16Bit/sample and 2sample/symbol
#ifdef __RF_RDAPASW_TWOBAND_AS_FOURBAND__
#ifdef __RF_RX3322_RECFG__
    xcvBuildSpiCmd (confCmd, 0x39, 0x286d2); // GPIO_BS_RX RX2_RX2_RX3_RX3:1900~850
#else  //RX2233
    xcvBuildSpiCmd (confCmd, 0x39, 0x2849b); // GPIO_BS_RX RX2_RX2_RX3_RX3:850~1900
#endif
#else
#ifdef __RF_RX4321_RECFG__
    xcvBuildSpiCmd (confCmd, 0x39, 0x282d4); // GPIO_BS_RX RX1~4:1900~850
#else //RX1234
    xcvBuildSpiCmd (confCmd, 0x39, 0x28899); // GPIO_BS_RX RX1~4:850~1900
#endif
#endif
    xcvBuildSpiCmd (confCmd, 0x3A, 0x3849b); // GPIO_BS_TX
    hal_RfspiSendCmd(confCmd);

    hal_SysRequestFreq(HAL_SYS_FREQ_XCV, HAL_SYS_FREQ_32K, NULL);
}

VOID rfd_XcvClose(VOID)
{
    // Nothing to be done for the Xcver...
    hal_RfspiClose();
}

#if 0
VOID RFD_FUNC_INTERNAL rfd_XcvWakeUp (VOID)
{
    if (g_lastSleepMode == RFD_POWER_OFF)
    {
#if 1
        HAL_RFSPI_CMD_T* confCmd = hal_RfspiNewSingleCmd();
        UINT32 bitfield = CDAC_REG_VALUE_BASE | (((g_CDAC + g_CdacDelta)&RDA6220_CDAC_REG_MASK) << RDA6220_CDAC_REG_OFFSET);
        xcvBuildSpiCmd  (confCmd, RDA6220_CDAC_REG, bitfield);
        hal_RfspiSendCmd(confCmd);
#endif
        g_lastSleepMode = RFD_POWER_ON;
    }
}

// *** xcvSleep (bool toDeepPD) ***
VOID RFD_FUNC_INTERNAL rfd_XcvSleep (RFD_LP_MODE_T lp_mode)
{
    if(RFD_LOW_POWER == lp_mode)
    {
        hal_TcuClrTco(HAL_TCU_TCO_RX_DEC_ON);
        hal_TcuClrTco(XCV->PDN);        
    }
    else if(RFD_POWER_OFF== lp_mode)
    {
        INT32 afc_offset_ppm;
        UINT16 step_offset_lp = 0;

        INT16 lp_afcDacOffset = (1<<9)-(g_afcDacVal&0x1ff)+(1<<7);
        if(g_afcDacVal <= (RDA6220_AFC_MID - RDA6220_AFC_HRANGE))
        {
            afc_offset_ppm = (lp_afcDacOffset * 2 / 3) * XCV_PARAM(AFC_GAIN(GSM_BAND_GSM900)) / (1000 * 900);
        }
        else if(g_afcDacVal <= (RDA6220_AFC_MID + RDA6220_AFC_HRANGE))
        {
            afc_offset_ppm = (lp_afcDacOffset) * XCV_PARAM(AFC_GAIN(GSM_BAND_GSM900)) / (1000 * 900);
        }
        else
        {
            afc_offset_ppm = (lp_afcDacOffset * 4 / 3) * XCV_PARAM(AFC_GAIN(GSM_BAND_GSM900)) / (1000 * 900);
        }

        if (afc_offset_ppm<0)
        {
            step_offset_lp = 0;
        }
        else
        {
            step_offset_lp = (afc_offset_ppm * 13) >> 4 ;//afc_offset_ppm *  6.5 / 8
        }

        // It is safe to send RFSPI commands when ready to enter deep sleep mode
        HAL_RFSPI_CMD_T* confCmd = hal_RfspiNewSingleCmd();
        xcvBuildSpiCmd (confCmd, 0x3F, 0x00003); // page=3
        xcvBuildSpiCmd (confCmd, 0x03, 0x0);
        xcvBuildSpiCmd (confCmd, 0x02, (step_offset_lp)&0xff);
        xcvBuildSpiCmd (confCmd, 0x03, 0x1);    //Step_offset_update
        xcvBuildSpiCmd (confCmd, 0x3F, 0x00000); // page=0
        hal_RfspiSendCmd(confCmd);
    }

    g_lastSleepMode = lp_mode;
}
#endif

//======================================================================
// rfd_XcvGetAfcDacOffset
// This function used to get the difference between current g_afcDacVal and AFC_MID
//----------------------------------------------------------------------
PUBLIC INT16 rfd_XcvGetAfcDacOffset(VOID)
{
    return g_afcDacVal - RDA6220_AFC_MID;
}

//======================================================================
// rfd_XcvGetCdacOffset
// This function used to get current CDAC offset
//----------------------------------------------------------------------
PUBLIC INT16 rfd_XcvGetCdacOffset(VOID)
{
    return g_CdacDelta;
}

//======================================================================
// rfd_XcvSetAfcDacOffset
// This function used to set g_afcDacVal
//----------------------------------------------------------------------
PUBLIC VOID rfd_XcvSetAfcDacOffset(INT16 offset)
{
    g_afcDacVal = RDA6220_AFC_MID + offset;
}

//======================================================================
// rfd_XcvSetCdacOffset
// This function used to set CDAC offset
//----------------------------------------------------------------------
PUBLIC VOID rfd_XcvSetCdacOffset(INT16 offset)
{
    g_CdacDelta = offset;
}

#ifdef FM_LDO_WORKAROUND
PUBLIC VOID rfd_XcvSetDcdcLdoMode(BOOL dcdcOn, BOOL ldoOn)
{
    UINT32 count = 0;
    UINT32 status = hal_SysEnterCriticalSection();

    if (dcdcOn)
    {
        g_RxPllFreqReg_05h |= RX_PLL_FREQ_REG_DCDC_ON;
    }
    else
    {
        g_RxPllFreqReg_05h &= ~RX_PLL_FREQ_REG_DCDC_ON;
    }
    if (ldoOn)
    {
        g_RxPllFreqReg_05h |= RX_PLL_FREQ_REG_LDO_ON;
    }
    else
    {
        g_RxPllFreqReg_05h &= ~RX_PLL_FREQ_REG_LDO_ON;
    }

    // Never directly write to XCV if PAL is working, otherwise it
    // might conflict with XCV Rx/Tx commands when CHANNEL_FREQUENCY_MODE
    // is defined
    while (!(hal_RfspiImmReadWriteAvail() && hal_LpsRemainingFramesReady(2)))
    {
        // Piggyback dcdc commands with XCV Rx commonds
        g_xcvDcdcLdoModeReqStatus = 1;
        count = 0;
        while (count++ < MAX_PIGGYBACK_WAIT_COUNT)
        {
            if (count == 1)
            {
                sxr_Sleep(10 MS_WAITING);
            }
            else
            {
                sxr_Sleep(5 MS_WAITING);
            }

            if (g_xcvDcdcLdoModeReqStatus == 4)
            {
                // Dcdc piggyback commands have been sent to XCV
                hal_SysExitCriticalSection(status);
                return;
            }
        }
        // Cancel dcdc piggyback commands
        g_xcvDcdcLdoModeReqStatus = 0;
    }

    // Now we can directly write to XCV
    rfd_XcvRegForceWriteSingle(0x05, g_RxPllFreqReg_05h);

    hal_SysExitCriticalSection(status);
}
#endif

//----------------------//
// Calibration Related  //
//----------------------//
#if 0
#define CALIB_DONE      0
#define CALIB_NOTDONE   1
#define CALIB_ERROR     0xFF
// State for Xtal calibration
enum {GUESS_CDAC,SEARCH_CDAC,DONE_CDAC};
UINT8 xtal_state = GUESS_CDAC;
// State of the iloss calibration
BOOL g_rfdILossInit = TRUE;

const CALIB_XCV_T xcv_calib_default =
{
    DEFAULT_CALIB_TIMES,
    DEFAULT_CALIB_PARAM,
    DEFAULT_CALIB_PALCUST
};

const CALIB_XCV_T * rfd_XcvCalibGetDefault(VOID)
{
    return &xcv_calib_default;
}

VOID rfd_XcvCalibUpdateValues(VOID)
{
    return;
}

VOID rfd_XcvCalibResetValues(VOID)
{
    // When the current CDAC is different from the init CDAC value,
    // we reset the CDAC value.
    HAL_RFSPI_CMD_T* spiCmd = hal_RfspiNewSingleCmd();
    if (g_CDAC != RDA6220_CDAC_DEFAULT)
    {
        // In this case, we reset the CDAC to default value.
       
        // Xtal triming capacitor register to default (calibrated)
        g_CDAC = RDA6220_CDAC_DEFAULT;
        UINT32 bitfield = CDAC_REG_VALUE_BASE | ((g_CDAC&RDA6220_CDAC_REG_MASK) << RDA6220_CDAC_REG_OFFSET);
        xcvBuildSpiCmd (spiCmd, RDA6220_CDAC_REG, bitfield);
    }
    rfd_xcvRamp0Set(spiCmd);
    rfd_xcvRamp1Set(spiCmd);
    rfd_xcvRamp2Set(spiCmd);
    rfd_xcvRamp3Set(spiCmd);

    // Reset Xtal calib state
    xtal_state = GUESS_CDAC;
    // Reset iloss calib state
    g_rfdILossInit = TRUE;
    return;
}

UINT8 rfd_XcvCalibXtalFreqOffset(INT32 FOf)
{

// 1 CDAC unit =~ 1900Hz
#define CDAC_UNIT 1900
#define FIRST_FOF 0x7FFF
#define OPPOSITE_SIGN(n,m) (((n>0)&&(m<0))||((m>0)&&(n<0)))
//#define ABS(x)   (((x)>0)?(x):-(x))

    static INT16 last_FOf = FIRST_FOF;
    static UINT8 last_Cdac = 0;

    HAL_RFSPI_CMD_T *spiCmd;

    switch (xtal_state)
    {
        case GUESS_CDAC:
            last_FOf = FIRST_FOF;
            last_Cdac = g_CDAC;

            g_CDAC -= (FOf / CDAC_UNIT);
            xtal_state = SEARCH_CDAC;

            // Check CDAC boundaries
            if ((g_CDAC > RDA6220_CDAC_MAX)||(g_CDAC < RDA6220_CDAC_MIN))
            {
                //xcv_fprintf((RFD_INFO_TRC,"xcvCDAC @ %d Qb",g_CDAC));
                return CALIB_ERROR;
            }
        break;

        case SEARCH_CDAC:
            // Check if we changed sign
            if (OPPOSITE_SIGN(FOf,last_FOf) && (last_FOf != FIRST_FOF))
            {
                // We have the good CDAC
                if (ABS(FOf) < ABS(last_FOf))
                {
                    XCV_PARAM(CDAC_FREQ) = (INT32)FOf;
                    if (g_xcvCalibPtr->hstXcv != NULL)
                        HST_XCV_PARAM(CDAC_FREQ) = (INT32)FOf;
                    return CALIB_DONE;
                }
                else // Last CDAC was the good one
                {
                    XCV_PARAM(CDAC_FREQ) = (INT32)last_FOf;
                    if (g_xcvCalibPtr->hstXcv != NULL)
                        HST_XCV_PARAM(CDAC_FREQ) = (INT32)last_FOf;
                    g_CDAC = last_Cdac;
                    xtal_state = DONE_CDAC;
                }
            }
            else // still searching...
            {
                last_Cdac = g_CDAC;
                if (FOf < 0) g_CDAC++;
                else g_CDAC--;

                // Check CDAC boundaries
                if ((g_CDAC > RDA6220_CDAC_MAX)||(g_CDAC < RDA6220_CDAC_MIN))
                    return CALIB_ERROR;
            }
            last_FOf = FOf;
        break;
    }

    // Program CDAC change early next frame
    //RFD_TRACE(TSTDOUT,0,"XTAL xcvCDAC @ %d Qb",g_CDAC);
    spiCmd = hal_RfspiNewCmd(0,0);
    UINT32 bitfield = CDAC_REG_VALUE_BASE | ((g_CDAC&RDA6220_CDAC_REG_MASK) << RDA6220_CDAC_REG_OFFSET);
    xcvBuildSpiCmd (spiCmd, RDA6220_CDAC_REG, bitfield);

    // Update calibration structure
    XCV_PARAM(XTAL) = g_CDAC;
    if (g_xcvCalibPtr->hstXcv != NULL)
        HST_XCV_PARAM(XTAL) = g_CDAC;

    // We can stop right now are we are sure that at least one
    // FINT will happen util the stub goes to another task, so
    // the CDAC value will be changed.
    if (xtal_state == DONE_CDAC) return CALIB_DONE;

    return CALIB_NOTDONE;
}

VOID rfd_XcvCalibSetAfcBound(RFD_AFC_BOUND_T bound)
{
    HAL_RFSPI_CMD_T *spiCmd = hal_RfspiNewCmd(0,0);
    
    if (RFD_AFC_BOUND_CENTER == bound)
        g_afcDacVal = RDA6220_AFC_MID;
    else if (RFD_AFC_BOUND_POS == bound)
        g_afcDacVal = RDA6220_AFC_BOUND_HIGH;
    else
        g_afcDacVal = RDA6220_AFC_BOUND_LOW;

    // Set DigitalAfc, 14 bit is set for digital AFC
    g_xcvCmdCtx.digAfc = 0x14000 | (g_afcDacVal & RDA6220_AFC_MASK);
    xcvBuildSpiCmd (spiCmd, RDA6220_AFC_REG, g_xcvCmdCtx.digAfc);
    g_CdacDelta = 0;
//#endif
}

VOID rfd_XcvCalibCalcAfcGain(INT32 FreqOffset, GSM_RFBAND_T band)
{
    INT32 gain = (FreqOffset * 1000) / (2 * RDA6220_AFC_HRANGE);

    // Update calibration structure
    XCV_PARAM(AFC_GAIN(band)) = gain;
    if (g_xcvCalibPtr->hstXcv != NULL)  
        HST_XCV_PARAM(AFC_GAIN(band)) = gain;
}

VOID rfd_XcvCalibSetChangeDAC(void)
{ 
    HAL_RFSPI_CMD_T *spiCmd = hal_RfspiNewCmd(0,0); 
    //hal_HstSendEvent(g_CDAC); 
    UINT32 bitfield = CDAC_REG_VALUE_BASE | (((g_CDAC+RDA6220_CDAC_OFFSET)&RDA6220_CDAC_REG_MASK) << RDA6220_CDAC_REG_OFFSET);
    xcvBuildSpiCmd (spiCmd, RDA6220_CDAC_REG, bitfield);
    //hal_HstSendEvent(g_CDAC+RDA6220_CDAC_OFFSET); 
    g_CdacDelta = RDA6220_CDAC_OFFSET;
}

VOID rfd_XcvCalibSetAfcBoundChangeDAC(RFD_AFC_BOUND_T bound)
{
    HAL_RFSPI_CMD_T *spiCmd = hal_RfspiNewCmd(0,0);
    rfd_XcvCalibSetChangeDAC();
    //hal_HstSendEvent(0xca11afc); 

    if (RFD_AFC_BOUND_CENTER == bound)
        g_afcDacVal = RDA6220_AFC_MID;
    else if (RFD_AFC_BOUND_POS == bound)
        g_afcDacVal = RDA6220_AFC_BOUND_HIGH;
    else
        g_afcDacVal = RDA6220_AFC_BOUND_LOW;

    // Set DigitalAfc, 14 bit is set for digital AFC
    g_xcvCmdCtx.digAfc = 0x14000 | (g_afcDacVal & RDA6220_AFC_MASK);
    xcvBuildSpiCmd (spiCmd, RDA6220_AFC_REG, g_xcvCmdCtx.digAfc);
}

VOID rfd_XcvCalibCalcAfcGainChangeDAC(INT32 FreqOffset, GSM_RFBAND_T band)
{
    INT32 gain = (FreqOffset * 1000) / (2 * RDA6220_AFC_HRANGE);

    // Update calibration structure
    XCV_PARAM(AFC_GAIN2(band)) = gain;
    if (g_xcvCalibPtr->hstXcv != NULL)  
        HST_XCV_PARAM(AFC_GAIN2(band)) = gain;
    g_CdacDelta = 0;
}

VOID rfd_XcvCalibCalcAfcFreqChangeDAC(INT32 FreqOffset, GSM_RFBAND_T band)
{
    // Update calibration structure
    XCV_PARAM(AFC_FREQ(band)) = FreqOffset;
    if (g_xcvCalibPtr->hstXcv != NULL)  
        HST_XCV_PARAM(AFC_FREQ(band)) = FreqOffset;
}

// ILoss ARFCN Table
PRIVATE UINT16 g_rfdILossArfcnTab850[6] = RFD_DEFAULT_CALIB_ILOSS_ARFCN_850;
PRIVATE UINT16 g_rfdILossArfcnTabGSM[6] = RFD_DEFAULT_CALIB_ILOSS_ARFCN_GSM;
PRIVATE UINT16 g_rfdILossArfcnTabDCS[9] = RFD_DEFAULT_CALIB_ILOSS_ARFCN_DCS;
PRIVATE UINT16 g_rfdILossArfcnTabPCS[9] = RFD_DEFAULT_CALIB_ILOSS_ARFCN_PCS;
 
PRIVATE UINT8    g_rfdILossNum;
PRIVATE UINT16*  g_rfdTmpArfcn;
 
PRIVATE UINT32   g_rfdTmpOffset;

UINT8 rfd_XcvCalibSetILoss(INT8 offset, GSM_RFBAND_T band, UINT16* nextArfcn)
{
// First call of this function after the restart of the system or after
// after a call to the xcv_CalibResetValues function.

     
    if (TRUE == g_rfdILossInit) 
    {
        // iloss calibration initialization. Choose the band which need calibration.
        g_rfdTmpArfcn = (band == GSM_BAND_GSM850 )? g_rfdILossArfcnTab850:
                        (band == GSM_BAND_DCS1800)? g_rfdILossArfcnTabDCS:
                        (band == GSM_BAND_PCS1900)? g_rfdILossArfcnTabPCS:
                        g_rfdILossArfcnTabGSM;
      
 		if(GSM_BAND_DCS1800 == band)
 			XCV_PARAM(ILOSS(band)) = 0x44444444;
 		else if(GSM_BAND_PCS1900 == band)
 			XCV_PARAM(ILOSS(band)) = 0x55555555;
 		else
 			XCV_PARAM(ILOSS(band)) = 0x33333;
        g_rfdTmpOffset = 0;
        g_rfdILossNum = 0;
        g_rfdILossInit = FALSE; 
        *nextArfcn = g_rfdTmpArfcn[g_rfdILossNum];
        return CALIB_PROCESS_CONTINUE; 
    }

    offset += ((XCV_PARAM(ILOSS(band)) >> (4*g_rfdILossNum)) & 0xF);
    g_rfdTmpOffset |= (offset << (4*g_rfdILossNum));
    *nextArfcn = g_rfdTmpArfcn[++g_rfdILossNum];

    // Judge the sign of iloss calibration.
    if(*nextArfcn == 0)
    {
		g_rfdILossInit = TRUE;
		
		XCV_PARAM(ILOSS(band)) = g_rfdTmpOffset;
		if (g_xcvCalibPtr->hstXcv != NULL)
			HST_XCV_PARAM(ILOSS(band)) = g_rfdTmpOffset;
		
		return CALIB_PROCESS_STOP;
    }
    
    return CALIB_PROCESS_CONTINUE;
}

PUBLIC VOID rfd_XcvCalibSetPaRamp (UINT16* dacValue)
{
    g_xcvCalibSetPaRamp = TRUE;
    int i = 0;
    for(i = 0; i < 4;i++)
        g_xcvCalibPaRampValue[i] = dacValue[i];
}
#endif


PROTECTED VOID rfd_XcvRegForceWriteSingle(UINT32 addr, UINT32 data)
{
    UINT8 array[RDA6220_ONE_CMD_BYTE_QTY];
    UINT32 cmdWord = RDA6220_WRITE_FMT(addr, data);

    // Hardcoded
    array[0] = (cmdWord >> (3 * BYTE_SIZE)) & BYTE_MASK;
    array[1] = (cmdWord >> (2 * BYTE_SIZE)) & BYTE_MASK;
    array[2] = (cmdWord >> (BYTE_SIZE)) & BYTE_MASK;
    array[3] =  cmdWord & BYTE_MASK;

    hal_RfspiImmWrite(array, RDA6220_ONE_CMD_BYTE_QTY);
}

VOID rfd_XcvPowerDown(VOID)
{
    HAL_RFSPI_CMD_T* confCmd = hal_RfspiNewSingleCmd();
    xcvBuildSpiCmd (confCmd, 0x3F, 0x00003); // Page3
    xcvBuildSpiCmd (confCmd, 0x04, 0x143f1); // 26M off, LPO on
    xcvBuildSpiCmd (confCmd, 0x01, 0x3e400); // Enable_clk_6p5m=0
    xcvBuildSpiCmd (confCmd, 0x3F, 0x00003); // Page0
    hal_RfspiSendCmd(confCmd);
}

#ifdef SPI_REG_DEBUG
// ======================================================
// Debug: Read and Write Registers via SPI

//#define XCV_REG_BUFFER_READ_WRITE

#define XCV_REG_VALUE_LOCATION __attribute__((section(".xcv_reg_value")))

#define SPI_REG_WRITE_FLAG (1<<31)
#define SPI_REG_READ_FLAG (1<<30)

#ifdef XCV_REG_BUFFER_READ_WRITE
#define SPI_REG_FORCE_WRITE_FLAG (1<<29)
#define SPI_REG_FORCE_READ_FLAG (1<<28)
#else // XCV_REG_BUFFER_READ_WRITE
#define SPI_REG_FORCE_WRITE_FLAG SPI_REG_WRITE_FLAG
#define SPI_REG_FORCE_READ_FLAG SPI_REG_READ_FLAG
#endif // ! XCV_REG_BUFFER_READ_WRITE

#define XCV_REG_DATA_MASK (RDA6220_DATA_MASK)

#define XCV_REG_PAGE_NUM (5)
#define XCV_REG_NUM_PER_PAGE (0x40)
UINT32 XCV_REG_VALUE_LOCATION g_rfdXcvRegValue[XCV_REG_PAGE_NUM][XCV_REG_NUM_PER_PAGE];

UINT32 g_rfdXcvRegForceWriteError = 0;
UINT32 g_rfdXcvRegForceReadError = 0;

#ifdef XCV_REG_BUFFER_READ_WRITE
UINT32 g_rfdXcvCurPage = 0;
UINT32 g_rfdXcvRegLastWriteValue[XCV_REG_PAGE_NUM][XCV_REG_NUM_PER_PAGE];
#define XCV_WRITE_LIST_LEN (0xa)
UINT32 RFD_DATA_INTERNAL g_rfdXcvRegWriteList[XCV_WRITE_LIST_LEN];

PROTECTED BOOL rfd_XcvRegWriteListInsert(UINT32 page, UINT32 addr, UINT32 data)
{
    int i;
    for (i=0; i<XCV_WRITE_LIST_LEN; i++)
    {
        if (g_rfdXcvRegWriteList[i] == 0) break;
    }

    if (i == XCV_WRITE_LIST_LEN) return FALSE;
    
    g_rfdXcvRegWriteList[i] = SPI_REG_WRITE_FLAG |
                                            (addr&RDA6220_ADDR_MASK)<<24 |
                                            (page&0x3)<<20 |
                                            (data&RDA6220_DATA_MASK);
    return TRUE;
}
#endif // XCV_REG_BUFFER_READ_WRITE

PROTECTED VOID rfd_XcvRegValueInit(VOID)
{
    for (int page=0; page<XCV_REG_PAGE_NUM; page++)
    {
        for (int i=0; i<XCV_REG_NUM_PER_PAGE; i++)
        {
            g_rfdXcvRegValue[page][i] = 0;
        }
    }
}

PROTECTED VOID rfd_XcvRegCheckSinglePage(UINT32 page)
{
    if (page >= XCV_REG_PAGE_NUM)
    {
        return;
    }
    
    for (int i=0; i<XCV_REG_NUM_PER_PAGE; i++)
    {
#ifdef XCV_REG_BUFFER_READ_WRITE
        if (g_rfdXcvRegValue[page][i] & SPI_REG_WRITE_FLAG)
        {
            if (!rfd_XcvRegWriteListInsert(page, i, g_rfdXcvRegValue[page][i]&XCV_REG_DATA_MASK))
            {
                continue;
            }
            g_rfdXcvRegValue[page][i] &= ~SPI_REG_WRITE_FLAG;
        }
        if (g_rfdXcvRegValue[page][i] & SPI_REG_READ_FLAG)
        {
            g_rfdXcvRegValue[page][i] &= ~(SPI_REG_READ_FLAG|XCV_REG_DATA_MASK);
            g_rfdXcvRegValue[page][i] |= g_rfdXcvRegLastWriteValue[page][i]&XCV_REG_DATA_MASK;
        }
#endif //XCV_REG_BUFFER_READ_WRITE

        if (g_rfdXcvRegValue[page][i] & SPI_REG_FORCE_WRITE_FLAG)
        {
            if (!rfd_XcvRegForceWrite(page, i, g_rfdXcvRegValue[page][i]&XCV_REG_DATA_MASK))
            {
                g_rfdXcvRegForceWriteError++;
                continue;
            }
#ifdef XCV_REG_BUFFER_READ_WRITE
            g_rfdXcvRegLastWriteValue[page][i] = g_rfdXcvRegValue[page][i]&XCV_REG_DATA_MASK;
#endif // XCV_REG_BUFFER_READ_WRITE
            g_rfdXcvRegValue[page][i] &= ~SPI_REG_FORCE_WRITE_FLAG;
        }
        if (g_rfdXcvRegValue[page][i] & SPI_REG_FORCE_READ_FLAG)
        {
            UINT32 data;
            if (!rfd_XcvRegForceRead(page, i, &data))
            {
                g_rfdXcvRegForceReadError++;
                continue;
            }
#ifdef XCV_REG_BUFFER_READ_WRITE
            g_rfdXcvRegLastWriteValue[page][i] = data&XCV_REG_DATA_MASK;
#endif // XCV_REG_BUFFER_READ_WRITE
            g_rfdXcvRegValue[page][i] &= ~(SPI_REG_FORCE_READ_FLAG|XCV_REG_DATA_MASK);
            g_rfdXcvRegValue[page][i] |= data&XCV_REG_DATA_MASK;
        }
    }
}

PUBLIC VOID rfd_XcvRegCheck(VOID)
{
    static BOOL initDone = FALSE;
    if (!initDone)
    {
        rfd_XcvRegValueInit();
        initDone = TRUE;
    }

#if 0
    for (UINT32 page=0; page<XCV_REG_PAGE_NUM; page++)
    {
        rfd_XcvRegCheckSinglePage(page);
    }
#else
    static UINT32 count = 0;
    UINT32 residual = count++ % (XCV_REG_PAGE_NUM+1);
    if (residual < 2)
    {
        // page 0 takes the precedence
        rfd_XcvRegCheckSinglePage(0);
    }
    else if (residual == 2)
    {
        rfd_XcvRegCheckSinglePage(1);
    }
    else if (residual == 3)
    {
        rfd_XcvRegCheckSinglePage(2);
    }
    else if (residual == 4)
    {
        rfd_XcvRegCheckSinglePage(3);
    }
    else // residual == 5
    {
        rfd_XcvRegCheckSinglePage(4);
    }
#endif
}

PUBLIC VOID rfd_RegisterXcvRegCheckFunc(VOID)
{
    static BOOL registerIdleHook = FALSE;
    if (!registerIdleHook)
    {
        registerIdleHook = TRUE;
        extern bool sxs_RegisterDebugIdleHookFunc(void (*funcPtr)(void));
        sxs_RegisterDebugIdleHookFunc(&rfd_XcvRegCheck);
    }
}
#endif // SPI_REG_DEBUG


PROTECTED BOOL rfd_XcvRegForceWrite(UINT32 page, UINT32 addr, UINT32 data)
{
    BOOL result = FALSE;
    page &= 0x7;
    UINT32 status = hal_SysEnterCriticalSection();
    if (hal_RfspiImmReadWriteAvail())
    {
        if (page != 0) // switch to the page
        {
            rfd_XcvRegForceWriteSingle(0x3f, page);
        }
        rfd_XcvRegForceWriteSingle(addr, data);
        if (page != 0) // back to page 0
        {
            rfd_XcvRegForceWriteSingle(0x3f, 0x00000);
        }
        result = TRUE;
    }
    hal_SysExitCriticalSection(status);
    return result;
}

PROTECTED BOOL rfd_XcvRegForceRead(UINT32 page, UINT32 addr, UINT32 *pData)
{
    BOOL result = FALSE;
    page &= 0x7;
    UINT32 status = hal_SysEnterCriticalSection();
    if (hal_RfspiImmReadWriteAvail())
    {
        if (page != 0) // switch to the page
        {
            rfd_XcvRegForceWriteSingle(0x3f, page);
        }
        xcvReadReg(addr, (UINT8 *)pData);
        if (page != 0) // back to page 0
        {
            rfd_XcvRegForceWriteSingle(0x3f, 0x00000);
        }
        result = TRUE;
    }
    hal_SysExitCriticalSection(status);
    return result;
}

