// Verilog instantiation template created from schematic /home/proton/Xilinx_ISE_DS_Lin_14.7_1015_1/Lab/Lab8/MyALU/myALU.sch - Tue Nov  7 21:58:34 2023
//
// Notes: 
// To use this template to instantiate this component,cut-and-paste and then edit
//
// Instantiate the UUT
   myALU UUT (
		.S(    ), 
		.A(    ), 
		.B(    ), 
		.C(    ), 
		.Co(    )
   );
