<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="clk_sys2ddr3_synth_1" LaunchDir="C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/clk_sys2ddr3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mig_7series_0_synth_1" LaunchDir="C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/mig_7series_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="clk_sys2ddr3_synth_1"/>
		<Parent Id="mig_7series_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="clk_sys2ddr3_synth_1"/>
		<Parent Id="mig_7series_0_synth_1"/>
	</Run>
</Runs>

