#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jun 13 17:07:16 2024
# Process ID: 33439
# Current directory: /home/thw20/FYP/systolic_array/hw/sim/cocotb
# Command line: vivado
# Log file: /home/thw20/FYP/systolic_array/hw/sim/cocotb/vivado.log
# Journal file: /home/thw20/FYP/systolic_array/hw/sim/cocotb/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/thw20/project_1/project_1.xpr
update_compile_order -fileset sources_1
add_files -scan_for_includes {/home/thw20/FYP/systolic_array/hw/ip/lib/base_components/count_ones.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_interface.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_synth.sv /home/thw20/FYP/systolic_array/hw/ip/include/top_pkg.sv /home/thw20/FYP/systolic_array/hw/ip/lib/buffer/ultraram_fifo.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_tb.sv /home/thw20/FYP/systolic_array/hw/ip/rtl/prefetcher.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/mixed_precision_systolic_module.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_tb_timing.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/onehot_to_binary.sv /home/thw20/FYP/systolic_array/hw/ip/rtl/prefetcher_weight_bank.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer_driver.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/rr_arbiter.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_read_master.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv /home/thw20/FYP/systolic_array/hw/ip/top/ram_test.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_engine.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/fv/axi_read_master_fv_intf.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/binary_to_onehot.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer_slot.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/fixed_cast_single.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/register_staller_simple.sv /home/thw20/FYP/systolic_array/hw/ip/top/top.sv /home/thw20/FYP/systolic_array/hw/ip/lib/buffer/ultraram.v /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_write_master.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/fixed_point_mac.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/onehot_to_binary_comb.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/float_mac.sv}
import_files -force {/home/thw20/FYP/systolic_array/hw/ip/lib/base_components/count_ones.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_interface.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_synth.sv /home/thw20/FYP/systolic_array/hw/ip/include/top_pkg.sv /home/thw20/FYP/systolic_array/hw/ip/lib/buffer/ultraram_fifo.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_tb.sv /home/thw20/FYP/systolic_array/hw/ip/rtl/prefetcher.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/mixed_precision_systolic_module.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_tb_timing.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/onehot_to_binary.sv /home/thw20/FYP/systolic_array/hw/ip/rtl/prefetcher_weight_bank.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer_driver.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/rr_arbiter.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_read_master.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv /home/thw20/FYP/systolic_array/hw/ip/top/ram_test.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_engine.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/fv/axi_read_master_fv_intf.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/binary_to_onehot.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer_slot.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/fixed_cast_single.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/register_staller_simple.sv /home/thw20/FYP/systolic_array/hw/ip/top/top.sv /home/thw20/FYP/systolic_array/hw/ip/lib/buffer/ultraram.v /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_write_master.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/fixed_point_mac.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/onehot_to_binary_comb.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/float_mac.sv}
update_compile_order -fileset sources_1
set_property source_mgmt_mode None [current_project]
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/thw20/project_1/project_1.srcs/sources_1/imports/include/top_pkg.sv] -no_script -reset -force -quiet
remove_files  /home/thw20/project_1/project_1.srcs/sources_1/imports/include/top_pkg.sv
file delete -force /home/thw20/project_1/project_1.srcs/sources_1/imports/include/top_pkg.sv
export_ip_user_files -of_objects  [get_files /home/thw20/project_1/project_1.srcs/sources_1/imports/ip/include/top_pkg.sv] -no_script -reset -force -quiet
remove_files  /home/thw20/project_1/project_1.srcs/sources_1/imports/ip/include/top_pkg.sv
file delete -force /home/thw20/project_1/project_1.srcs/sources_1/imports/ip/include/top_pkg.sv
add_files -norecurse -scan_for_includes /home/thw20/FYP/systolic_array/hw/ip/include/top_pkg.sv
import_files -norecurse /home/thw20/FYP/systolic_array/hw/ip/include/top_pkg.sv
update_compile_order -fileset sources_1
add_files -scan_for_includes {/home/thw20/FYP/systolic_array/hw/ip/lib/base_components/count_ones.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_interface.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_synth.sv /home/thw20/FYP/systolic_array/hw/ip/include/top_pkg.sv /home/thw20/FYP/systolic_array/hw/ip/lib/buffer/ultraram_fifo.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_tb.sv /home/thw20/FYP/systolic_array/hw/ip/rtl/prefetcher.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/mixed_precision_systolic_module.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_tb_timing.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/onehot_to_binary.sv /home/thw20/FYP/systolic_array/hw/ip/rtl/prefetcher_weight_bank.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer_driver.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/rr_arbiter.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_read_master.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv /home/thw20/FYP/systolic_array/hw/ip/top/ram_test.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_engine.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/fv/axi_read_master_fv_intf.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/binary_to_onehot.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer_slot.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/fixed_cast_single.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/register_staller_simple.sv /home/thw20/FYP/systolic_array/hw/ip/top/top.sv /home/thw20/FYP/systolic_array/hw/ip/lib/buffer/ultraram.v /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_write_master.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/fixed_point_mac.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/onehot_to_binary_comb.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/float_mac.sv}
import_files -force {/home/thw20/FYP/systolic_array/hw/ip/lib/base_components/count_ones.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_interface.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_synth.sv /home/thw20/FYP/systolic_array/hw/ip/include/top_pkg.sv /home/thw20/FYP/systolic_array/hw/ip/lib/buffer/ultraram_fifo.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_tb.sv /home/thw20/FYP/systolic_array/hw/ip/rtl/prefetcher.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/mixed_precision_systolic_module.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_tb_timing.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/onehot_to_binary.sv /home/thw20/FYP/systolic_array/hw/ip/rtl/prefetcher_weight_bank.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer_driver.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/rr_arbiter.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_read_master.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv /home/thw20/FYP/systolic_array/hw/ip/top/ram_test.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_engine.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/fv/axi_read_master_fv_intf.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/binary_to_onehot.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer_slot.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/fixed_cast_single.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/register_staller_simple.sv /home/thw20/FYP/systolic_array/hw/ip/top/top.sv /home/thw20/FYP/systolic_array/hw/ip/lib/buffer/ultraram.v /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_write_master.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/fixed_point_mac.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/onehot_to_binary_comb.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/float_mac.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/thw20/project_1/project_1.srcs/sources_1/imports/ip/include/top_pkg.sv] -no_script -reset -force -quiet
remove_files  /home/thw20/project_1/project_1.srcs/sources_1/imports/ip/include/top_pkg.sv
file delete -force /home/thw20/project_1/project_1.srcs/sources_1/imports/ip/include/top_pkg.sv
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
open_run synth_1 -name synth_1
export_ip_user_files -of_objects  [get_files /home/thw20/project_1/project_1.srcs/sources_1/imports/top/top_wrapper_tb_timing.sv] -no_script -reset -force -quiet
remove_files  /home/thw20/project_1/project_1.srcs/sources_1/imports/top/top_wrapper_tb_timing.sv
file delete -force /home/thw20/project_1/project_1.srcs/sources_1/imports/top/top_wrapper_tb_timing.sv
update_compile_order -fileset sources_1
add_files -scan_for_includes {/home/thw20/FYP/systolic_array/hw/ip/lib/base_components/count_ones.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_interface.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_synth.sv /home/thw20/FYP/systolic_array/hw/ip/include/top_pkg.sv /home/thw20/FYP/systolic_array/hw/ip/lib/buffer/ultraram_fifo.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_tb.sv /home/thw20/FYP/systolic_array/hw/ip/rtl/prefetcher.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/mixed_precision_systolic_module.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_tb_timing.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/onehot_to_binary.sv /home/thw20/FYP/systolic_array/hw/ip/rtl/prefetcher_weight_bank.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer_driver.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/rr_arbiter.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_read_master.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv /home/thw20/FYP/systolic_array/hw/ip/top/ram_test.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_engine.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/fv/axi_read_master_fv_intf.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/binary_to_onehot.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer_slot.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/fixed_cast_single.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/register_staller_simple.sv /home/thw20/FYP/systolic_array/hw/ip/top/top.sv /home/thw20/FYP/systolic_array/hw/ip/lib/buffer/ultraram.v /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_write_master.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/fixed_point_mac.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/onehot_to_binary_comb.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/float_mac.sv}
import_files {/home/thw20/FYP/systolic_array/hw/ip/lib/base_components/count_ones.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_interface.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_synth.sv /home/thw20/FYP/systolic_array/hw/ip/include/top_pkg.sv /home/thw20/FYP/systolic_array/hw/ip/lib/buffer/ultraram_fifo.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_tb.sv /home/thw20/FYP/systolic_array/hw/ip/rtl/prefetcher.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/activation_core.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/mixed_precision_systolic_module.sv /home/thw20/FYP/systolic_array/hw/ip/top/top_wrapper_tb_timing.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/onehot_to_binary.sv /home/thw20/FYP/systolic_array/hw/ip/rtl/prefetcher_weight_bank.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer_driver.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/rr_arbiter.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_read_master.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/systolic_module.sv /home/thw20/FYP/systolic_array/hw/ip/lib/systolic_modules/processing_element.sv /home/thw20/FYP/systolic_array/hw/ip/top/ram_test.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_engine.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/mac.sv /home/thw20/FYP/systolic_array/hw/ip/lib/axi/fv/axi_read_master_fv_intf.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/binary_to_onehot.sv /home/thw20/FYP/systolic_array/hw/ip/hybrid_buffer/hybrid_buffer_slot.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/fixed_cast_single.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/register_staller_simple.sv /home/thw20/FYP/systolic_array/hw/ip/top/top.sv /home/thw20/FYP/systolic_array/hw/ip/lib/buffer/ultraram.v /home/thw20/FYP/systolic_array/hw/ip/lib/axi/axi_write_master.sv /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_core.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/fixed_point_mac.sv /home/thw20/FYP/systolic_array/hw/ip/lib/base_components/onehot_to_binary_comb.sv /home/thw20/FYP/systolic_array/hw/ip/lib/arithmetic/float_mac.sv}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
add_files -norecurse -scan_for_includes /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_engine.sv
import_files -norecurse /home/thw20/FYP/systolic_array/hw/ip/transformation_engine/rtl/feature_transformation_engine.sv
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
