#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Nov 30 16:44:40 2023
# Process ID: 73540
# Current directory: C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.runs/synth_1
# Command line: vivado.exe -log Tetris_VGA_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Tetris_VGA_Top.tcl
# Log file: C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.runs/synth_1/Tetris_VGA_Top.vds
# Journal file: C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.runs/synth_1\vivado.jou
# Running On: CDH-UNIT-G14, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16354 MB
#-----------------------------------------------------------
source Tetris_VGA_Top.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 455.812 ; gain = 158.730
Command: read_checkpoint -auto_incremental -incremental C:/Users/conno/Downloads/lab5Complete/lab5bpMod/lab5bpMod.srcs/utils_1/imports/synth_1/group_photos_top2.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/conno/Downloads/lab5Complete/lab5bpMod/lab5bpMod.srcs/utils_1/imports/synth_1/group_photos_top2.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Tetris_VGA_Top -part xc7a100tcsg324-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'B8' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'B8' (customized with software release 2021.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 71788
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.863 ; gain = 410.082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Tetris_VGA_Top' [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_VGA_Top.vhd:20]
INFO: [Synth 8-3491] module 'clkdiv100MHZ' declared at 'C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/imports/new/clkdiv100MHZ.vhd:8' bound to instance 'U1' of component 'clkdiv100MHZ' [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_VGA_Top.vhd:121]
INFO: [Synth 8-638] synthesizing module 'clkdiv100MHZ' [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/imports/new/clkdiv100MHZ.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'clkdiv100MHZ' (0#1) [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/imports/new/clkdiv100MHZ.vhd:17]
INFO: [Synth 8-3491] module 'Tetris_VGA_640x480' declared at 'C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_VGA_640x480.vhd:7' bound to instance 'U2' of component 'Tetris_VGA_640x480' [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_VGA_Top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Tetris_VGA_640x480' [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_VGA_640x480.vhd:17]
WARNING: [Synth 8-614] signal 'vsenable' is read in the process but is not in the sensitivity list [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_VGA_640x480.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Tetris_VGA_640x480' (0#1) [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_VGA_640x480.vhd:17]
INFO: [Synth 8-3491] module 'Tetris_Sprite_Display' declared at 'C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_Sprite_Display.vhd:8' bound to instance 'U3' of component 'Tetris_Sprite_Display' [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_VGA_Top.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Tetris_Sprite_Display' [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_Sprite_Display.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Tetris_Sprite_Display' (0#1) [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_Sprite_Display.vhd:27]
INFO: [Synth 8-3491] module 'B8' declared at 'C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.runs/synth_1/.Xil/Vivado-73540-CDH-UNIT-G14/realtime/B8_stub.vhdl:5' bound to instance 'U5' of component 'B8' [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_VGA_Top.vhd:154]
INFO: [Synth 8-638] synthesizing module 'B8' [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.runs/synth_1/.Xil/Vivado-73540-CDH-UNIT-G14/realtime/B8_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Tetris_Background_Sprite' declared at 'C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.runs/synth_1/.Xil/Vivado-73540-CDH-UNIT-G14/realtime/Tetris_Background_Sprite_stub.vhdl:6' bound to instance 'TEST' of component 'Tetris_Background_Sprite' [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_VGA_Top.vhd:168]
INFO: [Synth 8-638] synthesizing module 'Tetris_Background_Sprite' [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.runs/synth_1/.Xil/Vivado-73540-CDH-UNIT-G14/realtime/Tetris_Background_Sprite_stub.vhdl:15]
INFO: [Synth 8-3491] module 'clock_pulse' declared at 'C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/imports/screen saver parts/clock_pulse.vhd:4' bound to instance 'U8' of component 'clock_pulse' [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_VGA_Top.vhd:185]
INFO: [Synth 8-638] synthesizing module 'clock_pulse' [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/imports/screen saver parts/clock_pulse.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'clock_pulse' (0#1) [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/imports/screen saver parts/clock_pulse.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Tetris_VGA_Top' (0#1) [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_VGA_Top.vhd:20]
WARNING: [Synth 8-3848] Net MA in module/entity Tetris_VGA_Top does not have driver. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_VGA_Top.vhd:112]
WARNING: [Synth 8-3848] Net C1A in module/entity Tetris_VGA_Top does not have driver. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_VGA_Top.vhd:111]
WARNING: [Synth 8-3848] Net R1A in module/entity Tetris_VGA_Top does not have driver. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_VGA_Top.vhd:111]
WARNING: [Synth 8-3848] Net C1B in module/entity Tetris_VGA_Top does not have driver. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_VGA_Top.vhd:111]
WARNING: [Synth 8-3848] Net R1B in module/entity Tetris_VGA_Top does not have driver. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/sources_1/new/Tetris_VGA_Top.vhd:111]
WARNING: [Synth 8-7129] Port C1A[9] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1A[8] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1A[7] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1A[6] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1A[5] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1A[4] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1A[3] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1A[2] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1A[1] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1A[0] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1A[9] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1A[8] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1A[7] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1A[6] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1A[5] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1A[4] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1A[3] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1A[2] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1A[1] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1A[0] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1B[9] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1B[8] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1B[7] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1B[6] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1B[5] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1B[4] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1B[3] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1B[2] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1B[1] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1B[0] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1B[9] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1B[8] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1B[7] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1B[6] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1B[5] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1B[4] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1B[3] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1B[2] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1B[1] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1B[0] in module Tetris_Sprite_Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module Tetris_VGA_Top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1392.441 ; gain = 503.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1392.441 ; gain = 503.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1392.441 ; gain = 503.660
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1392.441 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.gen/sources_1/ip/B8/B8/B8_in_context.xdc] for cell 'U5'
Finished Parsing XDC File [c:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.gen/sources_1/ip/B8/B8/B8_in_context.xdc] for cell 'U5'
Parsing XDC File [c:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.gen/sources_1/ip/Tetris_Background_Sprite/Tetris_Background_Sprite/Tetris_Background_Sprite_in_context.xdc] for cell 'TEST'
Finished Parsing XDC File [c:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.gen/sources_1/ip/Tetris_Background_Sprite/Tetris_Background_Sprite/Tetris_Background_Sprite_in_context.xdc] for cell 'TEST'
Parsing XDC File [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'ld[0]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'ld[1]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'ld[2]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'ld[3]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'ld[4]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'ld[5]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'ld[6]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'ld[7]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'ld[8]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'ld[9]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'ld[10]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'ld[11]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'ld[12]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'ld[13]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'ld[14]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'ld[15]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'ld16b'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'ld16g'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'ld16r'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'ld17b'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'ld17g'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'ld17r'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'rstn'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'ja1'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'ja2'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'ja3'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'ja4'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'ja7'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'ja8'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'ja9'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'ja10'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'jb1'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'jb2'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'jb3'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'jb4'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'jb7'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'jb8'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'jb9'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'jb10'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'jc1'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'jc2'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'jc3'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'jc4'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'jc7'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'jc8'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'jc9'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'jc10'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'jd1'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'jd2'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'jd3'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'jd4'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'jd7'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'jd8'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'jd9'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'jd10'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'xa_n[1]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'xa_p[1]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'xa_n[2]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'xa_p[2]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'xa_n[3]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'xa_p[3]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'xa_n[4]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'xa_p[4]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'ACL_MISO'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'ACL_MOSI'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'ACL_SCLK'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'ACL_CSN'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[1]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[2]'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'TMP_SCL'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'TMP_SDA'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'TMP_INT'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'TMP_CT'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'MIC_CLK'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'MIC_DATA'. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:162]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc:162]
Finished Parsing XDC File [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Tetris_VGA_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.srcs/constrs_1/imports/ECE4710/nexys4_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Tetris_VGA_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Tetris_VGA_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1422.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1422.270 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1422.270 ; gain = 533.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1422.270 ; gain = 533.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TEST. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1422.270 ; gain = 533.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1422.270 ; gain = 533.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   19 Bit       Adders := 1     
	   4 Input   15 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 10    
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design Tetris_VGA_Top has port red[0] driven by constant 0
WARNING: [Synth 8-3917] design Tetris_VGA_Top has port green[0] driven by constant 0
WARNING: [Synth 8-3917] design Tetris_VGA_Top has port blue[1] driven by constant 0
WARNING: [Synth 8-3917] design Tetris_VGA_Top has port blue[0] driven by constant 0
WARNING: [Synth 8-7129] Port btn[2] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module Tetris_VGA_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module Tetris_VGA_Top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1422.270 ; gain = 533.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1422.270 ; gain = 533.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1422.270 ; gain = 533.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1422.270 ; gain = 533.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1422.270 ; gain = 533.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1422.270 ; gain = 533.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1422.270 ; gain = 533.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1422.270 ; gain = 533.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1422.270 ; gain = 533.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1422.270 ; gain = 533.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |B8                       |         1|
|2     |Tetris_Background_Sprite |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |B8_bbox                       |     1|
|2     |Tetris_Background_Sprite_bbox |     1|
|3     |BUFG                          |     1|
|4     |CARRY4                        |     9|
|5     |LUT1                          |     2|
|6     |LUT2                          |     7|
|7     |LUT3                          |    11|
|8     |LUT4                          |    25|
|9     |LUT5                          |    42|
|10    |LUT6                          |    49|
|11    |FDCE                          |    22|
|12    |FDRE                          |     1|
|13    |IBUF                          |     2|
|14    |OBUF                          |    14|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1422.270 ; gain = 533.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1422.270 ; gain = 503.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1422.270 ; gain = 533.488
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1431.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1437.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6d2f65b2
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 172 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1437.070 ; gain = 948.719
INFO: [Common 17-1381] The checkpoint 'C:/Users/conno/Downloads/lab5Complete/lab5bpModBounce/lab5bpMod/lab5bpMod.runs/synth_1/Tetris_VGA_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Tetris_VGA_Top_utilization_synth.rpt -pb Tetris_VGA_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 30 16:45:26 2023...
