
---------- Begin Simulation Statistics ----------
simSeconds                                   0.013423                       # Number of seconds simulated (Second)
simTicks                                  13423215000                       # Number of ticks simulated (Tick)
finalTick                                 13423215000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     59.33                       # Real time elapsed on the host (Second)
hostTickRate                                226248887                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     716416                       # Number of bytes of host memory used (Byte)
simInsts                                      5000000                       # Number of instructions simulated (Count)
simOps                                       10569107                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    84275                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     178142                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         13423216                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.684643                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.372489                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        14941758                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   555595                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       13294614                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1011                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4928151                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          10454827                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved              231568                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            13408929                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.991475                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.386869                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   7555591     56.35%     56.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2271699     16.94%     73.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1259823      9.40%     82.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    783995      5.85%     88.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1537821     11.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 4                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              13408929                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0                       # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       373204      2.81%      2.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       9238400     69.49%     72.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          973      0.01%     72.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       1308108      9.84%     82.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          652      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          495      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1333      0.01%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            2      0.00%     82.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1232      0.01%     82.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         1110      0.01%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          406      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1289098      9.70%     91.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1076669      8.10%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1660      0.01%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1272      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       13294614                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.990419                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   0                       # FU busy when requested (Count)
system.cpu.fuBusyRate                               0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 39981928                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                20412517                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        13207590                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     17236                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    13035                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             8077                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    12912845                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         8565                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     50581                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             365                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           14287                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        1753799                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1441859                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1356015                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1014601                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          537      0.03%      0.03% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        284924     14.63%     14.66% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       292671     15.03%     29.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          136      0.01%     29.70% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1266032     65.02%     94.73% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         2866      0.15%     94.87% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     94.87% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        99833      5.13%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        1946999                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          497      0.07%      0.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       122091     16.00%     16.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       129919     17.02%     33.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           49      0.01%     33.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       464599     60.88%     93.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          415      0.05%     94.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     94.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        45614      5.98%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        763184                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           58      0.11%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          284      0.54%      0.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           89      0.17%      0.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        51614     98.44%     99.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          233      0.44%     99.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          156      0.30%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        52434                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           40      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       162831     13.75%     13.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       162749     13.75%     27.51% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           87      0.01%     27.51% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       801426     67.70%     95.21% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond         2451      0.21%     95.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     95.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        54218      4.58%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      1183802                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           40      0.08%      0.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          158      0.30%      0.38% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           87      0.17%      0.55% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        51418     98.95%     99.50% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          119      0.23%     99.73% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.73% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          139      0.27%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        51961                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       877062     45.05%     45.05% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       685593     35.21%     80.26% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       284924     14.63%     94.89% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        99420      5.11%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      1946999                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         5651     90.47%     90.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          582      9.32%     99.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%     99.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           13      0.21%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         6246                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1266569                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       485192                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             52434                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            611                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        47903                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          4531                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              1946999                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                47600                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  973101                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.499795                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1181                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           99969                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              99420                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              549                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          537      0.03%      0.03% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       284924     14.63%     14.66% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       292671     15.03%     29.69% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          136      0.01%     29.70% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1266032     65.02%     94.73% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         2866      0.15%     94.87% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     94.87% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        99833      5.13%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      1946999                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          148      0.02%      0.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       284924     29.26%     29.27% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          369      0.04%     29.31% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          136      0.01%     29.32% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       588187     60.40%     89.72% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          301      0.03%     89.75% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     89.75% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        99833     10.25%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        973898                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          284      0.60%      0.60% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.60% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        47083     98.91%     99.51% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          233      0.49%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        47600                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          284      0.60%      0.60% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.60% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        47083     98.91%     99.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          233      0.49%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        47600                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  13423215000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        99969                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        99420                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          549                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          245                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       100214                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               414898                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 414892                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             252059                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 162831                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              162831                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         4926141                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          324024                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             52007                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     12162571                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.868986                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.496010                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         8284412     68.11%     68.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1417439     11.65%     79.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          227158      1.87%     81.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          236896      1.95%     83.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1996666     16.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     12162571                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      216016                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                162836                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       217283      2.06%      2.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7058008     66.78%     68.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          844      0.01%     68.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      1257938     11.90%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          405      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          432      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          928      0.01%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            2      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          976      0.01%     80.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          998      0.01%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          220      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1160128     10.98%     91.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       868757      8.22%     99.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         1069      0.01%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1119      0.01%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10569107                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1996666                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              5000000                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               10569107                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        5000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         10569107                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.684643                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.372489                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            2031073                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               6503                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           9932638                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          1161197                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          869876                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       217283      2.06%      2.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      7058008     66.78%     68.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          844      0.01%     68.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      1257938     11.90%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          405      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          432      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          928      0.01%     80.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            2      0.00%     80.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          976      0.01%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          998      0.01%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          220      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      1160128     10.98%     91.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       868757      8.22%     99.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1069      0.01%     99.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1119      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     10569107                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      1183803                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       966627                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       217136                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       801427                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       382336                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       162836                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       162831                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data        1762106                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1762106                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1762106                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1762106                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       125177                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          125177                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       125177                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         125177                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   7862672000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   7862672000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   7862672000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   7862672000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1887283                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1887283                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1887283                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1887283                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.066327                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.066327                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.066327                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.066327                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 62812.433594                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 62812.433594                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 62812.433594                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 62812.433594                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         5384                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          103                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      52.271845                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       137343                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            137343                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        42984                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         42984                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        42984                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        42984                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        82193                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        82193                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        82193                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher       153301                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       235494                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   5495750000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   5495750000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   5495750000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher   9204973961                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  14700723961                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.043551                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.043551                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.043551                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.124779                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 66863.966518                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 66863.966518                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 66863.966518                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 60045.100560                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 62425.046757                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 234639                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher       153301                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total       153301                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher   9204973961                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total   9204973961                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 60045.100560                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 60045.100560                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data       107834                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total       107834                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data          174                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total          174                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data      1886000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total      1886000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data       108008                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total       108008                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.001611                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.001611                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 10839.080460                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 10839.080460                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data          174                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total          174                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data    813140000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total    813140000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.001611                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.001611                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 4673218.390805                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 4673218.390805                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data       108008                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total       108008                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data       108008                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total       108008                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1026907                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1026907                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        98507                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         98507                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   6190761000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   6190761000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1125414                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1125414                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.087530                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.087530                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 62845.899276                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 62845.899276                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        17733                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        17733                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        80774                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        80774                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   5422352000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   5422352000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.071773                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.071773                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 67129.918043                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 67129.918043                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       735199                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         735199                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        26670                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        26670                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1671911000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1671911000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       761869                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       761869                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.035006                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.035006                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 62688.826397                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 62688.826397                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        25251                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        25251                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         1419                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         1419                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     73398000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     73398000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001863                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001863                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 51725.158562                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 51725.158562                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13423215000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses        82193                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued          240488                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused          101500                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful           25939                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.107860                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.239883                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache        85502                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR         1632                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB             53                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate             87187                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified       244514                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit         2089                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand          140                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage          6188                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  13423215000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1020.285550                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              2213611                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             235663                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               9.393121                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              168000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   400.546030                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   619.739519                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.391158                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.605214                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.996373                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          554                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          470                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1          352                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2          117                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           63                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          312                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           95                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.541016                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.458984                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            4442261                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           4442261                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13423215000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   634097                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               8577614                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   3428399                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                715856                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  52963                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               652213                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   583                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               16087248                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1869                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            13244029                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          1396353                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         1290017                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1077632                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.986651                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        5687295                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       3805474                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads          11801                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          6325                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      19853104                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     12268780                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           2367649                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      5105387                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            1069937                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      11839835                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  107058                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1265                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1497991                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  3267                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           13408929                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.271722                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.763957                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  8337877     62.18%     62.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   642005      4.79%     66.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   521012      3.89%     70.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   263745      1.97%     72.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  3644290     27.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                4                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             13408929                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               8091022                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.602763                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            1946999                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.145047                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      1514134                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        1497059                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1497059                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1497059                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1497059                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          932                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             932                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          932                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            932                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     41376999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     41376999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     41376999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     41376999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1497991                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1497991                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1497991                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1497991                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000622                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000622                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000622                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000622                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 44395.921674                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 44395.921674                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 44395.921674                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 44395.921674                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          350                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           16                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      21.875000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          403                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           403                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          403                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          403                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          529                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          529                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          529                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.icache.prefetcher         1113                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1642                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     25048999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     25048999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     25048999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.icache.prefetcher     59901985                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     84950984                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000353                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000353                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000353                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.icache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 47351.604915                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 47351.604915                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 47351.604915                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.icache.prefetcher 53820.292004                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 51736.287454                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    721                       # number of replacements (Count)
system.cpu.icache.HardPFReq.mshrMisses::cpu.icache.prefetcher         1113                       # number of HardPFReq MSHR misses (Count)
system.cpu.icache.HardPFReq.mshrMisses::total         1113                       # number of HardPFReq MSHR misses (Count)
system.cpu.icache.HardPFReq.mshrMissLatency::cpu.icache.prefetcher     59901985                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.icache.HardPFReq.mshrMissLatency::total     59901985                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.icache.HardPFReq.mshrMissRate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.icache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.icache.HardPFReq.avgMshrMissLatency::cpu.icache.prefetcher 53820.292004                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.icache.HardPFReq.avgMshrMissLatency::total 53820.292004                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.hits::cpu.inst      1497059                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1497059                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          932                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           932                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     41376999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     41376999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1497991                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1497991                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000622                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000622                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 44395.921674                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 44395.921674                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          403                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          403                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          529                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          529                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     25048999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     25048999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000353                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000353                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 47351.604915                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 47351.604915                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13423215000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses          529                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued            1520                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUnused             140                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.icache.prefetcher.pfUseful             481                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy        0.316447                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage        0.476238                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache          295                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR          112                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate               407                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified         1834                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit          131                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand           46                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage            30                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  13423215000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           917.604143                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1498701                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1642                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             912.728989                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   295.849303                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::cpu.icache.prefetcher   621.754840                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.288915                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::cpu.icache.prefetcher     0.607182                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.896098                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1022          624                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.occupanciesTaskId::1024          297                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1022::4          624                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          297                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1022     0.609375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.290039                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2997624                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2997624                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13423215000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     52963                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    5296924                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   261586                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               15497353                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  132                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1753799                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1441859                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                186479                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    151124                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      223                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             54                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           4614                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        47771                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                52385                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 13222892                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                13215667                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   9113558                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  20681191                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.984538                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.440669                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       56183                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  592592                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  54                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 571974                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     77                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1161196                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              7.766581                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            19.500243                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1092372     94.07%     94.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 5739      0.49%     94.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 8099      0.70%     95.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1928      0.17%     95.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1902      0.16%     95.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  279      0.02%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 5117      0.44%     96.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                17533      1.51%     97.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                10295      0.89%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                13366      1.15%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                493      0.04%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                527      0.05%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                513      0.04%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                429      0.04%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                284      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                249      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                203      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                227      0.02%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                152      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 97      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                133      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                126      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 77      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 85      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 75      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 83      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 91      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 99      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 81      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 92      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              450      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              499                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1161196                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1289830                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1077633                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     48935                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      6322                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13423215000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1498156                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       289                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13423215000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  13423215000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  52963                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   909138                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 6639950                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            713                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   3707404                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2098761                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               15879542                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   113                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1108800                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                     73                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 726649                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents               6                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            26882803                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    53298779                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 24538447                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     16092                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              18652914                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  8229740                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      63                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  50                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2152618                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         25649297                       # The number of ROB reads (Count)
system.cpu.rob.writes                        32237016                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  5000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10569107                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    33                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               235717                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         259075                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict             256895                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq              208711                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                1593                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               1593                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          235717                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         4005                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       705980                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   709985                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       105088                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     23872704                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  23977792                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            489316                       # Total snoops (Count)
system.l2bus.snoopTraffic                     7790848                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              726786                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.042816                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.202456                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    695670     95.72%     95.72% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     31114      4.28%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         2      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                726786                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13423215000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            845021981                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             4931994                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           707008995                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          473023                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       235553                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             31106                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        31104                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               186                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             17653                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.dcache.prefetcher        19252                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.icache.prefetcher          150                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                37241                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              186                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            17653                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.dcache.prefetcher        19252                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.icache.prefetcher          150                       # number of overall hits (Count)
system.l2cache.overallHits::total               37241                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             343                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           64714                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.dcache.prefetcher       134049                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.icache.prefetcher          963                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             200069                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            343                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          64714                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.dcache.prefetcher       134049                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.icache.prefetcher          963                       # number of overall misses (Count)
system.l2cache.overallMisses::total            200069                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     21679956                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   5182898933                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.dcache.prefetcher   8958071639                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.icache.prefetcher     57508079                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   14220158607                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     21679956                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   5182898933                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.dcache.prefetcher   8958071639                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.icache.prefetcher     57508079                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  14220158607                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           529                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         82367                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.dcache.prefetcher       153301                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.icache.prefetcher         1113                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           237310                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          529                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        82367                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.dcache.prefetcher       153301                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.icache.prefetcher         1113                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          237310                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.648393                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.785679                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.dcache.prefetcher     0.874417                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.icache.prefetcher     0.865229                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.843070                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.648393                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.785679                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.dcache.prefetcher     0.874417                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.icache.prefetcher     0.865229                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.843070                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 63206.868805                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 80089.299580                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 66826.844206                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.icache.prefetcher 59717.631360                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 71076.271721                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 63206.868805                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 80089.299580                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 66826.844206                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.icache.prefetcher 59717.631360                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 71076.271721                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs          67988                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs           1743                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs         39.006311                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          121732                       # number of writebacks (Count)
system.l2cache.writebacks::total               121732                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst             9                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data             7                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.dcache.prefetcher       100948                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.icache.prefetcher          231                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total           101195                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst            9                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data            7                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.dcache.prefetcher       100948                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.icache.prefetcher          231                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total          101195                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          334                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        64707                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.dcache.prefetcher        33101                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.icache.prefetcher          732                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          98874                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          334                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        64707                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.dcache.prefetcher        33101                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.icache.prefetcher          732                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher       177279                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        276153                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     20787957                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   5053180933                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher   2623698903                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.icache.prefetcher     45474307                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   7743142100                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     20787957                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   5053180933                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher   2623698903                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.icache.prefetcher     45474307                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher  10720100606                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  18463242706                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.631380                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.785594                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.215922                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.icache.prefetcher     0.657682                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.416645                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.631380                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.785594                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.215922                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.icache.prefetcher     0.657682                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     1.163680                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 62239.392216                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 78093.265535                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 79263.433220                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.icache.prefetcher 62123.370219                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 78313.227947                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 62239.392216                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 78093.265535                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 79263.433220                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.icache.prefetcher 62123.370219                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 60470.222677                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 66858.743906                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                    280605                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks        14808                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total        14808                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher       177279                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total       177279                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher  10720100606                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total  10720100606                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 60470.222677                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 60470.222677                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data           717                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              717                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data          876                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            876                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     67178982                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     67178982                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         1593                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         1593                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.549906                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.549906                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 76688.335616                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 76688.335616                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data            1                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total            1                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data          875                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          875                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     65405982                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     65405982                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.549278                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.549278                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 74749.693714                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 74749.693714                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          186                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        16936                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher        19252                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.icache.prefetcher          150                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        36524                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          343                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data        63838                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher       134049                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.icache.prefetcher          963                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total       199193                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     21679956                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data   5115719951                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher   8958071639                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.icache.prefetcher     57508079                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  14152979625                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          529                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        80774                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher       153301                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.icache.prefetcher         1113                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       235717                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.648393                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.790329                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.874417                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.icache.prefetcher     0.865229                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.845051                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 63206.868805                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 80135.968404                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 66826.844206                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.icache.prefetcher 59717.631360                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 71051.591296                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.inst            9                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.data            6                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher       100948                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.icache.prefetcher          231                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total       101194                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          334                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data        63832                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher        33101                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.icache.prefetcher          732                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        97999                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     20787957                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   4987774951                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher   2623698903                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.icache.prefetcher     45474307                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total   7677736118                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.631380                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.790254                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.215922                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.icache.prefetcher     0.657682                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.415749                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 62239.392216                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 78139.098744                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 79263.433220                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.icache.prefetcher 62123.370219                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 78345.045541                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks       137343                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       137343                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       137343                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       137343                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  13423215000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses        98874                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued             264725                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused              61879                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful              11019                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.041624                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.100270                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache          87435                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR               5                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 6                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                87446                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified         390744                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit           46509                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand         2258                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             6                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage             9394                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  13423215000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             8096.265904                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  532625                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                288797                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.844289                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks   403.311857                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     8.396663                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  1928.324087                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.dcache.prefetcher   942.450798                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.icache.prefetcher    18.306206                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  4795.476293                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.049232                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.001025                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.235391                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.115045                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.icache.prefetcher     0.002235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.585385                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.988314                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         5358                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024         2834                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0             132                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1             926                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2            3766                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::3             534                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0              65                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             487                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            1935                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             347                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.654053                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.345947                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               1234127                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              1234127                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13423215000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    121732.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       334.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     64664.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples     33088.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.icache.prefetcher::samples       732.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples    175896.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000166388001                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          7387                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          7388                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               633667                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              114653                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       274838                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      121732                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     274838                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    121732                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     124                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.63                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.29                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 274838                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                121732                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   158416                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   113156                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     2573                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      569                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1353                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1443                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    3308                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    4548                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    7442                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    7745                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    8141                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    7989                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    7870                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    8063                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    8759                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    7750                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    7825                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    7856                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    8114                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    7809                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    7821                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    7860                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         7388                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       37.183812                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      31.611975                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      79.313774                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255           7385     99.96%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-767            2      0.03%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6400-6655            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           7388                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         7387                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.474618                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.446611                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.995113                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              5898     79.84%     79.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                87      1.18%     81.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               889     12.03%     93.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               413      5.59%     98.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                98      1.33%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 2      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           7387                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     7936                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 17589632                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               7790848                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1310388904.59550858                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               580401044.01218331                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    13423145000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       33848.11                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        21376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      4138496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher      2117632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.icache.prefetcher        46848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher     11257344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      7789824                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1592464.994414527202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 308308851.493476033211                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 157758927.350861907005                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.icache.prefetcher 3490072.981770760380                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 838647373.226160764694                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 580324758.263947963715                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          334                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        64707                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher        33105                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.icache.prefetcher          732                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher       175960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       121732                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      9530513                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   2881465755                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher   1496320562                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.icache.prefetcher     19841691                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher   5202697408                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 326501989739                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28534.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     44530.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     45199.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.icache.prefetcher     27106.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     29567.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   2682137.73                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        21376                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      4141248                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher      2118720                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.icache.prefetcher        46848                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher     11261440                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        17589632                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        21376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        21376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      7790848                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      7790848                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           334                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         64707                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher        33105                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.icache.prefetcher          732                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher       175960                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           274838                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       121732                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          121732                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         1592465                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       308513869                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher    157839981                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.icache.prefetcher      3490073                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher    838952516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1310388905                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      1592465                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        1592465                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    580401044                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         580401044                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    580401044                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        1592465                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      308513869                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher    157839981                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.icache.prefetcher      3490073                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher    838952516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1890789949                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                274714                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               121716                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         16961                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         17717                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         17279                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         17554                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         17164                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         17467                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         17303                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         17479                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         16985                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         17109                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        17079                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        16984                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        17157                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        16973                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        16725                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        16778                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          7600                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          7800                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          7694                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          7712                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          7652                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          7790                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          7653                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          7552                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          7505                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          7572                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         7517                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         7671                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         7548                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         7497                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         7471                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         7482                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               4458968429                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1373570000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          9609855929                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 16231.31                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            34981.31                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               212109                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               57052                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             77.21                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            46.87                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       127259                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   199.359605                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   142.871399                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   190.134101                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        53443     42.00%     42.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        27837     21.87%     63.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        36810     28.93%     92.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         2824      2.22%     95.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1160      0.91%     95.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          885      0.70%     96.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          512      0.40%     97.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          526      0.41%     97.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         3262      2.56%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       127259                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           17581696                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         7789824                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1309.797690                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               580.324758                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.77                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                10.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                4.53                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                67.90                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13423215000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        458702160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        243779415                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       991917360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      320753340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1059024720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   5720377500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    337354560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     9131909055                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    680.307144                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    810918573                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    447980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  12164316427                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        449998500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        239153310                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       969540600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      314572860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1059024720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   5710396800                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    345759360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     9088446150                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    677.069253                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    831816576                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    447980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  12143418424                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  13423215000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              273963                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        121732                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            143895                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                875                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               875                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         273963                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       815303                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total       815303                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  815303                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port     25380480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total     25380480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 25380480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             274838                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   274838    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               274838                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13423215000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1169740590                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         1454798074                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         540465                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       265631                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
