Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Feb 11 13:32:55 2026
| Host         : DESKTOP-6JLD9LJ running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file digilent_nexys4ddr_utilization_hierarchical_place.rpt
| Design       : digilent_nexys4ddr
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+
| digilent_nexys4ddr         |            (top) |       2128 |       2116 |      12 |    0 | 1697 |     11 |      8 |          4 |
|   (digilent_nexys4ddr)     |            (top) |        176 |        164 |      12 |    0 |  446 |     10 |      0 |          0 |
|   VexRiscv                 |         VexRiscv |       1953 |       1953 |       0 |    0 | 1251 |      1 |      8 |          4 |
|     (VexRiscv)             |         VexRiscv |        876 |        876 |       0 |    0 | 1097 |      0 |      2 |          4 |
|     IBusCachedPlugin_cache | InstructionCache |        579 |        579 |       0 |    0 |   95 |      1 |      1 |          0 |
|     dataCache_1            |        DataCache |        506 |        506 |       0 |    0 |   59 |      0 |      5 |          0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


