AMD_PG_SUPPORT_VCN_DPG,VAR_0
RREG32_SOC15,FUNC_0
SOC15_REG_OFFSET,FUNC_1
SOC15_WAIT_ON_RREG,FUNC_2
UVD,VAR_1
UVD_LMI_CTRL2__STALL_ARB_UMC_MASK,VAR_2
UVD_LMI_STATUS__READ_CLEAN_MASK,VAR_3
UVD_LMI_STATUS__UMC_READ_CLEAN_RAW_MASK,VAR_4
UVD_LMI_STATUS__UMC_WRITE_CLEAN_RAW_MASK,VAR_5
UVD_LMI_STATUS__VCPU_LMI_WRITE_CLEAN_MASK,VAR_6
UVD_LMI_STATUS__WRITE_CLEAN_MASK,VAR_7
UVD_LMI_STATUS__WRITE_CLEAN_RAW_MASK,VAR_8
UVD_SOFT_RESET__LMI_SOFT_RESET_MASK,VAR_9
UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK,VAR_10
UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK,VAR_11
UVD_STATUS__IDLE,VAR_12
UVD_VCPU_CNTL__CLK_EN_MASK,VAR_13
VCN,VAR_14
WREG32_P,FUNC_3
WREG32_SOC15,FUNC_4
amdgpu_dpm_enable_uvd,FUNC_5
jpeg_v2_0_stop,FUNC_6
mmUVD_LMI_CTRL2,VAR_15
mmUVD_LMI_STATUS,VAR_16
mmUVD_SOFT_RESET,VAR_17
mmUVD_STATUS,VAR_18
mmUVD_VCPU_CNTL,VAR_19
vcn_v2_0_enable_clock_gating,FUNC_7
vcn_v2_0_enable_static_power_gating,FUNC_8
vcn_v2_0_stop_dpg_mode,FUNC_9
vcn_v2_0_stop,FUNC_10
adev,VAR_20
tmp,VAR_21
r,VAR_22
