//===- XtensaISelDAGToDAG.cpp - A dag to dag inst selector for Xtensa -----===//
//
//                     The LLVM Compiler Infrastructure
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file defines an instruction selector for the Xtensa target.
//
//===----------------------------------------------------------------------===//

#include "Xtensa.h"
#include "XtensaTargetMachine.h"
#include "llvm/IR/IntrinsicsXtensa.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/CodeGen/SelectionDAGISel.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/raw_ostream.h"

using namespace llvm;

#define DEBUG_TYPE "xtensa-isel"

namespace {

class XtensaDAGToDAGISel : public SelectionDAGISel {
  const XtensaSubtarget *Subtarget;
public:
  static char ID;

  XtensaDAGToDAGISel(XtensaTargetMachine &TM, CodeGenOpt::Level OptLevel)
      : SelectionDAGISel(ID, TM, OptLevel), Subtarget(TM.getSubtargetImpl()) {}

  // Override MachineFunctionPass.
  StringRef getPassName() const override {
    return "Xtensa DAG->DAG Pattern Instruction Selection";
  }

  // Override SelectionDAGISel.
  void Select(SDNode *Node) override;

  bool SelectInlineAsmMemoryOperand(const SDValue &Op, unsigned ConstraintID,
                                    std::vector<SDValue> &OutOps) override;

  bool selectMemRegAddr(SDValue Addr, SDValue &Base, SDValue &Offset,
                        int Scale) {
    EVT ValTy = Addr.getValueType();

    // if Address is FI, get the TargetFrameIndex.
    if (FrameIndexSDNode *FIN = dyn_cast<FrameIndexSDNode>(Addr)) {
      Base = CurDAG->getTargetFrameIndex(FIN->getIndex(), ValTy);
      Offset = CurDAG->getTargetConstant(0, SDLoc(Addr), ValTy);

      return true;
    }

    if (TM.isPositionIndependent())
      report_fatal_error("PIC relocations is not supported");

    if ((Addr.getOpcode() == ISD::TargetExternalSymbol ||
         Addr.getOpcode() == ISD::TargetGlobalAddress))
      return false;

    // Addresses of the form FI+const or FI|const
    bool Valid = false;
    if (CurDAG->isBaseWithConstantOffset(Addr)) {
      ConstantSDNode *CN = dyn_cast<ConstantSDNode>(Addr.getOperand(1));
      int64_t OffsetVal = CN->getSExtValue();

      switch (Scale) {
      case 1:
        Valid = (OffsetVal >= 0 && OffsetVal <= 255);
        break;
      case 2:
        Valid =
            (OffsetVal >= 0 && OffsetVal <= 510) && ((OffsetVal & 0x1) == 0);
        break;
      case 4:
        Valid =
            (OffsetVal >= 0 && OffsetVal <= 1020) && ((OffsetVal & 0x3) == 0);
        break;
      default:
        break;
      }

      if (Valid) {
        // If the first operand is a FI, get the TargetFI Node
        if (FrameIndexSDNode *FIN =
                dyn_cast<FrameIndexSDNode>(Addr.getOperand(0)))
          Base = CurDAG->getTargetFrameIndex(FIN->getIndex(), ValTy);
        else
          Base = Addr.getOperand(0);

        Offset =
            CurDAG->getTargetConstant(CN->getZExtValue(), SDLoc(Addr), ValTy);
        return true;
      }
    }

    // Last case
    Base = Addr;
    Offset = CurDAG->getTargetConstant(0, SDLoc(Addr), Addr.getValueType());
    return true;
  }

  bool selectMemRegAddrISH1(SDValue Addr, SDValue &Base, SDValue &Offset) {
    return selectMemRegAddr(Addr, Base, Offset, 1);
  }

  bool selectMemRegAddrISH2(SDValue Addr, SDValue &Base, SDValue &Offset) {
    return selectMemRegAddr(Addr, Base, Offset, 2);
  }

  bool selectMemRegAddrISH4(SDValue Addr, SDValue &Base, SDValue &Offset) {
    return selectMemRegAddr(Addr, Base, Offset, 4);
  }

// Include the pieces autogenerated from the target description.
#include "XtensaGenDAGISel.inc"
}; // namespace
} // end anonymous namespace

char XtensaDAGToDAGISel::ID = 0;

FunctionPass *llvm::createXtensaISelDag(XtensaTargetMachine &TM,
                                        CodeGenOpt::Level OptLevel) {
  return new XtensaDAGToDAGISel(TM, OptLevel);
}

void XtensaDAGToDAGISel::Select(SDNode *Node) {
  unsigned Opcode = Node->getOpcode();
  SDLoc DL(Node);
  const unsigned MRTable[] = {Xtensa::M0, Xtensa::M1, Xtensa::M2, Xtensa::M3};

  switch (Opcode) {
  case ISD::INTRINSIC_VOID: {
    unsigned IntNo = cast<ConstantSDNode>(Node->getOperand(1))->getZExtValue();
    switch (IntNo) {
    default:
      break;
    case Intrinsic::xtensa_mul_da_ll:
    case Intrinsic::xtensa_mul_da_lh:
    case Intrinsic::xtensa_mul_da_hl:
    case Intrinsic::xtensa_mul_da_hh:
    case Intrinsic::xtensa_mula_da_ll:
    case Intrinsic::xtensa_mula_da_lh:
    case Intrinsic::xtensa_mula_da_hl:
    case Intrinsic::xtensa_mula_da_hh:
    case Intrinsic::xtensa_muls_da_ll:
    case Intrinsic::xtensa_muls_da_lh:
    case Intrinsic::xtensa_muls_da_hl:
    case Intrinsic::xtensa_muls_da_hh: {
      SDValue ChainIn = Node->getOperand(0);
      SDValue ValueMX = Node->getOperand(2);
      SDValue ValueT = Node->getOperand(3);
      unsigned OpCode;

      switch (IntNo) {
      case Intrinsic::xtensa_mul_da_ll:
        OpCode = Xtensa::MUL_DA_LL;
        break;
      case Intrinsic::xtensa_mul_da_lh:
        OpCode = Xtensa::MUL_DA_LH;
        break;
      case Intrinsic::xtensa_mul_da_hl:
        OpCode = Xtensa::MUL_DA_HL;
        break;
      case Intrinsic::xtensa_mul_da_hh:
        OpCode = Xtensa::MUL_DA_HH;
        break;
      case Intrinsic::xtensa_mula_da_ll:
        OpCode = Xtensa::MULA_DA_LL;
        break;
      case Intrinsic::xtensa_mula_da_lh:
        OpCode = Xtensa::MULA_DA_LH;
        break;
      case Intrinsic::xtensa_mula_da_hl:
        OpCode = Xtensa::MULA_DA_HL;
        break;
      case Intrinsic::xtensa_mula_da_hh:
        OpCode = Xtensa::MULA_DA_HH;
        break;
      case Intrinsic::xtensa_muls_da_ll:
        OpCode = Xtensa::MULS_DA_LL;
        break;
      case Intrinsic::xtensa_muls_da_lh:
        OpCode = Xtensa::MULS_DA_LH;
        break;
      case Intrinsic::xtensa_muls_da_hl:
        OpCode = Xtensa::MULS_DA_HL;
        break;
      case Intrinsic::xtensa_muls_da_hh:
        OpCode = Xtensa::MULS_DA_HH;
        break;
      }

      uint64_t MXVal = 4;
      if (ValueMX.getOpcode() == ISD::TargetConstant) {
        MXVal = cast<ConstantSDNode>(ValueMX)->getZExtValue();
      }

      assert(
          (MXVal < 2) &&
          "Unexpected value of mul*_da* first argument, it must be m0 or m1");
      unsigned MXReg = MRTable[MXVal];

      const EVT MULAResTys[] = {MVT::Other};
      SmallVector<SDValue, 2> MULAOps;
      MULAOps.push_back(CurDAG->getRegister(MXReg, MVT::i32));
      MULAOps.push_back(ValueT);
      MULAOps.push_back(ChainIn);

      SDNode *MULA = CurDAG->getMachineNode(OpCode, DL, MULAResTys, MULAOps);
      ReplaceNode(Node, MULA);
      return;
    }
    case Intrinsic::xtensa_mul_ad_ll:
    case Intrinsic::xtensa_mul_ad_lh:
    case Intrinsic::xtensa_mul_ad_hl:
    case Intrinsic::xtensa_mul_ad_hh:
    case Intrinsic::xtensa_mula_ad_ll:
    case Intrinsic::xtensa_mula_ad_lh:
    case Intrinsic::xtensa_mula_ad_hl:
    case Intrinsic::xtensa_mula_ad_hh:
    case Intrinsic::xtensa_muls_ad_ll:
    case Intrinsic::xtensa_muls_ad_lh:
    case Intrinsic::xtensa_muls_ad_hl:
    case Intrinsic::xtensa_muls_ad_hh: {
      SDValue ChainIn = Node->getOperand(0);
      SDValue ValueS = Node->getOperand(2);
      SDValue ValueMY = Node->getOperand(3);
      unsigned OpCode;

      switch (IntNo) {
      case Intrinsic::xtensa_mul_ad_ll:
        OpCode = Xtensa::MUL_AD_LL;
        break;
      case Intrinsic::xtensa_mul_ad_lh:
        OpCode = Xtensa::MUL_AD_LH;
        break;
      case Intrinsic::xtensa_mul_ad_hl:
        OpCode = Xtensa::MUL_AD_HL;
        break;
      case Intrinsic::xtensa_mul_ad_hh:
        OpCode = Xtensa::MUL_AD_HH;
        break;
      case Intrinsic::xtensa_mula_ad_ll:
        OpCode = Xtensa::MULA_AD_LL;
        break;
      case Intrinsic::xtensa_mula_ad_lh:
        OpCode = Xtensa::MULA_AD_LH;
        break;
      case Intrinsic::xtensa_mula_ad_hl:
        OpCode = Xtensa::MULA_AD_HL;
        break;
      case Intrinsic::xtensa_mula_ad_hh:
        OpCode = Xtensa::MULA_AD_HH;
        break;
      case Intrinsic::xtensa_muls_ad_ll:
        OpCode = Xtensa::MULS_AD_LL;
        break;
      case Intrinsic::xtensa_muls_ad_lh:
        OpCode = Xtensa::MULS_AD_LH;
        break;
      case Intrinsic::xtensa_muls_ad_hl:
        OpCode = Xtensa::MULS_AD_HL;
        break;
      case Intrinsic::xtensa_muls_ad_hh:
        OpCode = Xtensa::MULS_AD_HH;
        break;
      }

      uint64_t MYVal = 4;
      if (ValueMY.getOpcode() == ISD::TargetConstant) {
        MYVal = cast<ConstantSDNode>(ValueMY)->getZExtValue();
      }

      assert(
          ((MYVal > 1) && (MYVal < 4)) &&
          "Unexpected value of mul*_ad* second argument, it must be m2 or m3");
      unsigned MYReg = MRTable[MYVal];

      const EVT MULAResTys[] = {MVT::Other};
      SmallVector<SDValue, 2> MULAOps;
      MULAOps.push_back(ValueS);
      MULAOps.push_back(CurDAG->getRegister(MYReg, MVT::i32));
      MULAOps.push_back(ChainIn);

      SDNode *MULA = CurDAG->getMachineNode(OpCode, DL, MULAResTys, MULAOps);
      ReplaceNode(Node, MULA);
      return;
    }
    case Intrinsic::xtensa_mul_dd_ll:
    case Intrinsic::xtensa_mul_dd_lh:
    case Intrinsic::xtensa_mul_dd_hl:
    case Intrinsic::xtensa_mul_dd_hh:
    case Intrinsic::xtensa_mula_dd_ll:
    case Intrinsic::xtensa_mula_dd_lh:
    case Intrinsic::xtensa_mula_dd_hl:
    case Intrinsic::xtensa_mula_dd_hh:
    case Intrinsic::xtensa_muls_dd_ll:
    case Intrinsic::xtensa_muls_dd_lh:
    case Intrinsic::xtensa_muls_dd_hl:
    case Intrinsic::xtensa_muls_dd_hh: {
      SDValue ChainIn = Node->getOperand(0);
      SDValue ValueMX = Node->getOperand(2);
      SDValue ValueMY = Node->getOperand(3);
      unsigned OpCode;

      switch (IntNo) {
      case Intrinsic::xtensa_mul_dd_ll:
        OpCode = Xtensa::MUL_DD_LL;
        break;
      case Intrinsic::xtensa_mul_dd_lh:
        OpCode = Xtensa::MUL_DD_LH;
        break;
      case Intrinsic::xtensa_mul_dd_hl:
        OpCode = Xtensa::MUL_DD_HL;
        break;
      case Intrinsic::xtensa_mul_dd_hh:
        OpCode = Xtensa::MUL_DD_HH;
        break;
      case Intrinsic::xtensa_mula_dd_ll:
        OpCode = Xtensa::MULA_DD_LL;
        break;
      case Intrinsic::xtensa_mula_dd_lh:
        OpCode = Xtensa::MULA_DD_LH;
        break;
      case Intrinsic::xtensa_mula_dd_hl:
        OpCode = Xtensa::MULA_DD_HL;
        break;
      case Intrinsic::xtensa_mula_dd_hh:
        OpCode = Xtensa::MULA_DD_HH;
        break;
      case Intrinsic::xtensa_muls_dd_ll:
        OpCode = Xtensa::MULS_DD_LL;
        break;
      case Intrinsic::xtensa_muls_dd_lh:
        OpCode = Xtensa::MULS_DD_LH;
        break;
      case Intrinsic::xtensa_muls_dd_hl:
        OpCode = Xtensa::MULS_DD_HL;
        break;
      case Intrinsic::xtensa_muls_dd_hh:
        OpCode = Xtensa::MULS_DD_HH;
        break;
      }
      uint64_t MXVal = 4;
      if (ValueMX.getOpcode() == ISD::TargetConstant) {
        MXVal = cast<ConstantSDNode>(ValueMX)->getZExtValue();
      }

      assert(
          (MXVal < 2) &&
          "Unexpected value of mul*_dd* first argument, it must be m0 or m1");
      unsigned MXReg = MRTable[MXVal];

      uint64_t MYVal = 4;
      if (ValueMY.getOpcode() == ISD::TargetConstant) {
        MYVal = cast<ConstantSDNode>(ValueMY)->getZExtValue();
      }

      assert(
          ((MYVal > 1) && (MYVal < 4)) &&
          "Unexpected value of mul*_dd* second argument, it must be m2 or m3");
      unsigned MYReg = MRTable[MYVal];

      const EVT MULAResTys[] = {MVT::Other};
      SmallVector<SDValue, 2> MULAOps;
      MULAOps.push_back(CurDAG->getRegister(MXReg, MVT::i32));
      MULAOps.push_back(CurDAG->getRegister(MYReg, MVT::i32));
      MULAOps.push_back(ChainIn);

      SDNode *MULA = CurDAG->getMachineNode(OpCode, DL, MULAResTys, MULAOps);
      ReplaceNode(Node, MULA);
      return;
    }
    }
    break;
  }
  default:
    break;
  }

  SelectCode(Node);
}

bool XtensaDAGToDAGISel::SelectInlineAsmMemoryOperand(
    const SDValue &Op, unsigned ConstraintID, std::vector<SDValue> &OutOps) {
  switch (ConstraintID) {
  default:
    llvm_unreachable("Unexpected asm memory constraint");
  case InlineAsm::Constraint_m: {
    SDValue Base, Offset;
    // TODO
    selectMemRegAddr(Op, Base, Offset, 4);
    OutOps.push_back(Base);
    OutOps.push_back(Offset);
    return false;
  }
  case InlineAsm::Constraint_i:
  case InlineAsm::Constraint_R:
  case InlineAsm::Constraint_ZC:
    OutOps.push_back(Op);
    return false;
  }
  return false;
}
