<profile>
    <ReportVersion>
        <Version>2021.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>yuv_filter</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.271</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>40023</Best-caseLatency>
            <Average-caseLatency>784423</Average-caseLatency>
            <Worst-caseLatency>2457623</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>7.844 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>24.576 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>40015</min>
                    <max>2457615</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>40015</Interval-min>
            <Interval-max>2457615</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>11</DSP>
            <FF>2251</FF>
            <LUT>2717</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>in_channels_ch1_address0</name>
            <Object>in_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch1_ce0</name>
            <Object>in_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch1_d0</name>
            <Object>in_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch1_q0</name>
            <Object>in_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch1_we0</name>
            <Object>in_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch1_address1</name>
            <Object>in_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch1_ce1</name>
            <Object>in_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch1_d1</name>
            <Object>in_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch1_q1</name>
            <Object>in_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch1_we1</name>
            <Object>in_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch2_address0</name>
            <Object>in_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch2_ce0</name>
            <Object>in_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch2_d0</name>
            <Object>in_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch2_q0</name>
            <Object>in_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch2_we0</name>
            <Object>in_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch2_address1</name>
            <Object>in_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch2_ce1</name>
            <Object>in_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch2_d1</name>
            <Object>in_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch2_q1</name>
            <Object>in_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch2_we1</name>
            <Object>in_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch3_address0</name>
            <Object>in_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch3_ce0</name>
            <Object>in_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch3_d0</name>
            <Object>in_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch3_q0</name>
            <Object>in_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch3_we0</name>
            <Object>in_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch3_address1</name>
            <Object>in_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch3_ce1</name>
            <Object>in_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch3_d1</name>
            <Object>in_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch3_q1</name>
            <Object>in_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch3_we1</name>
            <Object>in_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_width</name>
            <Object>in_width</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_height</name>
            <Object>in_height</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_address0</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_ce0</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_d0</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_q0</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_we0</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_address1</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_ce1</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_d1</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_q1</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_we1</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_address0</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_ce0</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_d0</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_q0</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_we0</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_address1</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_ce1</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_d1</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_q1</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_we1</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_address0</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_ce0</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_d0</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_q0</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_we0</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_address1</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_ce1</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_d1</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_q1</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_we1</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_width</name>
            <Object>out_width</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_width_ap_vld</name>
            <Object>out_width</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_height</name>
            <Object>out_height</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_height_ap_vld</name>
            <Object>out_height</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_scale</name>
            <Object>Y_scale</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>U_scale</name>
            <Object>U_scale</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>V_scale</name>
            <Object>V_scale</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>yuv_filter</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>rgb2yuv_1_U0</InstName>
                    <ModuleName>rgb2yuv_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>182</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72</InstName>
                            <ModuleName>rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>72</ID>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>201</ID>
                </Instance>
                <Instance>
                    <InstName>yuv_scale_U0</InstName>
                    <ModuleName>yuv_scale</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>214</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_94</InstName>
                            <ModuleName>yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>94</ID>
                            <BindInstances>add_ln129_fu_161_p2 mul_8ns_8ns_15_1_1_U37 mul_8ns_8ns_15_1_1_U38 mul_8ns_8ns_15_1_1_U39</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_mul_16ns_16ns_32_4_1_U51</BindInstances>
                </Instance>
                <Instance>
                    <InstName>yuv2rgb_1_U0</InstName>
                    <ModuleName>yuv2rgb_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>231</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72</InstName>
                            <ModuleName>yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>72</ID>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>p_scale_height_U p_scale_width_U p_yuv_height_U p_yuv_width_U V_scale_c_U U_scale_c_U Y_scale_c_U p_yuv_channels_ch1_U p_yuv_channels_ch2_U p_yuv_channels_ch3_U p_scale_channels_ch1_U p_scale_channels_ch2_U p_scale_channels_ch3_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y</Name>
            <Loops>
                <RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.271</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40009</Best-caseLatency>
                    <Average-caseLatency>784409</Average-caseLatency>
                    <Worst-caseLatency>2457609</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.844 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.576 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40009 ~ 2457609</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y>
                        <Name>RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y</Name>
                        <TripCount>
                            <range>
                                <min>40000</min>
                                <max>2457600</max>
                            </range>
                        </TripCount>
                        <Latency>40007 ~ 2457607</Latency>
                        <AbsoluteTimeLatency>0.400 ms ~ 24.576 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>405</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>547</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>rgb2yuv_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.271</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40014</Best-caseLatency>
                    <Average-caseLatency>784414</Average-caseLatency>
                    <Worst-caseLatency>2457614</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.844 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.576 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40014 ~ 2457614</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>445</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>640</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y</Name>
            <Loops>
                <YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.170</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40004</Best-caseLatency>
                    <Average-caseLatency>784404</Average-caseLatency>
                    <Worst-caseLatency>2457604</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.844 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.576 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40004 ~ 2457604</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y>
                        <Name>YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y</Name>
                        <TripCount>
                            <range>
                                <min>40000</min>
                                <max>2457600</max>
                            </range>
                        </TripCount>
                        <Latency>40002 ~ 2457602</Latency>
                        <AbsoluteTimeLatency>0.400 ms ~ 24.576 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>111</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>278</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_161_p2" SOURCE="yuv_filter.c:129" URAM="0" VARIABLE="add_ln129"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_15_1_1_U37" SOURCE="yuv_filter.c:137" URAM="0" VARIABLE="mul_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_15_1_1_U38" SOURCE="yuv_filter.c:138" URAM="0" VARIABLE="mul_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_15_1_1_U39" SOURCE="yuv_filter.c:139" URAM="0" VARIABLE="mul_ln139"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>yuv_scale</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40009</Best-caseLatency>
                    <Average-caseLatency>784409</Average-caseLatency>
                    <Worst-caseLatency>2457609</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.844 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.576 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40009 ~ 2457609</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>176</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>452</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_16ns_32_4_1_U51" SOURCE="yuv_filter.c:123" URAM="0" VARIABLE="bound"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y</Name>
            <Loops>
                <YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.960</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40007</Best-caseLatency>
                    <Average-caseLatency>784407</Average-caseLatency>
                    <Worst-caseLatency>2457607</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.844 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.576 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40007 ~ 2457607</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y>
                        <Name>YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y</Name>
                        <TripCount>
                            <range>
                                <min>40000</min>
                                <max>2457600</max>
                            </range>
                        </TripCount>
                        <Latency>40005 ~ 2457605</Latency>
                        <AbsoluteTimeLatency>0.400 ms ~ 24.576 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>250</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>553</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>yuv2rgb_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.960</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40012</Best-caseLatency>
                    <Average-caseLatency>784412</Average-caseLatency>
                    <Worst-caseLatency>2457612</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.844 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.576 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40012 ~ 2457612</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>338</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>664</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>yuv_filter</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.271</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40023</Best-caseLatency>
                    <Average-caseLatency>784423</Average-caseLatency>
                    <Worst-caseLatency>2457623</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.844 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.576 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>40015</min>
                            <max>2457615</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>40015 ~ 2457615</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>11</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>2251</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2717</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_scale_height_U" SOURCE="yuv_filter.c:18" URAM="0" VARIABLE="p_scale_height"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_scale_width_U" SOURCE="yuv_filter.c:18" URAM="0" VARIABLE="p_scale_width"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_yuv_height_U" SOURCE="yuv_filter.c:17" URAM="0" VARIABLE="p_yuv_height"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_yuv_width_U" SOURCE="yuv_filter.c:17" URAM="0" VARIABLE="p_yuv_width"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="V_scale_c_U" SOURCE="" URAM="0" VARIABLE="V_scale_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="U_scale_c_U" SOURCE="" URAM="0" VARIABLE="U_scale_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Y_scale_c_U" SOURCE="" URAM="0" VARIABLE="Y_scale_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_yuv_channels_ch1_U" SOURCE="yuv_filter.c:17" URAM="0" VARIABLE="p_yuv_channels_ch1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_yuv_channels_ch2_U" SOURCE="yuv_filter.c:17" URAM="0" VARIABLE="p_yuv_channels_ch2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_yuv_channels_ch3_U" SOURCE="yuv_filter.c:17" URAM="0" VARIABLE="p_yuv_channels_ch3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_scale_channels_ch1_U" SOURCE="yuv_filter.c:18" URAM="0" VARIABLE="p_scale_channels_ch1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_scale_channels_ch2_U" SOURCE="yuv_filter.c:18" URAM="0" VARIABLE="p_scale_channels_ch2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_scale_channels_ch3_U" SOURCE="yuv_filter.c:18" URAM="0" VARIABLE="p_scale_channels_ch3"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>p_yuv_channels_ch1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_yuv_channels_ch2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_yuv_channels_ch3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_yuv_width_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_yuv_height_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_scale_channels_ch1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_scale_channels_ch2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_scale_channels_ch3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_scale_width_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_scale_height_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_dataflow default_channel="fifo" scalar_fifo_depth="0" start_fifo_depth="0"/>
        <config_export rtl="vhdl"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in" index="0" direction="in" srcType="*" srcSize="58982432">
            <hwRefs>
                <hwRef type="port" interface="in_channels_ch1_address0" name="in_channels_ch1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_channels_ch1_ce0" name="in_channels_ch1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_channels_ch1_d0" name="in_channels_ch1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="in_channels_ch1_q0" name="in_channels_ch1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_channels_ch1_we0" name="in_channels_ch1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_channels_ch1_address1" name="in_channels_ch1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="in_channels_ch1_ce1" name="in_channels_ch1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_channels_ch1_d1" name="in_channels_ch1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="in_channels_ch1_q1" name="in_channels_ch1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="in_channels_ch1_we1" name="in_channels_ch1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_channels_ch2_address0" name="in_channels_ch2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_channels_ch2_ce0" name="in_channels_ch2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_channels_ch2_d0" name="in_channels_ch2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="in_channels_ch2_q0" name="in_channels_ch2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_channels_ch2_we0" name="in_channels_ch2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_channels_ch2_address1" name="in_channels_ch2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="in_channels_ch2_ce1" name="in_channels_ch2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_channels_ch2_d1" name="in_channels_ch2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="in_channels_ch2_q1" name="in_channels_ch2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="in_channels_ch2_we1" name="in_channels_ch2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_channels_ch3_address0" name="in_channels_ch3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_channels_ch3_ce0" name="in_channels_ch3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_channels_ch3_d0" name="in_channels_ch3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="in_channels_ch3_q0" name="in_channels_ch3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_channels_ch3_we0" name="in_channels_ch3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_channels_ch3_address1" name="in_channels_ch3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="in_channels_ch3_ce1" name="in_channels_ch3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_channels_ch3_d1" name="in_channels_ch3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="in_channels_ch3_q1" name="in_channels_ch3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="in_channels_ch3_we1" name="in_channels_ch3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_width" name="in_width" usage="data" direction="in"/>
                <hwRef type="port" interface="in_height" name="in_height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="*" srcSize="58982432">
            <hwRefs>
                <hwRef type="port" interface="out_channels_ch1_address0" name="out_channels_ch1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_channels_ch1_ce0" name="out_channels_ch1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch1_d0" name="out_channels_ch1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_channels_ch1_q0" name="out_channels_ch1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="out_channels_ch1_we0" name="out_channels_ch1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch1_address1" name="out_channels_ch1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="out_channels_ch1_ce1" name="out_channels_ch1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch1_d1" name="out_channels_ch1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="out_channels_ch1_q1" name="out_channels_ch1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="out_channels_ch1_we1" name="out_channels_ch1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch2_address0" name="out_channels_ch2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_channels_ch2_ce0" name="out_channels_ch2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch2_d0" name="out_channels_ch2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_channels_ch2_q0" name="out_channels_ch2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="out_channels_ch2_we0" name="out_channels_ch2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch2_address1" name="out_channels_ch2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="out_channels_ch2_ce1" name="out_channels_ch2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch2_d1" name="out_channels_ch2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="out_channels_ch2_q1" name="out_channels_ch2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="out_channels_ch2_we1" name="out_channels_ch2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch3_address0" name="out_channels_ch3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_channels_ch3_ce0" name="out_channels_ch3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch3_d0" name="out_channels_ch3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_channels_ch3_q0" name="out_channels_ch3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="out_channels_ch3_we0" name="out_channels_ch3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch3_address1" name="out_channels_ch3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="out_channels_ch3_ce1" name="out_channels_ch3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch3_d1" name="out_channels_ch3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="out_channels_ch3_q1" name="out_channels_ch3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="out_channels_ch3_we1" name="out_channels_ch3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="out_width" name="out_width" usage="data" direction="out"/>
                <hwRef type="port" interface="out_width_ap_vld" name="out_width_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_height" name="out_height" usage="data" direction="out"/>
                <hwRef type="port" interface="out_height_ap_vld" name="out_height_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_scale" index="2" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="Y_scale" name="Y_scale" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="U_scale" index="3" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="U_scale" name="U_scale" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="V_scale" index="4" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="V_scale" name="V_scale" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="in_channels_ch1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="in_channels_ch1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="in_channels_ch1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="in_channels_ch2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="in_channels_ch2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="in_channels_ch3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="in_channels_ch3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_width" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_width">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_width</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_height" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_height">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_height</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="out_channels_ch1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="out_channels_ch1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="out_channels_ch2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="out_channels_ch2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="out_channels_ch3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="out_channels_ch3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_width" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_width">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_width</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_height" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_height">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_height</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_scale" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="Y_scale">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_scale</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="Y_scale"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="U_scale" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="U_scale">DATA</portMap>
            </portMaps>
            <ports>
                <port>U_scale</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="U_scale"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="V_scale" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="V_scale">DATA</portMap>
            </portMaps>
            <ports>
                <port>V_scale</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="V_scale"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="in_channels_ch1_address0">22</column>
                    <column name="in_channels_ch1_address1">22</column>
                    <column name="in_channels_ch1_d0">8</column>
                    <column name="in_channels_ch1_d1">8</column>
                    <column name="in_channels_ch1_q0">8</column>
                    <column name="in_channels_ch1_q1">8</column>
                    <column name="in_channels_ch2_address0">22</column>
                    <column name="in_channels_ch2_address1">22</column>
                    <column name="in_channels_ch2_d0">8</column>
                    <column name="in_channels_ch2_d1">8</column>
                    <column name="in_channels_ch2_q0">8</column>
                    <column name="in_channels_ch2_q1">8</column>
                    <column name="in_channels_ch3_address0">22</column>
                    <column name="in_channels_ch3_address1">22</column>
                    <column name="in_channels_ch3_d0">8</column>
                    <column name="in_channels_ch3_d1">8</column>
                    <column name="in_channels_ch3_q0">8</column>
                    <column name="in_channels_ch3_q1">8</column>
                    <column name="out_channels_ch1_address0">22</column>
                    <column name="out_channels_ch1_address1">22</column>
                    <column name="out_channels_ch1_d0">8</column>
                    <column name="out_channels_ch1_d1">8</column>
                    <column name="out_channels_ch1_q0">8</column>
                    <column name="out_channels_ch1_q1">8</column>
                    <column name="out_channels_ch2_address0">22</column>
                    <column name="out_channels_ch2_address1">22</column>
                    <column name="out_channels_ch2_d0">8</column>
                    <column name="out_channels_ch2_d1">8</column>
                    <column name="out_channels_ch2_q0">8</column>
                    <column name="out_channels_ch2_q1">8</column>
                    <column name="out_channels_ch3_address0">22</column>
                    <column name="out_channels_ch3_address1">22</column>
                    <column name="out_channels_ch3_d0">8</column>
                    <column name="out_channels_ch3_d1">8</column>
                    <column name="out_channels_ch3_q0">8</column>
                    <column name="out_channels_ch3_q1">8</column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="U_scale">ap_none, 8</column>
                    <column name="V_scale">ap_none, 8</column>
                    <column name="Y_scale">ap_none, 8</column>
                    <column name="in_height">ap_none, 16</column>
                    <column name="in_width">ap_none, 16</column>
                    <column name="out_height">ap_none, 16</column>
                    <column name="out_width">ap_none, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in">in, pointer</column>
                    <column name="out">out, pointer</column>
                    <column name="Y_scale">in, unsigned char</column>
                    <column name="U_scale">in, unsigned char</column>
                    <column name="V_scale">in, unsigned char</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Usage</keys>
                    <column name="in">in_channels_ch1_address0, port, offset</column>
                    <column name="in">in_channels_ch1_ce0, port, </column>
                    <column name="in">in_channels_ch1_d0, port, </column>
                    <column name="in">in_channels_ch1_q0, port, </column>
                    <column name="in">in_channels_ch1_we0, port, </column>
                    <column name="in">in_channels_ch1_address1, port, offset</column>
                    <column name="in">in_channels_ch1_ce1, port, </column>
                    <column name="in">in_channels_ch1_d1, port, </column>
                    <column name="in">in_channels_ch1_q1, port, </column>
                    <column name="in">in_channels_ch1_we1, port, </column>
                    <column name="in">in_channels_ch2_address0, port, offset</column>
                    <column name="in">in_channels_ch2_ce0, port, </column>
                    <column name="in">in_channels_ch2_d0, port, </column>
                    <column name="in">in_channels_ch2_q0, port, </column>
                    <column name="in">in_channels_ch2_we0, port, </column>
                    <column name="in">in_channels_ch2_address1, port, offset</column>
                    <column name="in">in_channels_ch2_ce1, port, </column>
                    <column name="in">in_channels_ch2_d1, port, </column>
                    <column name="in">in_channels_ch2_q1, port, </column>
                    <column name="in">in_channels_ch2_we1, port, </column>
                    <column name="in">in_channels_ch3_address0, port, offset</column>
                    <column name="in">in_channels_ch3_ce0, port, </column>
                    <column name="in">in_channels_ch3_d0, port, </column>
                    <column name="in">in_channels_ch3_q0, port, </column>
                    <column name="in">in_channels_ch3_we0, port, </column>
                    <column name="in">in_channels_ch3_address1, port, offset</column>
                    <column name="in">in_channels_ch3_ce1, port, </column>
                    <column name="in">in_channels_ch3_d1, port, </column>
                    <column name="in">in_channels_ch3_q1, port, </column>
                    <column name="in">in_channels_ch3_we1, port, </column>
                    <column name="in">in_width, port, </column>
                    <column name="in">in_height, port, </column>
                    <column name="out">out_channels_ch1_address0, port, offset</column>
                    <column name="out">out_channels_ch1_ce0, port, </column>
                    <column name="out">out_channels_ch1_d0, port, </column>
                    <column name="out">out_channels_ch1_q0, port, </column>
                    <column name="out">out_channels_ch1_we0, port, </column>
                    <column name="out">out_channels_ch1_address1, port, offset</column>
                    <column name="out">out_channels_ch1_ce1, port, </column>
                    <column name="out">out_channels_ch1_d1, port, </column>
                    <column name="out">out_channels_ch1_q1, port, </column>
                    <column name="out">out_channels_ch1_we1, port, </column>
                    <column name="out">out_channels_ch2_address0, port, offset</column>
                    <column name="out">out_channels_ch2_ce0, port, </column>
                    <column name="out">out_channels_ch2_d0, port, </column>
                    <column name="out">out_channels_ch2_q0, port, </column>
                    <column name="out">out_channels_ch2_we0, port, </column>
                    <column name="out">out_channels_ch2_address1, port, offset</column>
                    <column name="out">out_channels_ch2_ce1, port, </column>
                    <column name="out">out_channels_ch2_d1, port, </column>
                    <column name="out">out_channels_ch2_q1, port, </column>
                    <column name="out">out_channels_ch2_we1, port, </column>
                    <column name="out">out_channels_ch3_address0, port, offset</column>
                    <column name="out">out_channels_ch3_ce0, port, </column>
                    <column name="out">out_channels_ch3_d0, port, </column>
                    <column name="out">out_channels_ch3_q0, port, </column>
                    <column name="out">out_channels_ch3_we0, port, </column>
                    <column name="out">out_channels_ch3_address1, port, offset</column>
                    <column name="out">out_channels_ch3_ce1, port, </column>
                    <column name="out">out_channels_ch3_d1, port, </column>
                    <column name="out">out_channels_ch3_q1, port, </column>
                    <column name="out">out_channels_ch3_we1, port, </column>
                    <column name="out">out_width, port, </column>
                    <column name="out">out_width_ap_vld, port, </column>
                    <column name="out">out_height, port, </column>
                    <column name="out">out_height_ap_vld, port, </column>
                    <column name="Y_scale">Y_scale, port, </column>
                    <column name="U_scale">U_scale, port, </column>
                    <column name="V_scale">V_scale, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

