# Reading pref.tcl
# //  Questa Altera Starter FPGA Edition-64
# //  Version 2025.2 win64 May 31 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do pwm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Altera Starter FPGA Edition-64 vmap 2025.2 Lib Mapping Utility 2025.05 May 31 2025
# vmap work rtl_work 
# ** Note: (vmap-220) 'c:/altera_lite/25.1std/questa_fse/win64/../modelsim.ini' is used as the ini file.
# Copying c:/altera_lite/25.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog  -work work +incdir+C:/Users/pelay/Downloads/TC2002B/PWM {C:/Users/pelay/Downloads/TC2002B/PWM/clk_div.v}
# Questa Altera Starter FPGA Edition-64 vlog 2025.2 Compiler 2025.05 May 31 2025
# Start time: 08:49:08 on Feb 26,2026
# vlog -reportprogress 300 -work work "+incdir+C:/Users/pelay/Downloads/TC2002B/PWM" C:/Users/pelay/Downloads/TC2002B/PWM/clk_div.v 
# ** Note: (vlog-220) 'modelsim.ini' is used as the ini file.
# -- Compiling module clk_div
# 
# Top level modules:
# 	clk_div
# End time: 08:49:08 on Feb 26,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog  -work work +incdir+C:/Users/pelay/Downloads/TC2002B/PWM {C:/Users/pelay/Downloads/TC2002B/PWM/contador.v}
# Questa Altera Starter FPGA Edition-64 vlog 2025.2 Compiler 2025.05 May 31 2025
# Start time: 08:49:08 on Feb 26,2026
# vlog -reportprogress 300 -work work "+incdir+C:/Users/pelay/Downloads/TC2002B/PWM" C:/Users/pelay/Downloads/TC2002B/PWM/contador.v 
# ** Note: (vlog-220) 'modelsim.ini' is used as the ini file.
# -- Compiling module contador
# 
# Top level modules:
# 	contador
# End time: 08:49:08 on Feb 26,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog  -work work +incdir+C:/Users/pelay/Downloads/TC2002B/PWM {C:/Users/pelay/Downloads/TC2002B/PWM/contador_w.v}
# Questa Altera Starter FPGA Edition-64 vlog 2025.2 Compiler 2025.05 May 31 2025
# Start time: 08:49:09 on Feb 26,2026
# vlog -reportprogress 300 -work work "+incdir+C:/Users/pelay/Downloads/TC2002B/PWM" C:/Users/pelay/Downloads/TC2002B/PWM/contador_w.v 
# ** Note: (vlog-220) 'modelsim.ini' is used as the ini file.
# -- Compiling module contador_w
# 
# Top level modules:
# 	contador_w
# End time: 08:49:09 on Feb 26,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
