SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,fpga_top_design_0.flag_out[0:2],OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock,TBEC_RSC_decoder|quad117_inferred_clock,fpga_top_design_0.modulo.decodificador1.flag[0:2],Different Clock Domains,NO,0,NO,Enable signal for synchonizer registers does not have a safe crossing.
2,fpga_top_design_0.modulo.data_out_right_down[0:15],ecc_design|un1_sel_2_inferred_clock,ecc_design|data_out_right_up9_inferred_clock,NA,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
3,fpga_top_design_0.modulo.data_out_right_up[0:15],ecc_design|data_out_right_up9_inferred_clock,ecc_design|un1_sel_2_inferred_clock,NA,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
4,fpga_top_design_0.modulo.decodificador1.flag[0:2],TBEC_RSC_decoder|quad117_inferred_clock,ecc_design|un1_sel_2_inferred_clock,NA,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
5,fpga_top_design_0.modulo.decodificador1.flag[0:2],TBEC_RSC_decoder|quad117_inferred_clock,ecc_design|data_out_right_up9_inferred_clock,NA,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.