<profile>

<section name = "Vivado HLS Report for 'Threshold'" level="0">
<item name = "Date">Fri May  1 18:18:42 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">HLS_CircleFilter_Minized</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z007s-clg225-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.268 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 309121, 10.000 ns, 3.091 ms, 1, 309121, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">0, 309120, 3 ~ 644, -, -, 0 ~ 480, no</column>
<column name=" + loop_width">0, 641, 3, 1, 1, 0 ~ 640, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 139, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 135, -</column>
<column name="Register">-, -, 172, -, -</column>
<specialColumn name="Available">100, 66, 28800, 14400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_212_p2">+, 0, 0, 39, 32, 1</column>
<column name="j_V_fu_223_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1489_fu_207_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln1490_fu_218_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln1497_fu_229_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="dst_data_stream_V_din">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="dst_cols_V_blk_n">9, 2, 1, 2</column>
<column name="dst_cols_V_out_blk_n">9, 2, 1, 2</column>
<column name="dst_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="dst_rows_V_blk_n">9, 2, 1, 2</column>
<column name="dst_rows_V_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="src_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_1_reg_188">9, 2, 32, 64</column>
<column name="t_V_reg_177">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="cols_V_reg_248">32, 0, 32, 0</column>
<column name="i_V_reg_257">32, 0, 32, 0</column>
<column name="icmp_ln1490_reg_262">1, 0, 1, 0</column>
<column name="icmp_ln1490_reg_262_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln1497_reg_271">1, 0, 1, 0</column>
<column name="rows_V_reg_243">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="t_V_1_reg_188">32, 0, 32, 0</column>
<column name="t_V_reg_177">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Threshold, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Threshold, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Threshold, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Threshold, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Threshold, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Threshold, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Threshold, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Threshold, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Threshold, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Threshold, return value</column>
<column name="src_data_stream_V_dout">in, 8, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_empty_n">in, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_read">out, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="dst_rows_V_dout">in, 10, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_rows_V_empty_n">in, 1, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_rows_V_read">out, 1, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_cols_V_dout">in, 11, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_cols_V_empty_n">in, 1, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_cols_V_read">out, 1, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_data_stream_V_din">out, 8, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_full_n">in, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_write">out, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_rows_V_out_din">out, 10, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_rows_V_out_full_n">in, 1, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_rows_V_out_write">out, 1, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_cols_V_out_din">out, 11, ap_fifo, dst_cols_V_out, pointer</column>
<column name="dst_cols_V_out_full_n">in, 1, ap_fifo, dst_cols_V_out, pointer</column>
<column name="dst_cols_V_out_write">out, 1, ap_fifo, dst_cols_V_out, pointer</column>
</table>
</item>
</section>
</profile>
