
fans.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006bf0  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00086bf0  00086bf0  0000ebf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b4  20070000  00086bf8  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00008474  200709b8  000875b0  000109b4  2**3
                  ALLOC
  4 .stack        00002004  20078e2c  0008fa24  000109b4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109b4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109dd  2**0
                  CONTENTS, READONLY
  7 .debug_info   000164c8  00000000  00000000  00010a38  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003b9d  00000000  00000000  00026f00  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00008ca2  00000000  00000000  0002aa9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000010b0  00000000  00000000  0003373f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000f88  00000000  00000000  000347ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001bb88  00000000  00000000  00035777  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00017a0a  00000000  00000000  000512ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00068a6c  00000000  00000000  00068d09  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003020  00000000  00000000  000d1778  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007ae30 	.word	0x2007ae30
   80004:	00082e25 	.word	0x00082e25
   80008:	00082e21 	.word	0x00082e21
   8000c:	00082e21 	.word	0x00082e21
   80010:	00082e21 	.word	0x00082e21
   80014:	00082e21 	.word	0x00082e21
   80018:	00082e21 	.word	0x00082e21
	...
   8002c:	000807b1 	.word	0x000807b1
   80030:	00082e21 	.word	0x00082e21
   80034:	00000000 	.word	0x00000000
   80038:	0008082d 	.word	0x0008082d
   8003c:	00080869 	.word	0x00080869
   80040:	00082e21 	.word	0x00082e21
   80044:	00082e21 	.word	0x00082e21
   80048:	00082e21 	.word	0x00082e21
   8004c:	00082e21 	.word	0x00082e21
   80050:	00082e21 	.word	0x00082e21
   80054:	00082e21 	.word	0x00082e21
   80058:	00082e21 	.word	0x00082e21
   8005c:	00082e21 	.word	0x00082e21
   80060:	00082e21 	.word	0x00082e21
   80064:	00082e21 	.word	0x00082e21
   80068:	00000000 	.word	0x00000000
   8006c:	00082c91 	.word	0x00082c91
   80070:	00082ca5 	.word	0x00082ca5
   80074:	00082cb9 	.word	0x00082cb9
   80078:	00082ccd 	.word	0x00082ccd
	...
   80084:	00082e21 	.word	0x00082e21
   80088:	00082e21 	.word	0x00082e21
   8008c:	00082e21 	.word	0x00082e21
   80090:	00082e21 	.word	0x00082e21
   80094:	00082e21 	.word	0x00082e21
   80098:	00082e21 	.word	0x00082e21
   8009c:	00082e21 	.word	0x00082e21
   800a0:	00082e21 	.word	0x00082e21
   800a4:	00000000 	.word	0x00000000
   800a8:	00082e21 	.word	0x00082e21
   800ac:	00082e21 	.word	0x00082e21
   800b0:	00082e21 	.word	0x00082e21
   800b4:	00082e21 	.word	0x00082e21
   800b8:	00082e21 	.word	0x00082e21
   800bc:	00082e21 	.word	0x00082e21
   800c0:	00082e21 	.word	0x00082e21
   800c4:	00082e21 	.word	0x00082e21
   800c8:	00082e21 	.word	0x00082e21
   800cc:	00082e21 	.word	0x00082e21
   800d0:	00082e21 	.word	0x00082e21
   800d4:	00082e21 	.word	0x00082e21
   800d8:	00082e21 	.word	0x00082e21
   800dc:	00082e21 	.word	0x00082e21
   800e0:	00082e21 	.word	0x00082e21
   800e4:	00082e21 	.word	0x00082e21
   800e8:	00082e21 	.word	0x00082e21
   800ec:	00082e21 	.word	0x00082e21
   800f0:	00082e21 	.word	0x00082e21

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709b8 	.word	0x200709b8
   80110:	00000000 	.word	0x00000000
   80114:	00086bf8 	.word	0x00086bf8

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00086bf8 	.word	0x00086bf8
   8013c:	200709bc 	.word	0x200709bc
   80140:	00086bf8 	.word	0x00086bf8
   80144:	00000000 	.word	0x00000000

00080148 <ADCConfigure>:
uint32_t topleft;


/* Initiate AD-converter on Arduino Due Analog pins */
void ADCConfigure(void)
{
   80148:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
   8014a:	2025      	movs	r0, #37	; 0x25
   8014c:	4b13      	ldr	r3, [pc, #76]	; (8019c <ADCConfigure+0x54>)
   8014e:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), 1000000, 8);
   80150:	4c13      	ldr	r4, [pc, #76]	; (801a0 <ADCConfigure+0x58>)
   80152:	4620      	mov	r0, r4
   80154:	4913      	ldr	r1, [pc, #76]	; (801a4 <ADCConfigure+0x5c>)
   80156:	4a14      	ldr	r2, [pc, #80]	; (801a8 <ADCConfigure+0x60>)
   80158:	2308      	movs	r3, #8
   8015a:	4d14      	ldr	r5, [pc, #80]	; (801ac <ADCConfigure+0x64>)
   8015c:	47a8      	blx	r5
	adc_configure_timing(ADC, 0, ADC_SETTLING_TIME_3, 1);
   8015e:	4620      	mov	r0, r4
   80160:	2100      	movs	r1, #0
   80162:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   80166:	2301      	movs	r3, #1
   80168:	4d11      	ldr	r5, [pc, #68]	; (801b0 <ADCConfigure+0x68>)
   8016a:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_10);
   8016c:	4620      	mov	r0, r4
   8016e:	2110      	movs	r1, #16
   80170:	4b10      	ldr	r3, [pc, #64]	; (801b4 <ADCConfigure+0x6c>)
   80172:	4798      	blx	r3
	
	adc_enable_channel(ADC, TOPLEFT_CHANNEL); /* Initiate AD-converter on Arduino Due Analog pin  A0 */
   80174:	4620      	mov	r0, r4
   80176:	2107      	movs	r1, #7
   80178:	4d0f      	ldr	r5, [pc, #60]	; (801b8 <ADCConfigure+0x70>)
   8017a:	47a8      	blx	r5
	adc_enable_channel(ADC, TOPRIGHT_CHANNEL); /* Initiate AD-converter on Arduino Due Analog pin  A1 */
   8017c:	4620      	mov	r0, r4
   8017e:	2106      	movs	r1, #6
   80180:	47a8      	blx	r5
	adc_enable_channel(ADC, LOWLEFT_CHANNEL); /* Initiate AD-converter on Arduino Due Analog pin  A2 */
   80182:	4620      	mov	r0, r4
   80184:	2105      	movs	r1, #5
   80186:	47a8      	blx	r5
	adc_enable_channel(ADC, LOWRIGHT_CHANNEL); /* Initiate AD-converter on Arduino Due Analog pin  A3 */
   80188:	4620      	mov	r0, r4
   8018a:	2104      	movs	r1, #4
   8018c:	47a8      	blx	r5
	
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
   8018e:	4620      	mov	r0, r4
   80190:	2100      	movs	r1, #0
   80192:	460a      	mov	r2, r1
   80194:	4b09      	ldr	r3, [pc, #36]	; (801bc <ADCConfigure+0x74>)
   80196:	4798      	blx	r3
   80198:	bd38      	pop	{r3, r4, r5, pc}
   8019a:	bf00      	nop
   8019c:	00082dc9 	.word	0x00082dc9
   801a0:	400c0000 	.word	0x400c0000
   801a4:	0a037a00 	.word	0x0a037a00
   801a8:	000f4240 	.word	0x000f4240
   801ac:	000803d5 	.word	0x000803d5
   801b0:	00080429 	.word	0x00080429
   801b4:	00080409 	.word	0x00080409
   801b8:	00080451 	.word	0x00080451
   801bc:	00080419 	.word	0x00080419

000801c0 <ReadTopLeft>:
}


/* Reads and returns the incoming value from Arduino Due analog pin A0 */
uint32_t ReadTopLeft(void)
{
   801c0:	b510      	push	{r4, lr}
	adc_start(ADC);
   801c2:	4c0f      	ldr	r4, [pc, #60]	; (80200 <ReadTopLeft+0x40>)
   801c4:	4620      	mov	r0, r4
   801c6:	4b0f      	ldr	r3, [pc, #60]	; (80204 <ReadTopLeft+0x44>)
   801c8:	4798      	blx	r3
	
	/* Read ADC value from channel 7 */
	if(adc_get_channel_status(ADC, TOPLEFT_CHANNEL))
   801ca:	4620      	mov	r0, r4
   801cc:	2107      	movs	r1, #7
   801ce:	4b0e      	ldr	r3, [pc, #56]	; (80208 <ReadTopLeft+0x48>)
   801d0:	4798      	blx	r3
   801d2:	4603      	mov	r3, r0
   801d4:	b168      	cbz	r0, 801f2 <ReadTopLeft+0x32>
	{
		return adc_get_channel_value(ADC, TOPLEFT_CHANNEL)* 1.3;
   801d6:	4620      	mov	r0, r4
   801d8:	2107      	movs	r1, #7
   801da:	4b0c      	ldr	r3, [pc, #48]	; (8020c <ReadTopLeft+0x4c>)
   801dc:	4798      	blx	r3
   801de:	4b0c      	ldr	r3, [pc, #48]	; (80210 <ReadTopLeft+0x50>)
   801e0:	4798      	blx	r3
   801e2:	a305      	add	r3, pc, #20	; (adr r3, 801f8 <ReadTopLeft+0x38>)
   801e4:	e9d3 2300 	ldrd	r2, r3, [r3]
   801e8:	4c0a      	ldr	r4, [pc, #40]	; (80214 <ReadTopLeft+0x54>)
   801ea:	47a0      	blx	r4
   801ec:	4b0a      	ldr	r3, [pc, #40]	; (80218 <ReadTopLeft+0x58>)
   801ee:	4798      	blx	r3
   801f0:	4603      	mov	r3, r0
		} else {
		return 0;
	}
}
   801f2:	4618      	mov	r0, r3
   801f4:	bd10      	pop	{r4, pc}
   801f6:	bf00      	nop
   801f8:	cccccccd 	.word	0xcccccccd
   801fc:	3ff4cccc 	.word	0x3ff4cccc
   80200:	400c0000 	.word	0x400c0000
   80204:	00080449 	.word	0x00080449
   80208:	0008045d 	.word	0x0008045d
   8020c:	00080469 	.word	0x00080469
   80210:	00083305 	.word	0x00083305
   80214:	000833f1 	.word	0x000833f1
   80218:	00083865 	.word	0x00083865
   8021c:	f3af 8000 	nop.w

00080220 <ReadTopRight>:


/* Reads and returns the incoming value from Arduino Due analog pin A1 */
uint32_t ReadTopRight(void)
{
   80220:	b510      	push	{r4, lr}
	adc_start(ADC);
   80222:	4c0f      	ldr	r4, [pc, #60]	; (80260 <ReadTopRight+0x40>)
   80224:	4620      	mov	r0, r4
   80226:	4b0f      	ldr	r3, [pc, #60]	; (80264 <ReadTopRight+0x44>)
   80228:	4798      	blx	r3
	
	/* Read ADC value from channel 6 */
	if(adc_get_channel_status(ADC, TOPRIGHT_CHANNEL))
   8022a:	4620      	mov	r0, r4
   8022c:	2106      	movs	r1, #6
   8022e:	4b0e      	ldr	r3, [pc, #56]	; (80268 <ReadTopRight+0x48>)
   80230:	4798      	blx	r3
   80232:	4603      	mov	r3, r0
   80234:	b168      	cbz	r0, 80252 <ReadTopRight+0x32>
	{
		return adc_get_channel_value(ADC, TOPRIGHT_CHANNEL) * 1.3;
   80236:	4620      	mov	r0, r4
   80238:	2106      	movs	r1, #6
   8023a:	4b0c      	ldr	r3, [pc, #48]	; (8026c <ReadTopRight+0x4c>)
   8023c:	4798      	blx	r3
   8023e:	4b0c      	ldr	r3, [pc, #48]	; (80270 <ReadTopRight+0x50>)
   80240:	4798      	blx	r3
   80242:	a305      	add	r3, pc, #20	; (adr r3, 80258 <ReadTopRight+0x38>)
   80244:	e9d3 2300 	ldrd	r2, r3, [r3]
   80248:	4c0a      	ldr	r4, [pc, #40]	; (80274 <ReadTopRight+0x54>)
   8024a:	47a0      	blx	r4
   8024c:	4b0a      	ldr	r3, [pc, #40]	; (80278 <ReadTopRight+0x58>)
   8024e:	4798      	blx	r3
   80250:	4603      	mov	r3, r0
		} else {
		return 0;
	}
}
   80252:	4618      	mov	r0, r3
   80254:	bd10      	pop	{r4, pc}
   80256:	bf00      	nop
   80258:	cccccccd 	.word	0xcccccccd
   8025c:	3ff4cccc 	.word	0x3ff4cccc
   80260:	400c0000 	.word	0x400c0000
   80264:	00080449 	.word	0x00080449
   80268:	0008045d 	.word	0x0008045d
   8026c:	00080469 	.word	0x00080469
   80270:	00083305 	.word	0x00083305
   80274:	000833f1 	.word	0x000833f1
   80278:	00083865 	.word	0x00083865
   8027c:	f3af 8000 	nop.w

00080280 <ReadLowerLeft>:


/* Reads and returns the incoming value from Arduino Due analog pin A2 */
uint32_t ReadLowerLeft(void)
{
   80280:	b510      	push	{r4, lr}
	adc_start(ADC);
   80282:	4c0f      	ldr	r4, [pc, #60]	; (802c0 <ReadLowerLeft+0x40>)
   80284:	4620      	mov	r0, r4
   80286:	4b0f      	ldr	r3, [pc, #60]	; (802c4 <ReadLowerLeft+0x44>)
   80288:	4798      	blx	r3
	
	/* Read ADC value from channel 5 */
	if(adc_get_channel_status(ADC, LOWLEFT_CHANNEL))
   8028a:	4620      	mov	r0, r4
   8028c:	2105      	movs	r1, #5
   8028e:	4b0e      	ldr	r3, [pc, #56]	; (802c8 <ReadLowerLeft+0x48>)
   80290:	4798      	blx	r3
   80292:	4603      	mov	r3, r0
   80294:	b168      	cbz	r0, 802b2 <ReadLowerLeft+0x32>
	{
		return adc_get_channel_value(ADC, LOWLEFT_CHANNEL)* 1.3;
   80296:	4620      	mov	r0, r4
   80298:	2105      	movs	r1, #5
   8029a:	4b0c      	ldr	r3, [pc, #48]	; (802cc <ReadLowerLeft+0x4c>)
   8029c:	4798      	blx	r3
   8029e:	4b0c      	ldr	r3, [pc, #48]	; (802d0 <ReadLowerLeft+0x50>)
   802a0:	4798      	blx	r3
   802a2:	a305      	add	r3, pc, #20	; (adr r3, 802b8 <ReadLowerLeft+0x38>)
   802a4:	e9d3 2300 	ldrd	r2, r3, [r3]
   802a8:	4c0a      	ldr	r4, [pc, #40]	; (802d4 <ReadLowerLeft+0x54>)
   802aa:	47a0      	blx	r4
   802ac:	4b0a      	ldr	r3, [pc, #40]	; (802d8 <ReadLowerLeft+0x58>)
   802ae:	4798      	blx	r3
   802b0:	4603      	mov	r3, r0
		} else {
		return 0;
	}
}
   802b2:	4618      	mov	r0, r3
   802b4:	bd10      	pop	{r4, pc}
   802b6:	bf00      	nop
   802b8:	cccccccd 	.word	0xcccccccd
   802bc:	3ff4cccc 	.word	0x3ff4cccc
   802c0:	400c0000 	.word	0x400c0000
   802c4:	00080449 	.word	0x00080449
   802c8:	0008045d 	.word	0x0008045d
   802cc:	00080469 	.word	0x00080469
   802d0:	00083305 	.word	0x00083305
   802d4:	000833f1 	.word	0x000833f1
   802d8:	00083865 	.word	0x00083865
   802dc:	f3af 8000 	nop.w

000802e0 <ReadLowerRight>:


/* Reads and returns the incoming value from Arduino Due analog pin A3 */
uint32_t ReadLowerRight(void)
{
   802e0:	b510      	push	{r4, lr}
	adc_start(ADC);
   802e2:	4c0f      	ldr	r4, [pc, #60]	; (80320 <ReadLowerRight+0x40>)
   802e4:	4620      	mov	r0, r4
   802e6:	4b0f      	ldr	r3, [pc, #60]	; (80324 <ReadLowerRight+0x44>)
   802e8:	4798      	blx	r3
	
	/* Read ADC value from channel 4 */
	if(adc_get_channel_status(ADC, LOWRIGHT_CHANNEL))
   802ea:	4620      	mov	r0, r4
   802ec:	2104      	movs	r1, #4
   802ee:	4b0e      	ldr	r3, [pc, #56]	; (80328 <ReadLowerRight+0x48>)
   802f0:	4798      	blx	r3
   802f2:	4603      	mov	r3, r0
   802f4:	b168      	cbz	r0, 80312 <ReadLowerRight+0x32>
	{
		return adc_get_channel_value(ADC, LOWRIGHT_CHANNEL)* 1.3;
   802f6:	4620      	mov	r0, r4
   802f8:	2104      	movs	r1, #4
   802fa:	4b0c      	ldr	r3, [pc, #48]	; (8032c <ReadLowerRight+0x4c>)
   802fc:	4798      	blx	r3
   802fe:	4b0c      	ldr	r3, [pc, #48]	; (80330 <ReadLowerRight+0x50>)
   80300:	4798      	blx	r3
   80302:	a305      	add	r3, pc, #20	; (adr r3, 80318 <ReadLowerRight+0x38>)
   80304:	e9d3 2300 	ldrd	r2, r3, [r3]
   80308:	4c0a      	ldr	r4, [pc, #40]	; (80334 <ReadLowerRight+0x54>)
   8030a:	47a0      	blx	r4
   8030c:	4b0a      	ldr	r3, [pc, #40]	; (80338 <ReadLowerRight+0x58>)
   8030e:	4798      	blx	r3
   80310:	4603      	mov	r3, r0
		} else {
		return 0;
	}
}
   80312:	4618      	mov	r0, r3
   80314:	bd10      	pop	{r4, pc}
   80316:	bf00      	nop
   80318:	cccccccd 	.word	0xcccccccd
   8031c:	3ff4cccc 	.word	0x3ff4cccc
   80320:	400c0000 	.word	0x400c0000
   80324:	00080449 	.word	0x00080449
   80328:	0008045d 	.word	0x0008045d
   8032c:	00080469 	.word	0x00080469
   80330:	00083305 	.word	0x00083305
   80334:	000833f1 	.word	0x000833f1
   80338:	00083865 	.word	0x00083865
   8033c:	f3af 8000 	nop.w

00080340 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80344:	460c      	mov	r4, r1
   80346:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80348:	b960      	cbnz	r0, 80364 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   8034a:	2a00      	cmp	r2, #0
   8034c:	dd0e      	ble.n	8036c <_read+0x2c>
   8034e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80350:	4e09      	ldr	r6, [pc, #36]	; (80378 <_read+0x38>)
   80352:	4d0a      	ldr	r5, [pc, #40]	; (8037c <_read+0x3c>)
   80354:	6830      	ldr	r0, [r6, #0]
   80356:	4621      	mov	r1, r4
   80358:	682b      	ldr	r3, [r5, #0]
   8035a:	4798      	blx	r3
		ptr++;
   8035c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8035e:	42bc      	cmp	r4, r7
   80360:	d1f8      	bne.n	80354 <_read+0x14>
   80362:	e006      	b.n	80372 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80364:	f04f 30ff 	mov.w	r0, #4294967295
   80368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   8036c:	2000      	movs	r0, #0
   8036e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   80372:	4640      	mov	r0, r8
	}
	return nChars;
}
   80374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80378:	20078e14 	.word	0x20078e14
   8037c:	20078e0c 	.word	0x20078e0c

00080380 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   80380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80384:	460e      	mov	r6, r1
   80386:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80388:	3801      	subs	r0, #1
   8038a:	2802      	cmp	r0, #2
   8038c:	d80f      	bhi.n	803ae <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   8038e:	b192      	cbz	r2, 803b6 <_write+0x36>
   80390:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80392:	f8df 803c 	ldr.w	r8, [pc, #60]	; 803d0 <_write+0x50>
   80396:	4f0d      	ldr	r7, [pc, #52]	; (803cc <_write+0x4c>)
   80398:	f8d8 0000 	ldr.w	r0, [r8]
   8039c:	5d31      	ldrb	r1, [r6, r4]
   8039e:	683b      	ldr	r3, [r7, #0]
   803a0:	4798      	blx	r3
   803a2:	2800      	cmp	r0, #0
   803a4:	db0a      	blt.n	803bc <_write+0x3c>
			return -1;
		}
		++nChars;
   803a6:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   803a8:	42a5      	cmp	r5, r4
   803aa:	d1f5      	bne.n	80398 <_write+0x18>
   803ac:	e00a      	b.n	803c4 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   803ae:	f04f 30ff 	mov.w	r0, #4294967295
   803b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   803b6:	2000      	movs	r0, #0
   803b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   803bc:	f04f 30ff 	mov.w	r0, #4294967295
   803c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   803c4:	4620      	mov	r0, r4
	}
	return nChars;
}
   803c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   803ca:	bf00      	nop
   803cc:	20078e10 	.word	0x20078e10
   803d0:	20078e14 	.word	0x20078e14

000803d4 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   803d4:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   803d6:	2401      	movs	r4, #1
   803d8:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   803da:	2400      	movs	r4, #0
   803dc:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   803de:	f240 2502 	movw	r5, #514	; 0x202
   803e2:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   803e6:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   803ea:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   803ee:	6845      	ldr	r5, [r0, #4]
   803f0:	432b      	orrs	r3, r5
	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   803f2:	0052      	lsls	r2, r2, #1
   803f4:	fbb1 f1f2 	udiv	r1, r1, r2
   803f8:	1e4d      	subs	r5, r1, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   803fa:	022d      	lsls	r5, r5, #8
   803fc:	b2ad      	uxth	r5, r5
   803fe:	432b      	orrs	r3, r5
   80400:	6043      	str	r3, [r0, #4]
	return 0;
}
   80402:	4620      	mov	r0, r4
   80404:	bc30      	pop	{r4, r5}
   80406:	4770      	bx	lr

00080408 <adc_set_resolution>:
		p_adc->ADC_MR &= ~ADC_MR_LOWRES;
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   80408:	6843      	ldr	r3, [r0, #4]
   8040a:	f023 0310 	bic.w	r3, r3, #16
   8040e:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   80410:	6843      	ldr	r3, [r0, #4]
   80412:	4319      	orrs	r1, r3
   80414:	6041      	str	r1, [r0, #4]
   80416:	4770      	bx	lr

00080418 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   80418:	6843      	ldr	r3, [r0, #4]
   8041a:	4319      	orrs	r1, r3
   8041c:	01d2      	lsls	r2, r2, #7
   8041e:	b2d3      	uxtb	r3, r2
   80420:	4319      	orrs	r1, r3
   80422:	6041      	str	r1, [r0, #4]
   80424:	4770      	bx	lr
   80426:	bf00      	nop

00080428 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   80428:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   8042a:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   8042c:	4322      	orrs	r2, r4
   8042e:	0609      	lsls	r1, r1, #24
   80430:	f001 6470 	and.w	r4, r1, #251658240	; 0xf000000
   80434:	4322      	orrs	r2, r4
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80436:	071b      	lsls	r3, r3, #28
   80438:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   8043c:	431a      	orrs	r2, r3
   8043e:	6042      	str	r2, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   80440:	f85d 4b04 	ldr.w	r4, [sp], #4
   80444:	4770      	bx	lr
   80446:	bf00      	nop

00080448 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   80448:	2302      	movs	r3, #2
   8044a:	6003      	str	r3, [r0, #0]
   8044c:	4770      	bx	lr
   8044e:	bf00      	nop

00080450 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   80450:	2301      	movs	r3, #1
   80452:	fa03 f101 	lsl.w	r1, r3, r1
   80456:	6101      	str	r1, [r0, #16]
   80458:	4770      	bx	lr
   8045a:	bf00      	nop

0008045c <adc_get_channel_status>:
 * \retval 1 if channel is enabled.
 * \retval 0 if channel is disabled.
 */
uint32_t adc_get_channel_status(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	return p_adc->ADC_CHSR & (1 << adc_ch);
   8045c:	6983      	ldr	r3, [r0, #24]
   8045e:	2001      	movs	r0, #1
   80460:	4088      	lsls	r0, r1
}
   80462:	4018      	ands	r0, r3
   80464:	4770      	bx	lr
   80466:	bf00      	nop

00080468 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
   80468:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
   8046a:	bf9a      	itte	ls
   8046c:	3114      	addls	r1, #20
   8046e:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
   80472:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
   80474:	4770      	bx	lr
   80476:	bf00      	nop

00080478 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   80478:	b4f0      	push	{r4, r5, r6, r7}
   8047a:	b08c      	sub	sp, #48	; 0x30
   8047c:	4607      	mov	r7, r0
   8047e:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80480:	ac01      	add	r4, sp, #4
   80482:	4d12      	ldr	r5, [pc, #72]	; (804cc <pwm_clocks_generate+0x54>)
   80484:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80486:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80488:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8048a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   8048c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   80490:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   80494:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   80496:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80498:	f852 4f04 	ldr.w	r4, [r2, #4]!
   8049c:	fbb6 f4f4 	udiv	r4, r6, r4
   804a0:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   804a4:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   804a8:	d903      	bls.n	804b2 <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   804aa:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   804ac:	2b0b      	cmp	r3, #11
   804ae:	d1f3      	bne.n	80498 <pwm_clocks_generate+0x20>
   804b0:	e004      	b.n	804bc <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   804b2:	2b0a      	cmp	r3, #10
   804b4:	d805      	bhi.n	804c2 <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   804b6:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   804ba:	e004      	b.n	804c6 <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   804bc:	f64f 70ff 	movw	r0, #65535	; 0xffff
   804c0:	e001      	b.n	804c6 <pwm_clocks_generate+0x4e>
   804c2:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   804c6:	b00c      	add	sp, #48	; 0x30
   804c8:	bcf0      	pop	{r4, r5, r6, r7}
   804ca:	4770      	bx	lr
   804cc:	0008689c 	.word	0x0008689c

000804d0 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   804d0:	b570      	push	{r4, r5, r6, lr}
   804d2:	4606      	mov	r6, r0
   804d4:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   804d6:	6808      	ldr	r0, [r1, #0]
   804d8:	b140      	cbz	r0, 804ec <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   804da:	6889      	ldr	r1, [r1, #8]
   804dc:	4b0b      	ldr	r3, [pc, #44]	; (8050c <pwm_init+0x3c>)
   804de:	4798      	blx	r3
   804e0:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   804e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
   804e6:	4298      	cmp	r0, r3
   804e8:	d101      	bne.n	804ee <pwm_init+0x1e>
   804ea:	e00e      	b.n	8050a <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   804ec:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   804ee:	6860      	ldr	r0, [r4, #4]
   804f0:	b140      	cbz	r0, 80504 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   804f2:	68a1      	ldr	r1, [r4, #8]
   804f4:	4b05      	ldr	r3, [pc, #20]	; (8050c <pwm_init+0x3c>)
   804f6:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   804f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   804fc:	4298      	cmp	r0, r3
   804fe:	d004      	beq.n	8050a <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   80500:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   80504:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   80506:	2000      	movs	r0, #0
   80508:	bd70      	pop	{r4, r5, r6, pc}
}
   8050a:	bd70      	pop	{r4, r5, r6, pc}
   8050c:	00080479 	.word	0x00080479

00080510 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   80510:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   80512:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80514:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80516:	684a      	ldr	r2, [r1, #4]
   80518:	f002 020f 	and.w	r2, r2, #15
   8051c:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   8051e:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80520:	432c      	orrs	r4, r5
   80522:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   80524:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   80528:	7d8a      	ldrb	r2, [r1, #22]
   8052a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   8052e:	7dca      	ldrb	r2, [r1, #23]
   80530:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   80534:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80536:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   8053a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   8053e:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   80542:	68cc      	ldr	r4, [r1, #12]
   80544:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   80548:	690c      	ldr	r4, [r1, #16]
   8054a:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   8054e:	7d8a      	ldrb	r2, [r1, #22]
   80550:	b13a      	cbz	r2, 80562 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   80552:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   80554:	8b4a      	ldrh	r2, [r1, #26]
   80556:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   8055a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   8055e:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   80562:	6c85      	ldr	r5, [r0, #72]	; 0x48
   80564:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   80568:	409a      	lsls	r2, r3
   8056a:	43d2      	mvns	r2, r2
   8056c:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   8056e:	7fce      	ldrb	r6, [r1, #31]
   80570:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   80572:	7f8c      	ldrb	r4, [r1, #30]
   80574:	409c      	lsls	r4, r3
   80576:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   8057a:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   8057c:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   8057e:	6c44      	ldr	r4, [r0, #68]	; 0x44
   80580:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   80582:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   80586:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   80588:	f891 4020 	ldrb.w	r4, [r1, #32]
   8058c:	409c      	lsls	r4, r3
   8058e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   80592:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   80594:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   80596:	2201      	movs	r2, #1
   80598:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   8059a:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   8059e:	b11c      	cbz	r4, 805a8 <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   805a0:	6a04      	ldr	r4, [r0, #32]
   805a2:	4314      	orrs	r4, r2
   805a4:	6204      	str	r4, [r0, #32]
   805a6:	e003      	b.n	805b0 <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   805a8:	6a04      	ldr	r4, [r0, #32]
   805aa:	ea24 0402 	bic.w	r4, r4, r2
   805ae:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   805b0:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   805b4:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   805b6:	6e84      	ldr	r4, [r0, #104]	; 0x68
   805b8:	bf0c      	ite	eq
   805ba:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   805bc:	4394      	bicne	r4, r2
   805be:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   805c0:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   805c4:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   805c6:	6e84      	ldr	r4, [r0, #104]	; 0x68
   805c8:	bf0c      	ite	eq
   805ca:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   805ce:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   805d2:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   805d4:	2b03      	cmp	r3, #3
   805d6:	d80c      	bhi.n	805f2 <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   805d8:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   805da:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   805dc:	22ff      	movs	r2, #255	; 0xff
   805de:	409a      	lsls	r2, r3
   805e0:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   805e4:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   805e8:	fa01 f303 	lsl.w	r3, r1, r3
   805ec:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   805ee:	66c3      	str	r3, [r0, #108]	; 0x6c
   805f0:	e00c      	b.n	8060c <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   805f2:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   805f4:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   805f6:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   805f8:	22ff      	movs	r2, #255	; 0xff
   805fa:	409a      	lsls	r2, r3
   805fc:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80600:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   80604:	fa01 f303 	lsl.w	r3, r1, r3
   80608:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   8060a:	6703      	str	r3, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   8060c:	2000      	movs	r0, #0
   8060e:	bc70      	pop	{r4, r5, r6}
   80610:	4770      	bx	lr
   80612:	bf00      	nop

00080614 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   80614:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   80616:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   80618:	690b      	ldr	r3, [r1, #16]
   8061a:	4293      	cmp	r3, r2
   8061c:	d306      	bcc.n	8062c <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   8061e:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   80620:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   80624:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   80628:	2000      	movs	r0, #0
   8062a:	e001      	b.n	80630 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   8062c:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   80630:	f85d 4b04 	ldr.w	r4, [sp], #4
   80634:	4770      	bx	lr
   80636:	bf00      	nop

00080638 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   80638:	2301      	movs	r3, #1
   8063a:	fa03 f101 	lsl.w	r1, r3, r1
   8063e:	6041      	str	r1, [r0, #4]
   80640:	4770      	bx	lr
   80642:	bf00      	nop

00080644 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   80644:	2301      	movs	r3, #1
   80646:	fa03 f101 	lsl.w	r1, r3, r1
   8064a:	6081      	str	r1, [r0, #8]
   8064c:	4770      	bx	lr
   8064e:	bf00      	nop

00080650 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80650:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80652:	23ac      	movs	r3, #172	; 0xac
   80654:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80656:	680a      	ldr	r2, [r1, #0]
   80658:	684b      	ldr	r3, [r1, #4]
   8065a:	fbb2 f3f3 	udiv	r3, r2, r3
   8065e:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80660:	1e5c      	subs	r4, r3, #1
   80662:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80666:	4294      	cmp	r4, r2
   80668:	d80a      	bhi.n	80680 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   8066a:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   8066c:	688b      	ldr	r3, [r1, #8]
   8066e:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80670:	f240 2302 	movw	r3, #514	; 0x202
   80674:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80678:	2350      	movs	r3, #80	; 0x50
   8067a:	6003      	str	r3, [r0, #0]

	return 0;
   8067c:	2000      	movs	r0, #0
   8067e:	e000      	b.n	80682 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   80680:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   80682:	f85d 4b04 	ldr.w	r4, [sp], #4
   80686:	4770      	bx	lr

00080688 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80688:	6943      	ldr	r3, [r0, #20]
   8068a:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   8068e:	bf1a      	itte	ne
   80690:	61c1      	strne	r1, [r0, #28]
	return 0;
   80692:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   80694:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   80696:	4770      	bx	lr

00080698 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80698:	6943      	ldr	r3, [r0, #20]
   8069a:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   8069e:	bf1d      	ittte	ne
   806a0:	6983      	ldrne	r3, [r0, #24]
   806a2:	700b      	strbne	r3, [r1, #0]
	return 0;
   806a4:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   806a6:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   806a8:	4770      	bx	lr
   806aa:	bf00      	nop

000806ac <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   806ac:	6943      	ldr	r3, [r0, #20]
   806ae:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   806b2:	bf1d      	ittte	ne
   806b4:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   806b8:	61c1      	strne	r1, [r0, #28]
	return 0;
   806ba:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   806bc:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   806be:	4770      	bx	lr

000806c0 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   806c0:	6943      	ldr	r3, [r0, #20]
   806c2:	f013 0f01 	tst.w	r3, #1
   806c6:	d005      	beq.n	806d4 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   806c8:	6983      	ldr	r3, [r0, #24]
   806ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
   806ce:	600b      	str	r3, [r1, #0]

	return 0;
   806d0:	2000      	movs	r0, #0
   806d2:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   806d4:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   806d6:	4770      	bx	lr

000806d8 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   806d8:	f100 0308 	add.w	r3, r0, #8
   806dc:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   806de:	f64f 72ff 	movw	r2, #65535	; 0xffff
   806e2:	8102      	strh	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   806e4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   806e6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   806e8:	2300      	movs	r3, #0
   806ea:	6003      	str	r3, [r0, #0]
   806ec:	4770      	bx	lr
   806ee:	bf00      	nop

000806f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   806f0:	2300      	movs	r3, #0
   806f2:	6103      	str	r3, [r0, #16]
   806f4:	4770      	bx	lr
   806f6:	bf00      	nop

000806f8 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   806f8:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   806fa:	685a      	ldr	r2, [r3, #4]
   806fc:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   806fe:	6842      	ldr	r2, [r0, #4]
   80700:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80702:	685a      	ldr	r2, [r3, #4]
   80704:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80706:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80708:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8070a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   8070c:	6803      	ldr	r3, [r0, #0]
   8070e:	3301      	adds	r3, #1
   80710:	6003      	str	r3, [r0, #0]
   80712:	4770      	bx	lr

00080714 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   80714:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   80716:	880c      	ldrh	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   80718:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8071c:	429c      	cmp	r4, r3
   8071e:	d101      	bne.n	80724 <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   80720:	6903      	ldr	r3, [r0, #16]
   80722:	e00c      	b.n	8073e <vListInsert+0x2a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   80724:	f100 0308 	add.w	r3, r0, #8
   80728:	68c2      	ldr	r2, [r0, #12]
   8072a:	8812      	ldrh	r2, [r2, #0]
   8072c:	b292      	uxth	r2, r2
   8072e:	4294      	cmp	r4, r2
   80730:	d305      	bcc.n	8073e <vListInsert+0x2a>
   80732:	685b      	ldr	r3, [r3, #4]
   80734:	685a      	ldr	r2, [r3, #4]
   80736:	8812      	ldrh	r2, [r2, #0]
   80738:	b292      	uxth	r2, r2
   8073a:	4294      	cmp	r4, r2
   8073c:	d2f9      	bcs.n	80732 <vListInsert+0x1e>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   8073e:	685a      	ldr	r2, [r3, #4]
   80740:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80742:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   80744:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   80746:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80748:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   8074a:	6803      	ldr	r3, [r0, #0]
   8074c:	3301      	adds	r3, #1
   8074e:	6003      	str	r3, [r0, #0]
}
   80750:	f85d 4b04 	ldr.w	r4, [sp], #4
   80754:	4770      	bx	lr
   80756:	bf00      	nop

00080758 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80758:	6843      	ldr	r3, [r0, #4]
   8075a:	6882      	ldr	r2, [r0, #8]
   8075c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   8075e:	6883      	ldr	r3, [r0, #8]
   80760:	6842      	ldr	r2, [r0, #4]
   80762:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80764:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80766:	685a      	ldr	r2, [r3, #4]
   80768:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   8076a:	bf04      	itt	eq
   8076c:	6882      	ldreq	r2, [r0, #8]
   8076e:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80770:	2200      	movs	r2, #0
   80772:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80774:	681a      	ldr	r2, [r3, #0]
   80776:	3a01      	subs	r2, #1
   80778:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   8077a:	6818      	ldr	r0, [r3, #0]
}
   8077c:	4770      	bx	lr
   8077e:	bf00      	nop

00080780 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   80780:	4803      	ldr	r0, [pc, #12]	; (80790 <prvPortStartFirstTask+0x10>)
   80782:	6800      	ldr	r0, [r0, #0]
   80784:	6800      	ldr	r0, [r0, #0]
   80786:	f380 8808 	msr	MSP, r0
   8078a:	b662      	cpsie	i
   8078c:	df00      	svc	0
   8078e:	bf00      	nop
   80790:	e000ed08 	.word	0xe000ed08

00080794 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   80794:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   80798:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   8079c:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   807a0:	2300      	movs	r3, #0
   807a2:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   807a6:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   807aa:	3840      	subs	r0, #64	; 0x40
   807ac:	4770      	bx	lr
   807ae:	bf00      	nop

000807b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   807b0:	4b06      	ldr	r3, [pc, #24]	; (807cc <pxCurrentTCBConst2>)
   807b2:	6819      	ldr	r1, [r3, #0]
   807b4:	6808      	ldr	r0, [r1, #0]
   807b6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   807ba:	f380 8809 	msr	PSP, r0
   807be:	f04f 0000 	mov.w	r0, #0
   807c2:	f380 8811 	msr	BASEPRI, r0
   807c6:	f04e 0e0d 	orr.w	lr, lr, #13
   807ca:	4770      	bx	lr

000807cc <pxCurrentTCBConst2>:
   807cc:	20078b00 	.word	0x20078b00

000807d0 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   807d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   807d4:	4b01      	ldr	r3, [pc, #4]	; (807dc <vPortYieldFromISR+0xc>)
   807d6:	601a      	str	r2, [r3, #0]
   807d8:	4770      	bx	lr
   807da:	bf00      	nop
   807dc:	e000ed04 	.word	0xe000ed04

000807e0 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   807e0:	f3ef 8011 	mrs	r0, BASEPRI
   807e4:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   807e8:	f381 8811 	msr	BASEPRI, r1
   807ec:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   807ee:	2000      	movs	r0, #0

000807f0 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   807f0:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   807f2:	4b03      	ldr	r3, [pc, #12]	; (80800 <vPortEnterCritical+0x10>)
   807f4:	4798      	blx	r3
	uxCriticalNesting++;
   807f6:	4b03      	ldr	r3, [pc, #12]	; (80804 <vPortEnterCritical+0x14>)
   807f8:	681a      	ldr	r2, [r3, #0]
   807fa:	3201      	adds	r2, #1
   807fc:	601a      	str	r2, [r3, #0]
   807fe:	bd08      	pop	{r3, pc}
   80800:	000807e1 	.word	0x000807e1
   80804:	2007012c 	.word	0x2007012c

00080808 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80808:	f380 8811 	msr	BASEPRI, r0
   8080c:	4770      	bx	lr
   8080e:	bf00      	nop

00080810 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   80810:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   80812:	4a04      	ldr	r2, [pc, #16]	; (80824 <vPortExitCritical+0x14>)
   80814:	6813      	ldr	r3, [r2, #0]
   80816:	3b01      	subs	r3, #1
   80818:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   8081a:	b913      	cbnz	r3, 80822 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   8081c:	2000      	movs	r0, #0
   8081e:	4b02      	ldr	r3, [pc, #8]	; (80828 <vPortExitCritical+0x18>)
   80820:	4798      	blx	r3
   80822:	bd08      	pop	{r3, pc}
   80824:	2007012c 	.word	0x2007012c
   80828:	00080809 	.word	0x00080809

0008082c <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   8082c:	f3ef 8009 	mrs	r0, PSP
   80830:	4b0c      	ldr	r3, [pc, #48]	; (80864 <pxCurrentTCBConst>)
   80832:	681a      	ldr	r2, [r3, #0]
   80834:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80838:	6010      	str	r0, [r2, #0]
   8083a:	e92d 4008 	stmdb	sp!, {r3, lr}
   8083e:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80842:	f380 8811 	msr	BASEPRI, r0
   80846:	f000 fec5 	bl	815d4 <vTaskSwitchContext>
   8084a:	f04f 0000 	mov.w	r0, #0
   8084e:	f380 8811 	msr	BASEPRI, r0
   80852:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80856:	6819      	ldr	r1, [r3, #0]
   80858:	6808      	ldr	r0, [r1, #0]
   8085a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8085e:	f380 8809 	msr	PSP, r0
   80862:	4770      	bx	lr

00080864 <pxCurrentTCBConst>:
   80864:	20078b00 	.word	0x20078b00

00080868 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80868:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   8086a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8086e:	4b05      	ldr	r3, [pc, #20]	; (80884 <SysTick_Handler+0x1c>)
   80870:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80872:	4b05      	ldr	r3, [pc, #20]	; (80888 <SysTick_Handler+0x20>)
   80874:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80876:	4b05      	ldr	r3, [pc, #20]	; (8088c <SysTick_Handler+0x24>)
   80878:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   8087a:	2000      	movs	r0, #0
   8087c:	4b04      	ldr	r3, [pc, #16]	; (80890 <SysTick_Handler+0x28>)
   8087e:	4798      	blx	r3
   80880:	bd08      	pop	{r3, pc}
   80882:	bf00      	nop
   80884:	e000ed04 	.word	0xe000ed04
   80888:	000807e1 	.word	0x000807e1
   8088c:	00081285 	.word	0x00081285
   80890:	00080809 	.word	0x00080809

00080894 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   80894:	4a03      	ldr	r2, [pc, #12]	; (808a4 <vPortSetupTimerInterrupt+0x10>)
   80896:	4b04      	ldr	r3, [pc, #16]	; (808a8 <vPortSetupTimerInterrupt+0x14>)
   80898:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   8089a:	2207      	movs	r2, #7
   8089c:	3b04      	subs	r3, #4
   8089e:	601a      	str	r2, [r3, #0]
   808a0:	4770      	bx	lr
   808a2:	bf00      	nop
   808a4:	0001481f 	.word	0x0001481f
   808a8:	e000e014 	.word	0xe000e014

000808ac <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   808ac:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   808ae:	4b09      	ldr	r3, [pc, #36]	; (808d4 <xPortStartScheduler+0x28>)
   808b0:	681a      	ldr	r2, [r3, #0]
   808b2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   808b6:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   808b8:	681a      	ldr	r2, [r3, #0]
   808ba:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   808be:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   808c0:	4b05      	ldr	r3, [pc, #20]	; (808d8 <xPortStartScheduler+0x2c>)
   808c2:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   808c4:	2400      	movs	r4, #0
   808c6:	4b05      	ldr	r3, [pc, #20]	; (808dc <xPortStartScheduler+0x30>)
   808c8:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   808ca:	4b05      	ldr	r3, [pc, #20]	; (808e0 <xPortStartScheduler+0x34>)
   808cc:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   808ce:	4620      	mov	r0, r4
   808d0:	bd10      	pop	{r4, pc}
   808d2:	bf00      	nop
   808d4:	e000ed20 	.word	0xe000ed20
   808d8:	00080895 	.word	0x00080895
   808dc:	2007012c 	.word	0x2007012c
   808e0:	00080781 	.word	0x00080781

000808e4 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   808e4:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   808e6:	4a13      	ldr	r2, [pc, #76]	; (80934 <prvInsertBlockIntoFreeList+0x50>)
   808e8:	6813      	ldr	r3, [r2, #0]
   808ea:	4283      	cmp	r3, r0
   808ec:	d201      	bcs.n	808f2 <prvInsertBlockIntoFreeList+0xe>
   808ee:	461a      	mov	r2, r3
   808f0:	e7fa      	b.n	808e8 <prvInsertBlockIntoFreeList+0x4>
   808f2:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   808f4:	6854      	ldr	r4, [r2, #4]
   808f6:	1915      	adds	r5, r2, r4
   808f8:	4285      	cmp	r5, r0
   808fa:	d103      	bne.n	80904 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   808fc:	6868      	ldr	r0, [r5, #4]
   808fe:	4404      	add	r4, r0
   80900:	6054      	str	r4, [r2, #4]
   80902:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   80904:	6842      	ldr	r2, [r0, #4]
   80906:	1884      	adds	r4, r0, r2
   80908:	42a3      	cmp	r3, r4
   8090a:	d10c      	bne.n	80926 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   8090c:	4c0a      	ldr	r4, [pc, #40]	; (80938 <prvInsertBlockIntoFreeList+0x54>)
   8090e:	6824      	ldr	r4, [r4, #0]
   80910:	429c      	cmp	r4, r3
   80912:	d006      	beq.n	80922 <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   80914:	685b      	ldr	r3, [r3, #4]
   80916:	441a      	add	r2, r3
   80918:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   8091a:	680b      	ldr	r3, [r1, #0]
   8091c:	681b      	ldr	r3, [r3, #0]
   8091e:	6003      	str	r3, [r0, #0]
   80920:	e002      	b.n	80928 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   80922:	6003      	str	r3, [r0, #0]
   80924:	e000      	b.n	80928 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   80926:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   80928:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   8092a:	bf18      	it	ne
   8092c:	6008      	strne	r0, [r1, #0]
	}
}
   8092e:	bc30      	pop	{r4, r5}
   80930:	4770      	bx	lr
   80932:	bf00      	nop
   80934:	200789dc 	.word	0x200789dc
   80938:	200789d8 	.word	0x200789d8

0008093c <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   8093c:	b538      	push	{r3, r4, r5, lr}
   8093e:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   80940:	4b28      	ldr	r3, [pc, #160]	; (809e4 <pvPortMalloc+0xa8>)
   80942:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   80944:	4b28      	ldr	r3, [pc, #160]	; (809e8 <pvPortMalloc+0xac>)
   80946:	681b      	ldr	r3, [r3, #0]
   80948:	b99b      	cbnz	r3, 80972 <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   8094a:	4a28      	ldr	r2, [pc, #160]	; (809ec <pvPortMalloc+0xb0>)
   8094c:	4b28      	ldr	r3, [pc, #160]	; (809f0 <pvPortMalloc+0xb4>)
   8094e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   80950:	2100      	movs	r1, #0
   80952:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   80954:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   80958:	1898      	adds	r0, r3, r2
   8095a:	4d23      	ldr	r5, [pc, #140]	; (809e8 <pvPortMalloc+0xac>)
   8095c:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   8095e:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   80962:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   80964:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   80966:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   80968:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   8096a:	4b22      	ldr	r3, [pc, #136]	; (809f4 <pvPortMalloc+0xb8>)
   8096c:	681a      	ldr	r2, [r3, #0]
   8096e:	3a10      	subs	r2, #16
   80970:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   80972:	2c00      	cmp	r4, #0
   80974:	d02d      	beq.n	809d2 <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   80976:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   8097a:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   8097e:	bf1c      	itt	ne
   80980:	f022 0207 	bicne.w	r2, r2, #7
   80984:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   80986:	1e51      	subs	r1, r2, #1
   80988:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   8098c:	4299      	cmp	r1, r3
   8098e:	d822      	bhi.n	809d6 <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   80990:	4916      	ldr	r1, [pc, #88]	; (809ec <pvPortMalloc+0xb0>)
   80992:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   80994:	6863      	ldr	r3, [r4, #4]
   80996:	429a      	cmp	r2, r3
   80998:	d904      	bls.n	809a4 <pvPortMalloc+0x68>
   8099a:	6823      	ldr	r3, [r4, #0]
   8099c:	b113      	cbz	r3, 809a4 <pvPortMalloc+0x68>
   8099e:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   809a0:	461c      	mov	r4, r3
   809a2:	e7f7      	b.n	80994 <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   809a4:	4b10      	ldr	r3, [pc, #64]	; (809e8 <pvPortMalloc+0xac>)
   809a6:	681b      	ldr	r3, [r3, #0]
   809a8:	429c      	cmp	r4, r3
   809aa:	d016      	beq.n	809da <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   809ac:	680d      	ldr	r5, [r1, #0]
   809ae:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   809b0:	6823      	ldr	r3, [r4, #0]
   809b2:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   809b4:	6863      	ldr	r3, [r4, #4]
   809b6:	1a9b      	subs	r3, r3, r2
   809b8:	2b20      	cmp	r3, #32
   809ba:	d904      	bls.n	809c6 <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   809bc:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   809be:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   809c0:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   809c2:	4b0d      	ldr	r3, [pc, #52]	; (809f8 <pvPortMalloc+0xbc>)
   809c4:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   809c6:	4b0b      	ldr	r3, [pc, #44]	; (809f4 <pvPortMalloc+0xb8>)
   809c8:	681a      	ldr	r2, [r3, #0]
   809ca:	6861      	ldr	r1, [r4, #4]
   809cc:	1a52      	subs	r2, r2, r1
   809ce:	601a      	str	r2, [r3, #0]
   809d0:	e004      	b.n	809dc <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   809d2:	2500      	movs	r5, #0
   809d4:	e002      	b.n	809dc <pvPortMalloc+0xa0>
   809d6:	2500      	movs	r5, #0
   809d8:	e000      	b.n	809dc <pvPortMalloc+0xa0>
   809da:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   809dc:	4b07      	ldr	r3, [pc, #28]	; (809fc <pvPortMalloc+0xc0>)
   809de:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   809e0:	4628      	mov	r0, r5
   809e2:	bd38      	pop	{r3, r4, r5, pc}
   809e4:	00081255 	.word	0x00081255
   809e8:	200789d8 	.word	0x200789d8
   809ec:	200789dc 	.word	0x200789dc
   809f0:	200709d8 	.word	0x200709d8
   809f4:	20070130 	.word	0x20070130
   809f8:	000808e5 	.word	0x000808e5
   809fc:	000813b1 	.word	0x000813b1

00080a00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   80a00:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   80a02:	4604      	mov	r4, r0
   80a04:	b168      	cbz	r0, 80a22 <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   80a06:	4b07      	ldr	r3, [pc, #28]	; (80a24 <vPortFree+0x24>)
   80a08:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   80a0a:	4b07      	ldr	r3, [pc, #28]	; (80a28 <vPortFree+0x28>)
   80a0c:	6819      	ldr	r1, [r3, #0]
   80a0e:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   80a12:	440a      	add	r2, r1
   80a14:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   80a16:	f1a4 0010 	sub.w	r0, r4, #16
   80a1a:	4b04      	ldr	r3, [pc, #16]	; (80a2c <vPortFree+0x2c>)
   80a1c:	4798      	blx	r3
		}
		xTaskResumeAll();
   80a1e:	4b04      	ldr	r3, [pc, #16]	; (80a30 <vPortFree+0x30>)
   80a20:	4798      	blx	r3
   80a22:	bd10      	pop	{r4, pc}
   80a24:	00081255 	.word	0x00081255
   80a28:	20070130 	.word	0x20070130
   80a2c:	000808e5 	.word	0x000808e5
   80a30:	000813b1 	.word	0x000813b1

00080a34 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   80a34:	b510      	push	{r4, lr}
   80a36:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   80a38:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80a3a:	b93b      	cbnz	r3, 80a4c <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80a3c:	6803      	ldr	r3, [r0, #0]
   80a3e:	bb1b      	cbnz	r3, 80a88 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   80a40:	6840      	ldr	r0, [r0, #4]
   80a42:	4b13      	ldr	r3, [pc, #76]	; (80a90 <prvCopyDataToQueue+0x5c>)
   80a44:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   80a46:	2300      	movs	r3, #0
   80a48:	6063      	str	r3, [r4, #4]
   80a4a:	e01d      	b.n	80a88 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   80a4c:	b96a      	cbnz	r2, 80a6a <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80a4e:	6880      	ldr	r0, [r0, #8]
   80a50:	461a      	mov	r2, r3
   80a52:	4b10      	ldr	r3, [pc, #64]	; (80a94 <prvCopyDataToQueue+0x60>)
   80a54:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   80a56:	68a2      	ldr	r2, [r4, #8]
   80a58:	6c23      	ldr	r3, [r4, #64]	; 0x40
   80a5a:	4413      	add	r3, r2
   80a5c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   80a5e:	6862      	ldr	r2, [r4, #4]
   80a60:	4293      	cmp	r3, r2
   80a62:	d311      	bcc.n	80a88 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   80a64:	6823      	ldr	r3, [r4, #0]
   80a66:	60a3      	str	r3, [r4, #8]
   80a68:	e00e      	b.n	80a88 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80a6a:	68c0      	ldr	r0, [r0, #12]
   80a6c:	461a      	mov	r2, r3
   80a6e:	4b09      	ldr	r3, [pc, #36]	; (80a94 <prvCopyDataToQueue+0x60>)
   80a70:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   80a72:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80a74:	4252      	negs	r2, r2
   80a76:	68e3      	ldr	r3, [r4, #12]
   80a78:	4413      	add	r3, r2
   80a7a:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   80a7c:	6821      	ldr	r1, [r4, #0]
   80a7e:	428b      	cmp	r3, r1
   80a80:	d202      	bcs.n	80a88 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   80a82:	6863      	ldr	r3, [r4, #4]
   80a84:	441a      	add	r2, r3
   80a86:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   80a88:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80a8a:	3301      	adds	r3, #1
   80a8c:	63a3      	str	r3, [r4, #56]	; 0x38
   80a8e:	bd10      	pop	{r4, pc}
   80a90:	000818fd 	.word	0x000818fd
   80a94:	0008391d 	.word	0x0008391d

00080a98 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   80a98:	b538      	push	{r3, r4, r5, lr}
   80a9a:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   80a9c:	6805      	ldr	r5, [r0, #0]
   80a9e:	b15d      	cbz	r5, 80ab8 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   80aa0:	6c02      	ldr	r2, [r0, #64]	; 0x40
   80aa2:	68c4      	ldr	r4, [r0, #12]
   80aa4:	4414      	add	r4, r2
   80aa6:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   80aa8:	6840      	ldr	r0, [r0, #4]
   80aaa:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   80aac:	bf28      	it	cs
   80aae:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   80ab0:	4608      	mov	r0, r1
   80ab2:	68d9      	ldr	r1, [r3, #12]
   80ab4:	4b01      	ldr	r3, [pc, #4]	; (80abc <prvCopyDataFromQueue+0x24>)
   80ab6:	4798      	blx	r3
   80ab8:	bd38      	pop	{r3, r4, r5, pc}
   80aba:	bf00      	nop
   80abc:	0008391d 	.word	0x0008391d

00080ac0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   80ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80ac2:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   80ac4:	4b1d      	ldr	r3, [pc, #116]	; (80b3c <prvUnlockQueue+0x7c>)
   80ac6:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80ac8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80aca:	2b00      	cmp	r3, #0
   80acc:	dd12      	ble.n	80af4 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80ace:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80ad0:	b183      	cbz	r3, 80af4 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80ad2:	f104 0624 	add.w	r6, r4, #36	; 0x24
   80ad6:	4d1a      	ldr	r5, [pc, #104]	; (80b40 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   80ad8:	4f1a      	ldr	r7, [pc, #104]	; (80b44 <prvUnlockQueue+0x84>)
   80ada:	e001      	b.n	80ae0 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80adc:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80ade:	b14b      	cbz	r3, 80af4 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80ae0:	4630      	mov	r0, r6
   80ae2:	47a8      	blx	r5
   80ae4:	b100      	cbz	r0, 80ae8 <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   80ae6:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   80ae8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80aea:	3b01      	subs	r3, #1
   80aec:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80aee:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80af0:	2b00      	cmp	r3, #0
   80af2:	dcf3      	bgt.n	80adc <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   80af4:	f04f 33ff 	mov.w	r3, #4294967295
   80af8:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   80afa:	4b13      	ldr	r3, [pc, #76]	; (80b48 <prvUnlockQueue+0x88>)
   80afc:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   80afe:	4b0f      	ldr	r3, [pc, #60]	; (80b3c <prvUnlockQueue+0x7c>)
   80b00:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80b02:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80b04:	2b00      	cmp	r3, #0
   80b06:	dd12      	ble.n	80b2e <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80b08:	6923      	ldr	r3, [r4, #16]
   80b0a:	b183      	cbz	r3, 80b2e <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80b0c:	f104 0610 	add.w	r6, r4, #16
   80b10:	4d0b      	ldr	r5, [pc, #44]	; (80b40 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   80b12:	4f0c      	ldr	r7, [pc, #48]	; (80b44 <prvUnlockQueue+0x84>)
   80b14:	e001      	b.n	80b1a <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80b16:	6923      	ldr	r3, [r4, #16]
   80b18:	b14b      	cbz	r3, 80b2e <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80b1a:	4630      	mov	r0, r6
   80b1c:	47a8      	blx	r5
   80b1e:	b100      	cbz	r0, 80b22 <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   80b20:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   80b22:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80b24:	3b01      	subs	r3, #1
   80b26:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80b28:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80b2a:	2b00      	cmp	r3, #0
   80b2c:	dcf3      	bgt.n	80b16 <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   80b2e:	f04f 33ff 	mov.w	r3, #4294967295
   80b32:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   80b34:	4b04      	ldr	r3, [pc, #16]	; (80b48 <prvUnlockQueue+0x88>)
   80b36:	4798      	blx	r3
   80b38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80b3a:	bf00      	nop
   80b3c:	000807f1 	.word	0x000807f1
   80b40:	00081711 	.word	0x00081711
   80b44:	00081849 	.word	0x00081849
   80b48:	00080811 	.word	0x00080811

00080b4c <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   80b4c:	b538      	push	{r3, r4, r5, lr}
   80b4e:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   80b50:	4604      	mov	r4, r0
   80b52:	b918      	cbnz	r0, 80b5c <xQueueGenericReset+0x10>
   80b54:	4b16      	ldr	r3, [pc, #88]	; (80bb0 <xQueueGenericReset+0x64>)
   80b56:	4798      	blx	r3
   80b58:	bf00      	nop
   80b5a:	e7fd      	b.n	80b58 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   80b5c:	4b15      	ldr	r3, [pc, #84]	; (80bb4 <xQueueGenericReset+0x68>)
   80b5e:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   80b60:	6823      	ldr	r3, [r4, #0]
   80b62:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80b64:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   80b66:	fb00 f002 	mul.w	r0, r0, r2
   80b6a:	1819      	adds	r1, r3, r0
   80b6c:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   80b6e:	2100      	movs	r1, #0
   80b70:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   80b72:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   80b74:	1a82      	subs	r2, r0, r2
   80b76:	4413      	add	r3, r2
   80b78:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   80b7a:	f04f 33ff 	mov.w	r3, #4294967295
   80b7e:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   80b80:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   80b82:	b955      	cbnz	r5, 80b9a <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80b84:	6923      	ldr	r3, [r4, #16]
   80b86:	b17b      	cbz	r3, 80ba8 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80b88:	f104 0010 	add.w	r0, r4, #16
   80b8c:	4b0a      	ldr	r3, [pc, #40]	; (80bb8 <xQueueGenericReset+0x6c>)
   80b8e:	4798      	blx	r3
   80b90:	2801      	cmp	r0, #1
   80b92:	d109      	bne.n	80ba8 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   80b94:	4b09      	ldr	r3, [pc, #36]	; (80bbc <xQueueGenericReset+0x70>)
   80b96:	4798      	blx	r3
   80b98:	e006      	b.n	80ba8 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   80b9a:	f104 0010 	add.w	r0, r4, #16
   80b9e:	4d08      	ldr	r5, [pc, #32]	; (80bc0 <xQueueGenericReset+0x74>)
   80ba0:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   80ba2:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80ba6:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   80ba8:	4b06      	ldr	r3, [pc, #24]	; (80bc4 <xQueueGenericReset+0x78>)
   80baa:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   80bac:	2001      	movs	r0, #1
   80bae:	bd38      	pop	{r3, r4, r5, pc}
   80bb0:	000807e1 	.word	0x000807e1
   80bb4:	000807f1 	.word	0x000807f1
   80bb8:	00081711 	.word	0x00081711
   80bbc:	000807d1 	.word	0x000807d1
   80bc0:	000806d9 	.word	0x000806d9
   80bc4:	00080811 	.word	0x00080811

00080bc8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   80bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80bca:	460d      	mov	r5, r1
   80bcc:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   80bce:	4606      	mov	r6, r0
   80bd0:	b188      	cbz	r0, 80bf6 <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   80bd2:	2050      	movs	r0, #80	; 0x50
   80bd4:	4b0e      	ldr	r3, [pc, #56]	; (80c10 <xQueueGenericCreate+0x48>)
   80bd6:	4798      	blx	r3
		if( pxNewQueue != NULL )
   80bd8:	4604      	mov	r4, r0
   80bda:	b160      	cbz	r0, 80bf6 <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   80bdc:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   80be0:	3001      	adds	r0, #1
   80be2:	4b0b      	ldr	r3, [pc, #44]	; (80c10 <xQueueGenericCreate+0x48>)
   80be4:	4798      	blx	r3
   80be6:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   80be8:	b940      	cbnz	r0, 80bfc <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   80bea:	4620      	mov	r0, r4
   80bec:	4b09      	ldr	r3, [pc, #36]	; (80c14 <xQueueGenericCreate+0x4c>)
   80bee:	4798      	blx	r3
   80bf0:	e001      	b.n	80bf6 <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   80bf2:	bf00      	nop
   80bf4:	e7fd      	b.n	80bf2 <xQueueGenericCreate+0x2a>
   80bf6:	4b08      	ldr	r3, [pc, #32]	; (80c18 <xQueueGenericCreate+0x50>)
   80bf8:	4798      	blx	r3
   80bfa:	e7fa      	b.n	80bf2 <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   80bfc:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   80bfe:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   80c00:	4620      	mov	r0, r4
   80c02:	2101      	movs	r1, #1
   80c04:	4b05      	ldr	r3, [pc, #20]	; (80c1c <xQueueGenericCreate+0x54>)
   80c06:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   80c08:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   80c0c:	4620      	mov	r0, r4
   80c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80c10:	0008093d 	.word	0x0008093d
   80c14:	00080a01 	.word	0x00080a01
   80c18:	000807e1 	.word	0x000807e1
   80c1c:	00080b4d 	.word	0x00080b4d

00080c20 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   80c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80c24:	b085      	sub	sp, #20
   80c26:	468a      	mov	sl, r1
   80c28:	469b      	mov	fp, r3
   80c2a:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   80c2e:	4604      	mov	r4, r0
   80c30:	b918      	cbnz	r0, 80c3a <xQueueGenericSend+0x1a>
   80c32:	4b38      	ldr	r3, [pc, #224]	; (80d14 <xQueueGenericSend+0xf4>)
   80c34:	4798      	blx	r3
   80c36:	bf00      	nop
   80c38:	e7fd      	b.n	80c36 <xQueueGenericSend+0x16>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80c3a:	b909      	cbnz	r1, 80c40 <xQueueGenericSend+0x20>
   80c3c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80c3e:	b91b      	cbnz	r3, 80c48 <xQueueGenericSend+0x28>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   80c40:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   80c42:	4e35      	ldr	r6, [pc, #212]	; (80d18 <xQueueGenericSend+0xf8>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   80c44:	4d35      	ldr	r5, [pc, #212]	; (80d1c <xQueueGenericSend+0xfc>)
   80c46:	e003      	b.n	80c50 <xQueueGenericSend+0x30>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80c48:	4b32      	ldr	r3, [pc, #200]	; (80d14 <xQueueGenericSend+0xf4>)
   80c4a:	4798      	blx	r3
   80c4c:	bf00      	nop
   80c4e:	e7fd      	b.n	80c4c <xQueueGenericSend+0x2c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   80c50:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80c52:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80c54:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80c56:	429a      	cmp	r2, r3
   80c58:	d212      	bcs.n	80c80 <xQueueGenericSend+0x60>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80c5a:	4620      	mov	r0, r4
   80c5c:	4651      	mov	r1, sl
   80c5e:	465a      	mov	r2, fp
   80c60:	4b2f      	ldr	r3, [pc, #188]	; (80d20 <xQueueGenericSend+0x100>)
   80c62:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80c64:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80c66:	b13b      	cbz	r3, 80c78 <xQueueGenericSend+0x58>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   80c68:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80c6c:	4b2d      	ldr	r3, [pc, #180]	; (80d24 <xQueueGenericSend+0x104>)
   80c6e:	4798      	blx	r3
   80c70:	2801      	cmp	r0, #1
   80c72:	d101      	bne.n	80c78 <xQueueGenericSend+0x58>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   80c74:	4b2c      	ldr	r3, [pc, #176]	; (80d28 <xQueueGenericSend+0x108>)
   80c76:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   80c78:	4b28      	ldr	r3, [pc, #160]	; (80d1c <xQueueGenericSend+0xfc>)
   80c7a:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   80c7c:	2001      	movs	r0, #1
   80c7e:	e046      	b.n	80d0e <xQueueGenericSend+0xee>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   80c80:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   80c84:	b91b      	cbnz	r3, 80c8e <xQueueGenericSend+0x6e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   80c86:	4b25      	ldr	r3, [pc, #148]	; (80d1c <xQueueGenericSend+0xfc>)
   80c88:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   80c8a:	2000      	movs	r0, #0
   80c8c:	e03f      	b.n	80d0e <xQueueGenericSend+0xee>
				}
				else if( xEntryTimeSet == pdFALSE )
   80c8e:	b91f      	cbnz	r7, 80c98 <xQueueGenericSend+0x78>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80c90:	a802      	add	r0, sp, #8
   80c92:	4b26      	ldr	r3, [pc, #152]	; (80d2c <xQueueGenericSend+0x10c>)
   80c94:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   80c96:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   80c98:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   80c9a:	4b25      	ldr	r3, [pc, #148]	; (80d30 <xQueueGenericSend+0x110>)
   80c9c:	4798      	blx	r3
		prvLockQueue( pxQueue );
   80c9e:	47b0      	blx	r6
   80ca0:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80ca2:	f1b3 3fff 	cmp.w	r3, #4294967295
   80ca6:	bf04      	itt	eq
   80ca8:	2300      	moveq	r3, #0
   80caa:	6463      	streq	r3, [r4, #68]	; 0x44
   80cac:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80cae:	f1b3 3fff 	cmp.w	r3, #4294967295
   80cb2:	bf04      	itt	eq
   80cb4:	2300      	moveq	r3, #0
   80cb6:	64a3      	streq	r3, [r4, #72]	; 0x48
   80cb8:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   80cba:	a802      	add	r0, sp, #8
   80cbc:	f10d 0106 	add.w	r1, sp, #6
   80cc0:	4b1c      	ldr	r3, [pc, #112]	; (80d34 <xQueueGenericSend+0x114>)
   80cc2:	4798      	blx	r3
   80cc4:	b9e8      	cbnz	r0, 80d02 <xQueueGenericSend+0xe2>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   80cc6:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   80cc8:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   80ccc:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   80cd0:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   80cd2:	45c1      	cmp	r9, r8
   80cd4:	d10f      	bne.n	80cf6 <xQueueGenericSend+0xd6>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   80cd6:	f104 0010 	add.w	r0, r4, #16
   80cda:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   80cde:	4b16      	ldr	r3, [pc, #88]	; (80d38 <xQueueGenericSend+0x118>)
   80ce0:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   80ce2:	4620      	mov	r0, r4
   80ce4:	4b15      	ldr	r3, [pc, #84]	; (80d3c <xQueueGenericSend+0x11c>)
   80ce6:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   80ce8:	4b15      	ldr	r3, [pc, #84]	; (80d40 <xQueueGenericSend+0x120>)
   80cea:	4798      	blx	r3
   80cec:	2800      	cmp	r0, #0
   80cee:	d1af      	bne.n	80c50 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
   80cf0:	4b0d      	ldr	r3, [pc, #52]	; (80d28 <xQueueGenericSend+0x108>)
   80cf2:	4798      	blx	r3
   80cf4:	e7ac      	b.n	80c50 <xQueueGenericSend+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   80cf6:	4620      	mov	r0, r4
   80cf8:	4b10      	ldr	r3, [pc, #64]	; (80d3c <xQueueGenericSend+0x11c>)
   80cfa:	4798      	blx	r3
				( void ) xTaskResumeAll();
   80cfc:	4b10      	ldr	r3, [pc, #64]	; (80d40 <xQueueGenericSend+0x120>)
   80cfe:	4798      	blx	r3
   80d00:	e7a6      	b.n	80c50 <xQueueGenericSend+0x30>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   80d02:	4620      	mov	r0, r4
   80d04:	4b0d      	ldr	r3, [pc, #52]	; (80d3c <xQueueGenericSend+0x11c>)
   80d06:	4798      	blx	r3
			( void ) xTaskResumeAll();
   80d08:	4b0d      	ldr	r3, [pc, #52]	; (80d40 <xQueueGenericSend+0x120>)
   80d0a:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   80d0c:	2000      	movs	r0, #0
		}
	}
}
   80d0e:	b005      	add	sp, #20
   80d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80d14:	000807e1 	.word	0x000807e1
   80d18:	000807f1 	.word	0x000807f1
   80d1c:	00080811 	.word	0x00080811
   80d20:	00080a35 	.word	0x00080a35
   80d24:	00081711 	.word	0x00081711
   80d28:	000807d1 	.word	0x000807d1
   80d2c:	00081795 	.word	0x00081795
   80d30:	00081255 	.word	0x00081255
   80d34:	000817bd 	.word	0x000817bd
   80d38:	00081665 	.word	0x00081665
   80d3c:	00080ac1 	.word	0x00080ac1
   80d40:	000813b1 	.word	0x000813b1

00080d44 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   80d44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80d48:	460e      	mov	r6, r1
   80d4a:	4615      	mov	r5, r2
   80d4c:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   80d4e:	4604      	mov	r4, r0
   80d50:	b918      	cbnz	r0, 80d5a <xQueueGenericSendFromISR+0x16>
   80d52:	4b1c      	ldr	r3, [pc, #112]	; (80dc4 <xQueueGenericSendFromISR+0x80>)
   80d54:	4798      	blx	r3
   80d56:	bf00      	nop
   80d58:	e7fd      	b.n	80d56 <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80d5a:	b929      	cbnz	r1, 80d68 <xQueueGenericSendFromISR+0x24>
   80d5c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80d5e:	b11b      	cbz	r3, 80d68 <xQueueGenericSendFromISR+0x24>
   80d60:	4b18      	ldr	r3, [pc, #96]	; (80dc4 <xQueueGenericSendFromISR+0x80>)
   80d62:	4798      	blx	r3
   80d64:	bf00      	nop
   80d66:	e7fd      	b.n	80d64 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   80d68:	4b16      	ldr	r3, [pc, #88]	; (80dc4 <xQueueGenericSendFromISR+0x80>)
   80d6a:	4798      	blx	r3
   80d6c:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80d6e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80d70:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80d72:	429a      	cmp	r2, r3
   80d74:	d218      	bcs.n	80da8 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80d76:	4620      	mov	r0, r4
   80d78:	4631      	mov	r1, r6
   80d7a:	4642      	mov	r2, r8
   80d7c:	4b12      	ldr	r3, [pc, #72]	; (80dc8 <xQueueGenericSendFromISR+0x84>)
   80d7e:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   80d80:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80d82:	f1b3 3fff 	cmp.w	r3, #4294967295
   80d86:	d10a      	bne.n	80d9e <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80d88:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80d8a:	b17b      	cbz	r3, 80dac <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80d8c:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80d90:	4b0e      	ldr	r3, [pc, #56]	; (80dcc <xQueueGenericSendFromISR+0x88>)
   80d92:	4798      	blx	r3
   80d94:	b160      	cbz	r0, 80db0 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   80d96:	b16d      	cbz	r5, 80db4 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   80d98:	2401      	movs	r4, #1
   80d9a:	602c      	str	r4, [r5, #0]
   80d9c:	e00b      	b.n	80db6 <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   80d9e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80da0:	3301      	adds	r3, #1
   80da2:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   80da4:	2401      	movs	r4, #1
   80da6:	e006      	b.n	80db6 <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   80da8:	2400      	movs	r4, #0
   80daa:	e004      	b.n	80db6 <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   80dac:	2401      	movs	r4, #1
   80dae:	e002      	b.n	80db6 <xQueueGenericSendFromISR+0x72>
   80db0:	2401      	movs	r4, #1
   80db2:	e000      	b.n	80db6 <xQueueGenericSendFromISR+0x72>
   80db4:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   80db6:	4638      	mov	r0, r7
   80db8:	4b05      	ldr	r3, [pc, #20]	; (80dd0 <xQueueGenericSendFromISR+0x8c>)
   80dba:	4798      	blx	r3

	return xReturn;
}
   80dbc:	4620      	mov	r0, r4
   80dbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80dc2:	bf00      	nop
   80dc4:	000807e1 	.word	0x000807e1
   80dc8:	00080a35 	.word	0x00080a35
   80dcc:	00081711 	.word	0x00081711
   80dd0:	00080809 	.word	0x00080809

00080dd4 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   80dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80dd8:	b085      	sub	sp, #20
   80dda:	4689      	mov	r9, r1
   80ddc:	469a      	mov	sl, r3
   80dde:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   80de2:	4604      	mov	r4, r0
   80de4:	b918      	cbnz	r0, 80dee <xQueueGenericReceive+0x1a>
   80de6:	4b46      	ldr	r3, [pc, #280]	; (80f00 <xQueueGenericReceive+0x12c>)
   80de8:	4798      	blx	r3
   80dea:	bf00      	nop
   80dec:	e7fd      	b.n	80dea <xQueueGenericReceive+0x16>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80dee:	b909      	cbnz	r1, 80df4 <xQueueGenericReceive+0x20>
   80df0:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80df2:	b92b      	cbnz	r3, 80e00 <xQueueGenericReceive+0x2c>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   80df4:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   80df6:	4e43      	ldr	r6, [pc, #268]	; (80f04 <xQueueGenericReceive+0x130>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80df8:	f8df b138 	ldr.w	fp, [pc, #312]	; 80f34 <xQueueGenericReceive+0x160>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   80dfc:	4d42      	ldr	r5, [pc, #264]	; (80f08 <xQueueGenericReceive+0x134>)
   80dfe:	e003      	b.n	80e08 <xQueueGenericReceive+0x34>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80e00:	4b3f      	ldr	r3, [pc, #252]	; (80f00 <xQueueGenericReceive+0x12c>)
   80e02:	4798      	blx	r3
   80e04:	bf00      	nop
   80e06:	e7fd      	b.n	80e04 <xQueueGenericReceive+0x30>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   80e08:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   80e0a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80e0c:	2b00      	cmp	r3, #0
   80e0e:	d028      	beq.n	80e62 <xQueueGenericReceive+0x8e>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   80e10:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   80e12:	4620      	mov	r0, r4
   80e14:	4649      	mov	r1, r9
   80e16:	4b3d      	ldr	r3, [pc, #244]	; (80f0c <xQueueGenericReceive+0x138>)
   80e18:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   80e1a:	f1ba 0f00 	cmp.w	sl, #0
   80e1e:	d112      	bne.n	80e46 <xQueueGenericReceive+0x72>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   80e20:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80e22:	3b01      	subs	r3, #1
   80e24:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80e26:	6823      	ldr	r3, [r4, #0]
   80e28:	b913      	cbnz	r3, 80e30 <xQueueGenericReceive+0x5c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   80e2a:	4b39      	ldr	r3, [pc, #228]	; (80f10 <xQueueGenericReceive+0x13c>)
   80e2c:	4798      	blx	r3
   80e2e:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80e30:	6923      	ldr	r3, [r4, #16]
   80e32:	b193      	cbz	r3, 80e5a <xQueueGenericReceive+0x86>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80e34:	f104 0010 	add.w	r0, r4, #16
   80e38:	4b36      	ldr	r3, [pc, #216]	; (80f14 <xQueueGenericReceive+0x140>)
   80e3a:	4798      	blx	r3
   80e3c:	2801      	cmp	r0, #1
   80e3e:	d10c      	bne.n	80e5a <xQueueGenericReceive+0x86>
						{
							portYIELD_WITHIN_API();
   80e40:	4b35      	ldr	r3, [pc, #212]	; (80f18 <xQueueGenericReceive+0x144>)
   80e42:	4798      	blx	r3
   80e44:	e009      	b.n	80e5a <xQueueGenericReceive+0x86>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   80e46:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80e48:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80e4a:	b133      	cbz	r3, 80e5a <xQueueGenericReceive+0x86>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80e4c:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80e50:	4b30      	ldr	r3, [pc, #192]	; (80f14 <xQueueGenericReceive+0x140>)
   80e52:	4798      	blx	r3
   80e54:	b108      	cbz	r0, 80e5a <xQueueGenericReceive+0x86>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   80e56:	4b30      	ldr	r3, [pc, #192]	; (80f18 <xQueueGenericReceive+0x144>)
   80e58:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   80e5a:	4b2b      	ldr	r3, [pc, #172]	; (80f08 <xQueueGenericReceive+0x134>)
   80e5c:	4798      	blx	r3
				return pdPASS;
   80e5e:	2001      	movs	r0, #1
   80e60:	e04b      	b.n	80efa <xQueueGenericReceive+0x126>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   80e62:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   80e66:	b91b      	cbnz	r3, 80e70 <xQueueGenericReceive+0x9c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   80e68:	4b27      	ldr	r3, [pc, #156]	; (80f08 <xQueueGenericReceive+0x134>)
   80e6a:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   80e6c:	2000      	movs	r0, #0
   80e6e:	e044      	b.n	80efa <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
   80e70:	b917      	cbnz	r7, 80e78 <xQueueGenericReceive+0xa4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80e72:	a802      	add	r0, sp, #8
   80e74:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   80e76:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   80e78:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   80e7a:	4b28      	ldr	r3, [pc, #160]	; (80f1c <xQueueGenericReceive+0x148>)
   80e7c:	4798      	blx	r3
		prvLockQueue( pxQueue );
   80e7e:	47b0      	blx	r6
   80e80:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80e82:	f1b3 3fff 	cmp.w	r3, #4294967295
   80e86:	bf04      	itt	eq
   80e88:	2300      	moveq	r3, #0
   80e8a:	6463      	streq	r3, [r4, #68]	; 0x44
   80e8c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
   80e92:	bf04      	itt	eq
   80e94:	2300      	moveq	r3, #0
   80e96:	64a3      	streq	r3, [r4, #72]	; 0x48
   80e98:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   80e9a:	a802      	add	r0, sp, #8
   80e9c:	f10d 0106 	add.w	r1, sp, #6
   80ea0:	4b1f      	ldr	r3, [pc, #124]	; (80f20 <xQueueGenericReceive+0x14c>)
   80ea2:	4798      	blx	r3
   80ea4:	bb18      	cbnz	r0, 80eee <xQueueGenericReceive+0x11a>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   80ea6:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   80ea8:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   80eac:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   80eae:	f1b8 0f00 	cmp.w	r8, #0
   80eb2:	d116      	bne.n	80ee2 <xQueueGenericReceive+0x10e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80eb4:	6823      	ldr	r3, [r4, #0]
   80eb6:	b923      	cbnz	r3, 80ec2 <xQueueGenericReceive+0xee>
					{
						portENTER_CRITICAL();
   80eb8:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   80eba:	6860      	ldr	r0, [r4, #4]
   80ebc:	4b19      	ldr	r3, [pc, #100]	; (80f24 <xQueueGenericReceive+0x150>)
   80ebe:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   80ec0:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   80ec2:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80ec6:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   80eca:	4b17      	ldr	r3, [pc, #92]	; (80f28 <xQueueGenericReceive+0x154>)
   80ecc:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   80ece:	4620      	mov	r0, r4
   80ed0:	4b16      	ldr	r3, [pc, #88]	; (80f2c <xQueueGenericReceive+0x158>)
   80ed2:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   80ed4:	4b16      	ldr	r3, [pc, #88]	; (80f30 <xQueueGenericReceive+0x15c>)
   80ed6:	4798      	blx	r3
   80ed8:	2800      	cmp	r0, #0
   80eda:	d195      	bne.n	80e08 <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
   80edc:	4b0e      	ldr	r3, [pc, #56]	; (80f18 <xQueueGenericReceive+0x144>)
   80ede:	4798      	blx	r3
   80ee0:	e792      	b.n	80e08 <xQueueGenericReceive+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   80ee2:	4620      	mov	r0, r4
   80ee4:	4b11      	ldr	r3, [pc, #68]	; (80f2c <xQueueGenericReceive+0x158>)
   80ee6:	4798      	blx	r3
				( void ) xTaskResumeAll();
   80ee8:	4b11      	ldr	r3, [pc, #68]	; (80f30 <xQueueGenericReceive+0x15c>)
   80eea:	4798      	blx	r3
   80eec:	e78c      	b.n	80e08 <xQueueGenericReceive+0x34>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   80eee:	4620      	mov	r0, r4
   80ef0:	4b0e      	ldr	r3, [pc, #56]	; (80f2c <xQueueGenericReceive+0x158>)
   80ef2:	4798      	blx	r3
			( void ) xTaskResumeAll();
   80ef4:	4b0e      	ldr	r3, [pc, #56]	; (80f30 <xQueueGenericReceive+0x15c>)
   80ef6:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   80ef8:	2000      	movs	r0, #0
		}
	}
}
   80efa:	b005      	add	sp, #20
   80efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80f00:	000807e1 	.word	0x000807e1
   80f04:	000807f1 	.word	0x000807f1
   80f08:	00080811 	.word	0x00080811
   80f0c:	00080a99 	.word	0x00080a99
   80f10:	00081855 	.word	0x00081855
   80f14:	00081711 	.word	0x00081711
   80f18:	000807d1 	.word	0x000807d1
   80f1c:	00081255 	.word	0x00081255
   80f20:	000817bd 	.word	0x000817bd
   80f24:	00081881 	.word	0x00081881
   80f28:	00081665 	.word	0x00081665
   80f2c:	00080ac1 	.word	0x00080ac1
   80f30:	000813b1 	.word	0x000813b1
   80f34:	00081795 	.word	0x00081795

00080f38 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   80f38:	b538      	push	{r3, r4, r5, lr}
   80f3a:	4604      	mov	r4, r0
   80f3c:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   80f3e:	4b0d      	ldr	r3, [pc, #52]	; (80f74 <vQueueWaitForMessageRestricted+0x3c>)
   80f40:	4798      	blx	r3
   80f42:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80f44:	f1b3 3fff 	cmp.w	r3, #4294967295
   80f48:	bf04      	itt	eq
   80f4a:	2300      	moveq	r3, #0
   80f4c:	6463      	streq	r3, [r4, #68]	; 0x44
   80f4e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80f50:	f1b3 3fff 	cmp.w	r3, #4294967295
   80f54:	bf04      	itt	eq
   80f56:	2300      	moveq	r3, #0
   80f58:	64a3      	streq	r3, [r4, #72]	; 0x48
   80f5a:	4b07      	ldr	r3, [pc, #28]	; (80f78 <vQueueWaitForMessageRestricted+0x40>)
   80f5c:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   80f5e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80f60:	b923      	cbnz	r3, 80f6c <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   80f62:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80f66:	4629      	mov	r1, r5
   80f68:	4b04      	ldr	r3, [pc, #16]	; (80f7c <vQueueWaitForMessageRestricted+0x44>)
   80f6a:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   80f6c:	4620      	mov	r0, r4
   80f6e:	4b04      	ldr	r3, [pc, #16]	; (80f80 <vQueueWaitForMessageRestricted+0x48>)
   80f70:	4798      	blx	r3
   80f72:	bd38      	pop	{r3, r4, r5, pc}
   80f74:	000807f1 	.word	0x000807f1
   80f78:	00080811 	.word	0x00080811
   80f7c:	000816c9 	.word	0x000816c9
   80f80:	00080ac1 	.word	0x00080ac1

00080f84 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   80f84:	b510      	push	{r4, lr}
   80f86:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   80f88:	4b0f      	ldr	r3, [pc, #60]	; (80fc8 <prvAddCurrentTaskToDelayedList+0x44>)
   80f8a:	681b      	ldr	r3, [r3, #0]
   80f8c:	8098      	strh	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   80f8e:	4b0f      	ldr	r3, [pc, #60]	; (80fcc <prvAddCurrentTaskToDelayedList+0x48>)
   80f90:	881b      	ldrh	r3, [r3, #0]
   80f92:	b29b      	uxth	r3, r3
   80f94:	4298      	cmp	r0, r3
   80f96:	d207      	bcs.n	80fa8 <prvAddCurrentTaskToDelayedList+0x24>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   80f98:	4b0d      	ldr	r3, [pc, #52]	; (80fd0 <prvAddCurrentTaskToDelayedList+0x4c>)
   80f9a:	6818      	ldr	r0, [r3, #0]
   80f9c:	4b0a      	ldr	r3, [pc, #40]	; (80fc8 <prvAddCurrentTaskToDelayedList+0x44>)
   80f9e:	6819      	ldr	r1, [r3, #0]
   80fa0:	3104      	adds	r1, #4
   80fa2:	4b0c      	ldr	r3, [pc, #48]	; (80fd4 <prvAddCurrentTaskToDelayedList+0x50>)
   80fa4:	4798      	blx	r3
   80fa6:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   80fa8:	4b0b      	ldr	r3, [pc, #44]	; (80fd8 <prvAddCurrentTaskToDelayedList+0x54>)
   80faa:	6818      	ldr	r0, [r3, #0]
   80fac:	4b06      	ldr	r3, [pc, #24]	; (80fc8 <prvAddCurrentTaskToDelayedList+0x44>)
   80fae:	6819      	ldr	r1, [r3, #0]
   80fb0:	3104      	adds	r1, #4
   80fb2:	4b08      	ldr	r3, [pc, #32]	; (80fd4 <prvAddCurrentTaskToDelayedList+0x50>)
   80fb4:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   80fb6:	4b09      	ldr	r3, [pc, #36]	; (80fdc <prvAddCurrentTaskToDelayedList+0x58>)
   80fb8:	881b      	ldrh	r3, [r3, #0]
   80fba:	b29b      	uxth	r3, r3
   80fbc:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   80fbe:	bf3c      	itt	cc
   80fc0:	4b06      	ldrcc	r3, [pc, #24]	; (80fdc <prvAddCurrentTaskToDelayedList+0x58>)
   80fc2:	801c      	strhcc	r4, [r3, #0]
   80fc4:	bd10      	pop	{r4, pc}
   80fc6:	bf00      	nop
   80fc8:	20078b00 	.word	0x20078b00
   80fcc:	20078b1c 	.word	0x20078b1c
   80fd0:	20078b20 	.word	0x20078b20
   80fd4:	00080715 	.word	0x00080715
   80fd8:	200789fc 	.word	0x200789fc
   80fdc:	20070134 	.word	0x20070134

00080fe0 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   80fe0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80fe4:	460e      	mov	r6, r1
   80fe6:	4617      	mov	r7, r2
   80fe8:	469a      	mov	sl, r3
   80fea:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   80fec:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   80ff0:	4681      	mov	r9, r0
   80ff2:	b918      	cbnz	r0, 80ffc <xTaskGenericCreate+0x1c>
   80ff4:	4b62      	ldr	r3, [pc, #392]	; (81180 <xTaskGenericCreate+0x1a0>)
   80ff6:	4798      	blx	r3
   80ff8:	bf00      	nop
   80ffa:	e7fd      	b.n	80ff8 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   80ffc:	2d09      	cmp	r5, #9
   80ffe:	d903      	bls.n	81008 <xTaskGenericCreate+0x28>
   81000:	4b5f      	ldr	r3, [pc, #380]	; (81180 <xTaskGenericCreate+0x1a0>)
   81002:	4798      	blx	r3
   81004:	bf00      	nop
   81006:	e7fd      	b.n	81004 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   81008:	2050      	movs	r0, #80	; 0x50
   8100a:	4b5e      	ldr	r3, [pc, #376]	; (81184 <xTaskGenericCreate+0x1a4>)
   8100c:	4798      	blx	r3

	if( pxNewTCB != NULL )
   8100e:	4604      	mov	r4, r0
   81010:	2800      	cmp	r0, #0
   81012:	f000 80b1 	beq.w	81178 <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81016:	f1b8 0f00 	cmp.w	r8, #0
   8101a:	f040 80a9 	bne.w	81170 <xTaskGenericCreate+0x190>
   8101e:	00b8      	lsls	r0, r7, #2
   81020:	4b58      	ldr	r3, [pc, #352]	; (81184 <xTaskGenericCreate+0x1a4>)
   81022:	4798      	blx	r3
   81024:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   81026:	b918      	cbnz	r0, 81030 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   81028:	4620      	mov	r0, r4
   8102a:	4b57      	ldr	r3, [pc, #348]	; (81188 <xTaskGenericCreate+0x1a8>)
   8102c:	4798      	blx	r3
   8102e:	e0a3      	b.n	81178 <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   81030:	21a5      	movs	r1, #165	; 0xa5
   81032:	00ba      	lsls	r2, r7, #2
   81034:	4b55      	ldr	r3, [pc, #340]	; (8118c <xTaskGenericCreate+0x1ac>)
   81036:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   81038:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   8103c:	3f01      	subs	r7, #1
   8103e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   81040:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   81044:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   81048:	f104 0034 	add.w	r0, r4, #52	; 0x34
   8104c:	4631      	mov	r1, r6
   8104e:	2210      	movs	r2, #16
   81050:	4b4f      	ldr	r3, [pc, #316]	; (81190 <xTaskGenericCreate+0x1b0>)
   81052:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   81054:	2300      	movs	r3, #0
   81056:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   8105a:	2d09      	cmp	r5, #9
   8105c:	bf34      	ite	cc
   8105e:	462e      	movcc	r6, r5
   81060:	2609      	movcs	r6, #9
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   81062:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   81064:	64e6      	str	r6, [r4, #76]	; 0x4c
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   81066:	1d27      	adds	r7, r4, #4
   81068:	4638      	mov	r0, r7
   8106a:	f8df 8170 	ldr.w	r8, [pc, #368]	; 811dc <xTaskGenericCreate+0x1fc>
   8106e:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   81070:	f104 0018 	add.w	r0, r4, #24
   81074:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   81076:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   81078:	f1c6 060a 	rsb	r6, r6, #10
   8107c:	8326      	strh	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   8107e:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   81080:	4658      	mov	r0, fp
   81082:	4649      	mov	r1, r9
   81084:	4652      	mov	r2, sl
   81086:	4b43      	ldr	r3, [pc, #268]	; (81194 <xTaskGenericCreate+0x1b4>)
   81088:	4798      	blx	r3
   8108a:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   8108c:	f010 0f07 	tst.w	r0, #7
   81090:	d003      	beq.n	8109a <xTaskGenericCreate+0xba>
   81092:	4b3b      	ldr	r3, [pc, #236]	; (81180 <xTaskGenericCreate+0x1a0>)
   81094:	4798      	blx	r3
   81096:	bf00      	nop
   81098:	e7fd      	b.n	81096 <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   8109a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8109c:	b103      	cbz	r3, 810a0 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   8109e:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   810a0:	4b3d      	ldr	r3, [pc, #244]	; (81198 <xTaskGenericCreate+0x1b8>)
   810a2:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   810a4:	4b3d      	ldr	r3, [pc, #244]	; (8119c <xTaskGenericCreate+0x1bc>)
   810a6:	681a      	ldr	r2, [r3, #0]
   810a8:	3201      	adds	r2, #1
   810aa:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   810ac:	4b3c      	ldr	r3, [pc, #240]	; (811a0 <xTaskGenericCreate+0x1c0>)
   810ae:	681b      	ldr	r3, [r3, #0]
   810b0:	bb2b      	cbnz	r3, 810fe <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   810b2:	4b3b      	ldr	r3, [pc, #236]	; (811a0 <xTaskGenericCreate+0x1c0>)
   810b4:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   810b6:	4b39      	ldr	r3, [pc, #228]	; (8119c <xTaskGenericCreate+0x1bc>)
   810b8:	681b      	ldr	r3, [r3, #0]
   810ba:	2b01      	cmp	r3, #1
   810bc:	d129      	bne.n	81112 <xTaskGenericCreate+0x132>
   810be:	4e39      	ldr	r6, [pc, #228]	; (811a4 <xTaskGenericCreate+0x1c4>)
   810c0:	f106 09c8 	add.w	r9, r6, #200	; 0xc8
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   810c4:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 811a8 <xTaskGenericCreate+0x1c8>
   810c8:	4630      	mov	r0, r6
   810ca:	47c0      	blx	r8
   810cc:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   810ce:	454e      	cmp	r6, r9
   810d0:	d1fa      	bne.n	810c8 <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   810d2:	f8df 910c 	ldr.w	r9, [pc, #268]	; 811e0 <xTaskGenericCreate+0x200>
   810d6:	4648      	mov	r0, r9
   810d8:	4e33      	ldr	r6, [pc, #204]	; (811a8 <xTaskGenericCreate+0x1c8>)
   810da:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   810dc:	f8df 8104 	ldr.w	r8, [pc, #260]	; 811e4 <xTaskGenericCreate+0x204>
   810e0:	4640      	mov	r0, r8
   810e2:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   810e4:	4831      	ldr	r0, [pc, #196]	; (811ac <xTaskGenericCreate+0x1cc>)
   810e6:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   810e8:	4831      	ldr	r0, [pc, #196]	; (811b0 <xTaskGenericCreate+0x1d0>)
   810ea:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   810ec:	4831      	ldr	r0, [pc, #196]	; (811b4 <xTaskGenericCreate+0x1d4>)
   810ee:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   810f0:	4b31      	ldr	r3, [pc, #196]	; (811b8 <xTaskGenericCreate+0x1d8>)
   810f2:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   810f6:	4b31      	ldr	r3, [pc, #196]	; (811bc <xTaskGenericCreate+0x1dc>)
   810f8:	f8c3 8000 	str.w	r8, [r3]
   810fc:	e009      	b.n	81112 <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   810fe:	4b30      	ldr	r3, [pc, #192]	; (811c0 <xTaskGenericCreate+0x1e0>)
   81100:	681b      	ldr	r3, [r3, #0]
   81102:	b933      	cbnz	r3, 81112 <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   81104:	4b26      	ldr	r3, [pc, #152]	; (811a0 <xTaskGenericCreate+0x1c0>)
   81106:	681b      	ldr	r3, [r3, #0]
   81108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8110a:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   8110c:	bf24      	itt	cs
   8110e:	4b24      	ldrcs	r3, [pc, #144]	; (811a0 <xTaskGenericCreate+0x1c0>)
   81110:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   81112:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81114:	4a2b      	ldr	r2, [pc, #172]	; (811c4 <xTaskGenericCreate+0x1e4>)
   81116:	6812      	ldr	r2, [r2, #0]
   81118:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   8111a:	bf84      	itt	hi
   8111c:	4a29      	ldrhi	r2, [pc, #164]	; (811c4 <xTaskGenericCreate+0x1e4>)
   8111e:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   81120:	4a29      	ldr	r2, [pc, #164]	; (811c8 <xTaskGenericCreate+0x1e8>)
   81122:	6811      	ldr	r1, [r2, #0]
   81124:	6461      	str	r1, [r4, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
   81126:	3101      	adds	r1, #1
   81128:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   8112a:	4a28      	ldr	r2, [pc, #160]	; (811cc <xTaskGenericCreate+0x1ec>)
   8112c:	6812      	ldr	r2, [r2, #0]
   8112e:	4293      	cmp	r3, r2
   81130:	bf84      	itt	hi
   81132:	4a26      	ldrhi	r2, [pc, #152]	; (811cc <xTaskGenericCreate+0x1ec>)
   81134:	6013      	strhi	r3, [r2, #0]
   81136:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8113a:	481a      	ldr	r0, [pc, #104]	; (811a4 <xTaskGenericCreate+0x1c4>)
   8113c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81140:	4639      	mov	r1, r7
   81142:	4b23      	ldr	r3, [pc, #140]	; (811d0 <xTaskGenericCreate+0x1f0>)
   81144:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   81146:	4b23      	ldr	r3, [pc, #140]	; (811d4 <xTaskGenericCreate+0x1f4>)
   81148:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   8114a:	4b1d      	ldr	r3, [pc, #116]	; (811c0 <xTaskGenericCreate+0x1e0>)
   8114c:	681b      	ldr	r3, [r3, #0]
   8114e:	b14b      	cbz	r3, 81164 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   81150:	4b13      	ldr	r3, [pc, #76]	; (811a0 <xTaskGenericCreate+0x1c0>)
   81152:	681b      	ldr	r3, [r3, #0]
   81154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81156:	429d      	cmp	r5, r3
   81158:	d907      	bls.n	8116a <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   8115a:	4b1f      	ldr	r3, [pc, #124]	; (811d8 <xTaskGenericCreate+0x1f8>)
   8115c:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   8115e:	2001      	movs	r0, #1
   81160:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81164:	2001      	movs	r0, #1
   81166:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8116a:	2001      	movs	r0, #1
   8116c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81170:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   81174:	4640      	mov	r0, r8
   81176:	e75b      	b.n	81030 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   81178:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   8117c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81180:	000807e1 	.word	0x000807e1
   81184:	0008093d 	.word	0x0008093d
   81188:	00080a01 	.word	0x00080a01
   8118c:	00083a09 	.word	0x00083a09
   81190:	00083c0d 	.word	0x00083c0d
   81194:	00080795 	.word	0x00080795
   81198:	000807f1 	.word	0x000807f1
   8119c:	20078b40 	.word	0x20078b40
   811a0:	20078b00 	.word	0x20078b00
   811a4:	20078a34 	.word	0x20078a34
   811a8:	000806d9 	.word	0x000806d9
   811ac:	20078b04 	.word	0x20078b04
   811b0:	20078a08 	.word	0x20078a08
   811b4:	200789e8 	.word	0x200789e8
   811b8:	200789fc 	.word	0x200789fc
   811bc:	20078b20 	.word	0x20078b20
   811c0:	20078a00 	.word	0x20078a00
   811c4:	20078b44 	.word	0x20078b44
   811c8:	20078b24 	.word	0x20078b24
   811cc:	20078a30 	.word	0x20078a30
   811d0:	000806f9 	.word	0x000806f9
   811d4:	00080811 	.word	0x00080811
   811d8:	000807d1 	.word	0x000807d1
   811dc:	000806f1 	.word	0x000806f1
   811e0:	20078b28 	.word	0x20078b28
   811e4:	20078a1c 	.word	0x20078a1c

000811e8 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   811e8:	b510      	push	{r4, lr}
   811ea:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   811ec:	2300      	movs	r3, #0
   811ee:	9300      	str	r3, [sp, #0]
   811f0:	9301      	str	r3, [sp, #4]
   811f2:	9302      	str	r3, [sp, #8]
   811f4:	9303      	str	r3, [sp, #12]
   811f6:	480f      	ldr	r0, [pc, #60]	; (81234 <vTaskStartScheduler+0x4c>)
   811f8:	490f      	ldr	r1, [pc, #60]	; (81238 <vTaskStartScheduler+0x50>)
   811fa:	f44f 7280 	mov.w	r2, #256	; 0x100
   811fe:	4c0f      	ldr	r4, [pc, #60]	; (8123c <vTaskStartScheduler+0x54>)
   81200:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   81202:	2801      	cmp	r0, #1
   81204:	d10e      	bne.n	81224 <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
   81206:	4b0e      	ldr	r3, [pc, #56]	; (81240 <vTaskStartScheduler+0x58>)
   81208:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   8120a:	2801      	cmp	r0, #1
   8120c:	d10a      	bne.n	81224 <vTaskStartScheduler+0x3c>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   8120e:	4b0d      	ldr	r3, [pc, #52]	; (81244 <vTaskStartScheduler+0x5c>)
   81210:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   81212:	2201      	movs	r2, #1
   81214:	4b0c      	ldr	r3, [pc, #48]	; (81248 <vTaskStartScheduler+0x60>)
   81216:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   81218:	2200      	movs	r2, #0
   8121a:	4b0c      	ldr	r3, [pc, #48]	; (8124c <vTaskStartScheduler+0x64>)
   8121c:	801a      	strh	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   8121e:	4b0c      	ldr	r3, [pc, #48]	; (81250 <vTaskStartScheduler+0x68>)
   81220:	4798      	blx	r3
   81222:	e004      	b.n	8122e <vTaskStartScheduler+0x46>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   81224:	b918      	cbnz	r0, 8122e <vTaskStartScheduler+0x46>
   81226:	4b07      	ldr	r3, [pc, #28]	; (81244 <vTaskStartScheduler+0x5c>)
   81228:	4798      	blx	r3
   8122a:	bf00      	nop
   8122c:	e7fd      	b.n	8122a <vTaskStartScheduler+0x42>
}
   8122e:	b004      	add	sp, #16
   81230:	bd10      	pop	{r4, pc}
   81232:	bf00      	nop
   81234:	00081551 	.word	0x00081551
   81238:	000868dc 	.word	0x000868dc
   8123c:	00080fe1 	.word	0x00080fe1
   81240:	000819f9 	.word	0x000819f9
   81244:	000807e1 	.word	0x000807e1
   81248:	20078a00 	.word	0x20078a00
   8124c:	20078b1c 	.word	0x20078b1c
   81250:	000808ad 	.word	0x000808ad

00081254 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   81254:	4b02      	ldr	r3, [pc, #8]	; (81260 <vTaskSuspendAll+0xc>)
   81256:	681a      	ldr	r2, [r3, #0]
   81258:	3201      	adds	r2, #1
   8125a:	601a      	str	r2, [r3, #0]
   8125c:	4770      	bx	lr
   8125e:	bf00      	nop
   81260:	20078afc 	.word	0x20078afc

00081264 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   81264:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   81266:	4b04      	ldr	r3, [pc, #16]	; (81278 <xTaskGetTickCount+0x14>)
   81268:	4798      	blx	r3
	{
		xTicks = xTickCount;
   8126a:	4b04      	ldr	r3, [pc, #16]	; (8127c <xTaskGetTickCount+0x18>)
   8126c:	881c      	ldrh	r4, [r3, #0]
   8126e:	b2a4      	uxth	r4, r4
	}
	taskEXIT_CRITICAL();
   81270:	4b03      	ldr	r3, [pc, #12]	; (81280 <xTaskGetTickCount+0x1c>)
   81272:	4798      	blx	r3

	return xTicks;
}
   81274:	4620      	mov	r0, r4
   81276:	bd10      	pop	{r4, pc}
   81278:	000807f1 	.word	0x000807f1
   8127c:	20078b1c 	.word	0x20078b1c
   81280:	00080811 	.word	0x00080811

00081284 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   81284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81288:	4b3d      	ldr	r3, [pc, #244]	; (81380 <vTaskIncrementTick+0xfc>)
   8128a:	681b      	ldr	r3, [r3, #0]
   8128c:	2b00      	cmp	r3, #0
   8128e:	d171      	bne.n	81374 <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   81290:	4b3c      	ldr	r3, [pc, #240]	; (81384 <vTaskIncrementTick+0x100>)
   81292:	881a      	ldrh	r2, [r3, #0]
   81294:	3201      	adds	r2, #1
   81296:	b292      	uxth	r2, r2
   81298:	801a      	strh	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   8129a:	881b      	ldrh	r3, [r3, #0]
   8129c:	b29b      	uxth	r3, r3
   8129e:	bb03      	cbnz	r3, 812e2 <vTaskIncrementTick+0x5e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   812a0:	4b39      	ldr	r3, [pc, #228]	; (81388 <vTaskIncrementTick+0x104>)
   812a2:	681b      	ldr	r3, [r3, #0]
   812a4:	681b      	ldr	r3, [r3, #0]
   812a6:	b11b      	cbz	r3, 812b0 <vTaskIncrementTick+0x2c>
   812a8:	4b38      	ldr	r3, [pc, #224]	; (8138c <vTaskIncrementTick+0x108>)
   812aa:	4798      	blx	r3
   812ac:	bf00      	nop
   812ae:	e7fd      	b.n	812ac <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   812b0:	4b35      	ldr	r3, [pc, #212]	; (81388 <vTaskIncrementTick+0x104>)
   812b2:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   812b4:	4a36      	ldr	r2, [pc, #216]	; (81390 <vTaskIncrementTick+0x10c>)
   812b6:	6810      	ldr	r0, [r2, #0]
   812b8:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   812ba:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   812bc:	4a35      	ldr	r2, [pc, #212]	; (81394 <vTaskIncrementTick+0x110>)
   812be:	6811      	ldr	r1, [r2, #0]
   812c0:	3101      	adds	r1, #1
   812c2:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   812c4:	681b      	ldr	r3, [r3, #0]
   812c6:	681b      	ldr	r3, [r3, #0]
   812c8:	b923      	cbnz	r3, 812d4 <vTaskIncrementTick+0x50>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   812ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
   812ce:	4b32      	ldr	r3, [pc, #200]	; (81398 <vTaskIncrementTick+0x114>)
   812d0:	801a      	strh	r2, [r3, #0]
   812d2:	e006      	b.n	812e2 <vTaskIncrementTick+0x5e>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   812d4:	4b2c      	ldr	r3, [pc, #176]	; (81388 <vTaskIncrementTick+0x104>)
   812d6:	681b      	ldr	r3, [r3, #0]
   812d8:	68db      	ldr	r3, [r3, #12]
   812da:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   812dc:	889a      	ldrh	r2, [r3, #4]
   812de:	4b2e      	ldr	r3, [pc, #184]	; (81398 <vTaskIncrementTick+0x114>)
   812e0:	801a      	strh	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   812e2:	4b28      	ldr	r3, [pc, #160]	; (81384 <vTaskIncrementTick+0x100>)
   812e4:	881a      	ldrh	r2, [r3, #0]
   812e6:	b292      	uxth	r2, r2
   812e8:	4b2b      	ldr	r3, [pc, #172]	; (81398 <vTaskIncrementTick+0x114>)
   812ea:	881b      	ldrh	r3, [r3, #0]
   812ec:	b29b      	uxth	r3, r3
   812ee:	429a      	cmp	r2, r3
   812f0:	d344      	bcc.n	8137c <vTaskIncrementTick+0xf8>
   812f2:	4b25      	ldr	r3, [pc, #148]	; (81388 <vTaskIncrementTick+0x104>)
   812f4:	681b      	ldr	r3, [r3, #0]
   812f6:	681b      	ldr	r3, [r3, #0]
   812f8:	b153      	cbz	r3, 81310 <vTaskIncrementTick+0x8c>
   812fa:	4b23      	ldr	r3, [pc, #140]	; (81388 <vTaskIncrementTick+0x104>)
   812fc:	681b      	ldr	r3, [r3, #0]
   812fe:	68db      	ldr	r3, [r3, #12]
   81300:	68dc      	ldr	r4, [r3, #12]
   81302:	88a3      	ldrh	r3, [r4, #4]
   81304:	4a1f      	ldr	r2, [pc, #124]	; (81384 <vTaskIncrementTick+0x100>)
   81306:	8812      	ldrh	r2, [r2, #0]
   81308:	b292      	uxth	r2, r2
   8130a:	4293      	cmp	r3, r2
   8130c:	d914      	bls.n	81338 <vTaskIncrementTick+0xb4>
   8130e:	e00f      	b.n	81330 <vTaskIncrementTick+0xac>
   81310:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81314:	4b20      	ldr	r3, [pc, #128]	; (81398 <vTaskIncrementTick+0x114>)
   81316:	801a      	strh	r2, [r3, #0]
   81318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8131c:	4b1a      	ldr	r3, [pc, #104]	; (81388 <vTaskIncrementTick+0x104>)
   8131e:	681b      	ldr	r3, [r3, #0]
   81320:	68db      	ldr	r3, [r3, #12]
   81322:	68dc      	ldr	r4, [r3, #12]
   81324:	88a3      	ldrh	r3, [r4, #4]
   81326:	4a17      	ldr	r2, [pc, #92]	; (81384 <vTaskIncrementTick+0x100>)
   81328:	8812      	ldrh	r2, [r2, #0]
   8132a:	b292      	uxth	r2, r2
   8132c:	4293      	cmp	r3, r2
   8132e:	d907      	bls.n	81340 <vTaskIncrementTick+0xbc>
   81330:	4a19      	ldr	r2, [pc, #100]	; (81398 <vTaskIncrementTick+0x114>)
   81332:	8013      	strh	r3, [r2, #0]
   81334:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81338:	4e18      	ldr	r6, [pc, #96]	; (8139c <vTaskIncrementTick+0x118>)
   8133a:	4f19      	ldr	r7, [pc, #100]	; (813a0 <vTaskIncrementTick+0x11c>)
   8133c:	f8df 806c 	ldr.w	r8, [pc, #108]	; 813ac <vTaskIncrementTick+0x128>
   81340:	1d25      	adds	r5, r4, #4
   81342:	4628      	mov	r0, r5
   81344:	47b0      	blx	r6
   81346:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   81348:	b113      	cbz	r3, 81350 <vTaskIncrementTick+0xcc>
   8134a:	f104 0018 	add.w	r0, r4, #24
   8134e:	47b0      	blx	r6
   81350:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81352:	683a      	ldr	r2, [r7, #0]
   81354:	4293      	cmp	r3, r2
   81356:	bf88      	it	hi
   81358:	603b      	strhi	r3, [r7, #0]
   8135a:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   8135e:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   81362:	4629      	mov	r1, r5
   81364:	4b0f      	ldr	r3, [pc, #60]	; (813a4 <vTaskIncrementTick+0x120>)
   81366:	4798      	blx	r3
   81368:	4b07      	ldr	r3, [pc, #28]	; (81388 <vTaskIncrementTick+0x104>)
   8136a:	681b      	ldr	r3, [r3, #0]
   8136c:	681b      	ldr	r3, [r3, #0]
   8136e:	2b00      	cmp	r3, #0
   81370:	d1d4      	bne.n	8131c <vTaskIncrementTick+0x98>
   81372:	e7cd      	b.n	81310 <vTaskIncrementTick+0x8c>
	}
	else
	{
		++uxMissedTicks;
   81374:	4b0c      	ldr	r3, [pc, #48]	; (813a8 <vTaskIncrementTick+0x124>)
   81376:	681a      	ldr	r2, [r3, #0]
   81378:	3201      	adds	r2, #1
   8137a:	601a      	str	r2, [r3, #0]
   8137c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81380:	20078afc 	.word	0x20078afc
   81384:	20078b1c 	.word	0x20078b1c
   81388:	200789fc 	.word	0x200789fc
   8138c:	000807e1 	.word	0x000807e1
   81390:	20078b20 	.word	0x20078b20
   81394:	20078b18 	.word	0x20078b18
   81398:	20070134 	.word	0x20070134
   8139c:	00080759 	.word	0x00080759
   813a0:	20078a30 	.word	0x20078a30
   813a4:	000806f9 	.word	0x000806f9
   813a8:	200789e4 	.word	0x200789e4
   813ac:	20078a34 	.word	0x20078a34

000813b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   813b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   813b4:	4b31      	ldr	r3, [pc, #196]	; (8147c <xTaskResumeAll+0xcc>)
   813b6:	681b      	ldr	r3, [r3, #0]
   813b8:	b91b      	cbnz	r3, 813c2 <xTaskResumeAll+0x12>
   813ba:	4b31      	ldr	r3, [pc, #196]	; (81480 <xTaskResumeAll+0xd0>)
   813bc:	4798      	blx	r3
   813be:	bf00      	nop
   813c0:	e7fd      	b.n	813be <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   813c2:	4b30      	ldr	r3, [pc, #192]	; (81484 <xTaskResumeAll+0xd4>)
   813c4:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   813c6:	4b2d      	ldr	r3, [pc, #180]	; (8147c <xTaskResumeAll+0xcc>)
   813c8:	681a      	ldr	r2, [r3, #0]
   813ca:	3a01      	subs	r2, #1
   813cc:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   813ce:	681b      	ldr	r3, [r3, #0]
   813d0:	2b00      	cmp	r3, #0
   813d2:	d148      	bne.n	81466 <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   813d4:	4b2c      	ldr	r3, [pc, #176]	; (81488 <xTaskResumeAll+0xd8>)
   813d6:	681b      	ldr	r3, [r3, #0]
   813d8:	2b00      	cmp	r3, #0
   813da:	d046      	beq.n	8146a <xTaskResumeAll+0xba>
   813dc:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   813de:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 814b4 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   813e2:	4f2a      	ldr	r7, [pc, #168]	; (8148c <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   813e4:	4e2a      	ldr	r6, [pc, #168]	; (81490 <xTaskResumeAll+0xe0>)
   813e6:	e01d      	b.n	81424 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   813e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
   813ec:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   813ee:	f104 0018 	add.w	r0, r4, #24
   813f2:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   813f4:	f104 0904 	add.w	r9, r4, #4
   813f8:	4648      	mov	r0, r9
   813fa:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   813fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   813fe:	6832      	ldr	r2, [r6, #0]
   81400:	4293      	cmp	r3, r2
   81402:	bf88      	it	hi
   81404:	6033      	strhi	r3, [r6, #0]
   81406:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8140a:	4822      	ldr	r0, [pc, #136]	; (81494 <xTaskResumeAll+0xe4>)
   8140c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81410:	4649      	mov	r1, r9
   81412:	4b21      	ldr	r3, [pc, #132]	; (81498 <xTaskResumeAll+0xe8>)
   81414:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81416:	4b21      	ldr	r3, [pc, #132]	; (8149c <xTaskResumeAll+0xec>)
   81418:	681b      	ldr	r3, [r3, #0]
   8141a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   8141c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   8141e:	429a      	cmp	r2, r3
   81420:	bf28      	it	cs
   81422:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81424:	f8d8 3000 	ldr.w	r3, [r8]
   81428:	2b00      	cmp	r3, #0
   8142a:	d1dd      	bne.n	813e8 <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8142c:	4b1c      	ldr	r3, [pc, #112]	; (814a0 <xTaskResumeAll+0xf0>)
   8142e:	681b      	ldr	r3, [r3, #0]
   81430:	b163      	cbz	r3, 8144c <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81432:	4b1b      	ldr	r3, [pc, #108]	; (814a0 <xTaskResumeAll+0xf0>)
   81434:	681b      	ldr	r3, [r3, #0]
   81436:	b17b      	cbz	r3, 81458 <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   81438:	4d1a      	ldr	r5, [pc, #104]	; (814a4 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   8143a:	4c19      	ldr	r4, [pc, #100]	; (814a0 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   8143c:	47a8      	blx	r5
						--uxMissedTicks;
   8143e:	6823      	ldr	r3, [r4, #0]
   81440:	3b01      	subs	r3, #1
   81442:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81444:	6823      	ldr	r3, [r4, #0]
   81446:	2b00      	cmp	r3, #0
   81448:	d1f8      	bne.n	8143c <xTaskResumeAll+0x8c>
   8144a:	e005      	b.n	81458 <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   8144c:	2d01      	cmp	r5, #1
   8144e:	d003      	beq.n	81458 <xTaskResumeAll+0xa8>
   81450:	4b15      	ldr	r3, [pc, #84]	; (814a8 <xTaskResumeAll+0xf8>)
   81452:	681b      	ldr	r3, [r3, #0]
   81454:	2b01      	cmp	r3, #1
   81456:	d10a      	bne.n	8146e <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   81458:	2200      	movs	r2, #0
   8145a:	4b13      	ldr	r3, [pc, #76]	; (814a8 <xTaskResumeAll+0xf8>)
   8145c:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   8145e:	4b13      	ldr	r3, [pc, #76]	; (814ac <xTaskResumeAll+0xfc>)
   81460:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   81462:	2401      	movs	r4, #1
   81464:	e004      	b.n	81470 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   81466:	2400      	movs	r4, #0
   81468:	e002      	b.n	81470 <xTaskResumeAll+0xc0>
   8146a:	2400      	movs	r4, #0
   8146c:	e000      	b.n	81470 <xTaskResumeAll+0xc0>
   8146e:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   81470:	4b0f      	ldr	r3, [pc, #60]	; (814b0 <xTaskResumeAll+0x100>)
   81472:	4798      	blx	r3

	return xAlreadyYielded;
}
   81474:	4620      	mov	r0, r4
   81476:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8147a:	bf00      	nop
   8147c:	20078afc 	.word	0x20078afc
   81480:	000807e1 	.word	0x000807e1
   81484:	000807f1 	.word	0x000807f1
   81488:	20078b40 	.word	0x20078b40
   8148c:	00080759 	.word	0x00080759
   81490:	20078a30 	.word	0x20078a30
   81494:	20078a34 	.word	0x20078a34
   81498:	000806f9 	.word	0x000806f9
   8149c:	20078b00 	.word	0x20078b00
   814a0:	200789e4 	.word	0x200789e4
   814a4:	00081285 	.word	0x00081285
   814a8:	20078b3c 	.word	0x20078b3c
   814ac:	000807d1 	.word	0x000807d1
   814b0:	00080811 	.word	0x00080811
   814b4:	20078b04 	.word	0x20078b04

000814b8 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   814b8:	b538      	push	{r3, r4, r5, lr}
   814ba:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   814bc:	4605      	mov	r5, r0
   814be:	b918      	cbnz	r0, 814c8 <vTaskDelayUntil+0x10>
   814c0:	4b1b      	ldr	r3, [pc, #108]	; (81530 <vTaskDelayUntil+0x78>)
   814c2:	4798      	blx	r3
   814c4:	bf00      	nop
   814c6:	e7fd      	b.n	814c4 <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   814c8:	b919      	cbnz	r1, 814d2 <vTaskDelayUntil+0x1a>
   814ca:	4b19      	ldr	r3, [pc, #100]	; (81530 <vTaskDelayUntil+0x78>)
   814cc:	4798      	blx	r3
   814ce:	bf00      	nop
   814d0:	e7fd      	b.n	814ce <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   814d2:	4b18      	ldr	r3, [pc, #96]	; (81534 <vTaskDelayUntil+0x7c>)
   814d4:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   814d6:	882b      	ldrh	r3, [r5, #0]
   814d8:	441c      	add	r4, r3
   814da:	b2a4      	uxth	r4, r4

			if( xTickCount < *pxPreviousWakeTime )
   814dc:	4a16      	ldr	r2, [pc, #88]	; (81538 <vTaskDelayUntil+0x80>)
   814de:	8812      	ldrh	r2, [r2, #0]
   814e0:	b292      	uxth	r2, r2
   814e2:	4293      	cmp	r3, r2
   814e4:	d908      	bls.n	814f8 <vTaskDelayUntil+0x40>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   814e6:	42a3      	cmp	r3, r4
   814e8:	d91e      	bls.n	81528 <vTaskDelayUntil+0x70>
   814ea:	4b13      	ldr	r3, [pc, #76]	; (81538 <vTaskDelayUntil+0x80>)
   814ec:	881b      	ldrh	r3, [r3, #0]
   814ee:	b29b      	uxth	r3, r3
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   814f0:	802c      	strh	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   814f2:	429c      	cmp	r4, r3
   814f4:	d910      	bls.n	81518 <vTaskDelayUntil+0x60>
   814f6:	e007      	b.n	81508 <vTaskDelayUntil+0x50>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   814f8:	42a3      	cmp	r3, r4
   814fa:	d813      	bhi.n	81524 <vTaskDelayUntil+0x6c>
   814fc:	4b0e      	ldr	r3, [pc, #56]	; (81538 <vTaskDelayUntil+0x80>)
   814fe:	881b      	ldrh	r3, [r3, #0]
   81500:	b29b      	uxth	r3, r3
   81502:	429c      	cmp	r4, r3
   81504:	d80e      	bhi.n	81524 <vTaskDelayUntil+0x6c>
   81506:	e00f      	b.n	81528 <vTaskDelayUntil+0x70>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81508:	4b0c      	ldr	r3, [pc, #48]	; (8153c <vTaskDelayUntil+0x84>)
   8150a:	6818      	ldr	r0, [r3, #0]
   8150c:	3004      	adds	r0, #4
   8150e:	4b0c      	ldr	r3, [pc, #48]	; (81540 <vTaskDelayUntil+0x88>)
   81510:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   81512:	4620      	mov	r0, r4
   81514:	4b0b      	ldr	r3, [pc, #44]	; (81544 <vTaskDelayUntil+0x8c>)
   81516:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   81518:	4b0b      	ldr	r3, [pc, #44]	; (81548 <vTaskDelayUntil+0x90>)
   8151a:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   8151c:	b930      	cbnz	r0, 8152c <vTaskDelayUntil+0x74>
		{
			portYIELD_WITHIN_API();
   8151e:	4b0b      	ldr	r3, [pc, #44]	; (8154c <vTaskDelayUntil+0x94>)
   81520:	4798      	blx	r3
   81522:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81524:	802c      	strh	r4, [r5, #0]
   81526:	e7ef      	b.n	81508 <vTaskDelayUntil+0x50>
   81528:	802c      	strh	r4, [r5, #0]
   8152a:	e7f5      	b.n	81518 <vTaskDelayUntil+0x60>
   8152c:	bd38      	pop	{r3, r4, r5, pc}
   8152e:	bf00      	nop
   81530:	000807e1 	.word	0x000807e1
   81534:	00081255 	.word	0x00081255
   81538:	20078b1c 	.word	0x20078b1c
   8153c:	20078b00 	.word	0x20078b00
   81540:	00080759 	.word	0x00080759
   81544:	00080f85 	.word	0x00080f85
   81548:	000813b1 	.word	0x000813b1
   8154c:	000807d1 	.word	0x000807d1

00081550 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   81550:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81552:	4d15      	ldr	r5, [pc, #84]	; (815a8 <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81554:	4e15      	ldr	r6, [pc, #84]	; (815ac <prvIdleTask+0x5c>)
			{
				taskYIELD();
   81556:	f8df 8078 	ldr.w	r8, [pc, #120]	; 815d0 <prvIdleTask+0x80>
   8155a:	e01c      	b.n	81596 <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   8155c:	4b14      	ldr	r3, [pc, #80]	; (815b0 <prvIdleTask+0x60>)
   8155e:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   81560:	4b14      	ldr	r3, [pc, #80]	; (815b4 <prvIdleTask+0x64>)
   81562:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   81564:	4b14      	ldr	r3, [pc, #80]	; (815b8 <prvIdleTask+0x68>)
   81566:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   81568:	b1ac      	cbz	r4, 81596 <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   8156a:	4b14      	ldr	r3, [pc, #80]	; (815bc <prvIdleTask+0x6c>)
   8156c:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   8156e:	4b11      	ldr	r3, [pc, #68]	; (815b4 <prvIdleTask+0x64>)
   81570:	68db      	ldr	r3, [r3, #12]
   81572:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81574:	1d20      	adds	r0, r4, #4
   81576:	4b12      	ldr	r3, [pc, #72]	; (815c0 <prvIdleTask+0x70>)
   81578:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   8157a:	4b12      	ldr	r3, [pc, #72]	; (815c4 <prvIdleTask+0x74>)
   8157c:	681a      	ldr	r2, [r3, #0]
   8157e:	3a01      	subs	r2, #1
   81580:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   81582:	682b      	ldr	r3, [r5, #0]
   81584:	3b01      	subs	r3, #1
   81586:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   81588:	4b0f      	ldr	r3, [pc, #60]	; (815c8 <prvIdleTask+0x78>)
   8158a:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   8158c:	6b20      	ldr	r0, [r4, #48]	; 0x30
   8158e:	4f0f      	ldr	r7, [pc, #60]	; (815cc <prvIdleTask+0x7c>)
   81590:	47b8      	blx	r7
		vPortFree( pxTCB );
   81592:	4620      	mov	r0, r4
   81594:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81596:	682b      	ldr	r3, [r5, #0]
   81598:	2b00      	cmp	r3, #0
   8159a:	d1df      	bne.n	8155c <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   8159c:	6833      	ldr	r3, [r6, #0]
   8159e:	2b01      	cmp	r3, #1
   815a0:	d9f9      	bls.n	81596 <prvIdleTask+0x46>
			{
				taskYIELD();
   815a2:	47c0      	blx	r8
   815a4:	e7f7      	b.n	81596 <prvIdleTask+0x46>
   815a6:	bf00      	nop
   815a8:	20078a04 	.word	0x20078a04
   815ac:	20078a34 	.word	0x20078a34
   815b0:	00081255 	.word	0x00081255
   815b4:	20078a08 	.word	0x20078a08
   815b8:	000813b1 	.word	0x000813b1
   815bc:	000807f1 	.word	0x000807f1
   815c0:	00080759 	.word	0x00080759
   815c4:	20078b40 	.word	0x20078b40
   815c8:	00080811 	.word	0x00080811
   815cc:	00080a01 	.word	0x00080a01
   815d0:	000807d1 	.word	0x000807d1

000815d4 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   815d4:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   815d6:	4b1d      	ldr	r3, [pc, #116]	; (8164c <vTaskSwitchContext+0x78>)
   815d8:	681b      	ldr	r3, [r3, #0]
   815da:	b95b      	cbnz	r3, 815f4 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   815dc:	4b1c      	ldr	r3, [pc, #112]	; (81650 <vTaskSwitchContext+0x7c>)
   815de:	681b      	ldr	r3, [r3, #0]
   815e0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   815e4:	009b      	lsls	r3, r3, #2
   815e6:	4a1b      	ldr	r2, [pc, #108]	; (81654 <vTaskSwitchContext+0x80>)
   815e8:	58d3      	ldr	r3, [r2, r3]
   815ea:	b9cb      	cbnz	r3, 81620 <vTaskSwitchContext+0x4c>
   815ec:	4b18      	ldr	r3, [pc, #96]	; (81650 <vTaskSwitchContext+0x7c>)
   815ee:	681b      	ldr	r3, [r3, #0]
   815f0:	b953      	cbnz	r3, 81608 <vTaskSwitchContext+0x34>
   815f2:	e005      	b.n	81600 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   815f4:	2201      	movs	r2, #1
   815f6:	4b18      	ldr	r3, [pc, #96]	; (81658 <vTaskSwitchContext+0x84>)
   815f8:	601a      	str	r2, [r3, #0]
   815fa:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   815fc:	681a      	ldr	r2, [r3, #0]
   815fe:	b92a      	cbnz	r2, 8160c <vTaskSwitchContext+0x38>
   81600:	4b16      	ldr	r3, [pc, #88]	; (8165c <vTaskSwitchContext+0x88>)
   81602:	4798      	blx	r3
   81604:	bf00      	nop
   81606:	e7fd      	b.n	81604 <vTaskSwitchContext+0x30>
   81608:	4b11      	ldr	r3, [pc, #68]	; (81650 <vTaskSwitchContext+0x7c>)
   8160a:	4912      	ldr	r1, [pc, #72]	; (81654 <vTaskSwitchContext+0x80>)
   8160c:	681a      	ldr	r2, [r3, #0]
   8160e:	3a01      	subs	r2, #1
   81610:	601a      	str	r2, [r3, #0]
   81612:	681a      	ldr	r2, [r3, #0]
   81614:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81618:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   8161c:	2a00      	cmp	r2, #0
   8161e:	d0ed      	beq.n	815fc <vTaskSwitchContext+0x28>
   81620:	4b0b      	ldr	r3, [pc, #44]	; (81650 <vTaskSwitchContext+0x7c>)
   81622:	681b      	ldr	r3, [r3, #0]
   81624:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81628:	4a0a      	ldr	r2, [pc, #40]	; (81654 <vTaskSwitchContext+0x80>)
   8162a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   8162e:	685a      	ldr	r2, [r3, #4]
   81630:	6852      	ldr	r2, [r2, #4]
   81632:	605a      	str	r2, [r3, #4]
   81634:	f103 0108 	add.w	r1, r3, #8
   81638:	428a      	cmp	r2, r1
   8163a:	bf04      	itt	eq
   8163c:	6852      	ldreq	r2, [r2, #4]
   8163e:	605a      	streq	r2, [r3, #4]
   81640:	685b      	ldr	r3, [r3, #4]
   81642:	68da      	ldr	r2, [r3, #12]
   81644:	4b06      	ldr	r3, [pc, #24]	; (81660 <vTaskSwitchContext+0x8c>)
   81646:	601a      	str	r2, [r3, #0]
   81648:	bd08      	pop	{r3, pc}
   8164a:	bf00      	nop
   8164c:	20078afc 	.word	0x20078afc
   81650:	20078a30 	.word	0x20078a30
   81654:	20078a34 	.word	0x20078a34
   81658:	20078b3c 	.word	0x20078b3c
   8165c:	000807e1 	.word	0x000807e1
   81660:	20078b00 	.word	0x20078b00

00081664 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   81664:	b538      	push	{r3, r4, r5, lr}
   81666:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   81668:	b918      	cbnz	r0, 81672 <vTaskPlaceOnEventList+0xe>
   8166a:	4b0f      	ldr	r3, [pc, #60]	; (816a8 <vTaskPlaceOnEventList+0x44>)
   8166c:	4798      	blx	r3
   8166e:	bf00      	nop
   81670:	e7fd      	b.n	8166e <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81672:	4d0e      	ldr	r5, [pc, #56]	; (816ac <vTaskPlaceOnEventList+0x48>)
   81674:	6829      	ldr	r1, [r5, #0]
   81676:	3118      	adds	r1, #24
   81678:	4b0d      	ldr	r3, [pc, #52]	; (816b0 <vTaskPlaceOnEventList+0x4c>)
   8167a:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   8167c:	6828      	ldr	r0, [r5, #0]
   8167e:	3004      	adds	r0, #4
   81680:	4b0c      	ldr	r3, [pc, #48]	; (816b4 <vTaskPlaceOnEventList+0x50>)
   81682:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   81684:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81688:	429c      	cmp	r4, r3
   8168a:	d105      	bne.n	81698 <vTaskPlaceOnEventList+0x34>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   8168c:	6829      	ldr	r1, [r5, #0]
   8168e:	480a      	ldr	r0, [pc, #40]	; (816b8 <vTaskPlaceOnEventList+0x54>)
   81690:	3104      	adds	r1, #4
   81692:	4b0a      	ldr	r3, [pc, #40]	; (816bc <vTaskPlaceOnEventList+0x58>)
   81694:	4798      	blx	r3
   81696:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   81698:	4b09      	ldr	r3, [pc, #36]	; (816c0 <vTaskPlaceOnEventList+0x5c>)
   8169a:	8818      	ldrh	r0, [r3, #0]
   8169c:	4420      	add	r0, r4
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   8169e:	b280      	uxth	r0, r0
   816a0:	4b08      	ldr	r3, [pc, #32]	; (816c4 <vTaskPlaceOnEventList+0x60>)
   816a2:	4798      	blx	r3
   816a4:	bd38      	pop	{r3, r4, r5, pc}
   816a6:	bf00      	nop
   816a8:	000807e1 	.word	0x000807e1
   816ac:	20078b00 	.word	0x20078b00
   816b0:	00080715 	.word	0x00080715
   816b4:	00080759 	.word	0x00080759
   816b8:	200789e8 	.word	0x200789e8
   816bc:	000806f9 	.word	0x000806f9
   816c0:	20078b1c 	.word	0x20078b1c
   816c4:	00080f85 	.word	0x00080f85

000816c8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   816c8:	b538      	push	{r3, r4, r5, lr}
   816ca:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   816cc:	b918      	cbnz	r0, 816d6 <vTaskPlaceOnEventListRestricted+0xe>
   816ce:	4b0a      	ldr	r3, [pc, #40]	; (816f8 <vTaskPlaceOnEventListRestricted+0x30>)
   816d0:	4798      	blx	r3
   816d2:	bf00      	nop
   816d4:	e7fd      	b.n	816d2 <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   816d6:	4c09      	ldr	r4, [pc, #36]	; (816fc <vTaskPlaceOnEventListRestricted+0x34>)
   816d8:	6821      	ldr	r1, [r4, #0]
   816da:	3118      	adds	r1, #24
   816dc:	4b08      	ldr	r3, [pc, #32]	; (81700 <vTaskPlaceOnEventListRestricted+0x38>)
   816de:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   816e0:	6820      	ldr	r0, [r4, #0]
   816e2:	3004      	adds	r0, #4
   816e4:	4b07      	ldr	r3, [pc, #28]	; (81704 <vTaskPlaceOnEventListRestricted+0x3c>)
   816e6:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   816e8:	4b07      	ldr	r3, [pc, #28]	; (81708 <vTaskPlaceOnEventListRestricted+0x40>)
   816ea:	8818      	ldrh	r0, [r3, #0]
   816ec:	4428      	add	r0, r5
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   816ee:	b280      	uxth	r0, r0
   816f0:	4b06      	ldr	r3, [pc, #24]	; (8170c <vTaskPlaceOnEventListRestricted+0x44>)
   816f2:	4798      	blx	r3
   816f4:	bd38      	pop	{r3, r4, r5, pc}
   816f6:	bf00      	nop
   816f8:	000807e1 	.word	0x000807e1
   816fc:	20078b00 	.word	0x20078b00
   81700:	000806f9 	.word	0x000806f9
   81704:	00080759 	.word	0x00080759
   81708:	20078b1c 	.word	0x20078b1c
   8170c:	00080f85 	.word	0x00080f85

00081710 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   81710:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   81712:	68c3      	ldr	r3, [r0, #12]
   81714:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   81716:	b91c      	cbnz	r4, 81720 <xTaskRemoveFromEventList+0x10>
   81718:	4b16      	ldr	r3, [pc, #88]	; (81774 <xTaskRemoveFromEventList+0x64>)
   8171a:	4798      	blx	r3
   8171c:	bf00      	nop
   8171e:	e7fd      	b.n	8171c <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   81720:	f104 0518 	add.w	r5, r4, #24
   81724:	4628      	mov	r0, r5
   81726:	4b14      	ldr	r3, [pc, #80]	; (81778 <xTaskRemoveFromEventList+0x68>)
   81728:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8172a:	4b14      	ldr	r3, [pc, #80]	; (8177c <xTaskRemoveFromEventList+0x6c>)
   8172c:	681b      	ldr	r3, [r3, #0]
   8172e:	b99b      	cbnz	r3, 81758 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   81730:	1d25      	adds	r5, r4, #4
   81732:	4628      	mov	r0, r5
   81734:	4b10      	ldr	r3, [pc, #64]	; (81778 <xTaskRemoveFromEventList+0x68>)
   81736:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   81738:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8173a:	4a11      	ldr	r2, [pc, #68]	; (81780 <xTaskRemoveFromEventList+0x70>)
   8173c:	6812      	ldr	r2, [r2, #0]
   8173e:	4293      	cmp	r3, r2
   81740:	bf84      	itt	hi
   81742:	4a0f      	ldrhi	r2, [pc, #60]	; (81780 <xTaskRemoveFromEventList+0x70>)
   81744:	6013      	strhi	r3, [r2, #0]
   81746:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8174a:	480e      	ldr	r0, [pc, #56]	; (81784 <xTaskRemoveFromEventList+0x74>)
   8174c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81750:	4629      	mov	r1, r5
   81752:	4b0d      	ldr	r3, [pc, #52]	; (81788 <xTaskRemoveFromEventList+0x78>)
   81754:	4798      	blx	r3
   81756:	e003      	b.n	81760 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   81758:	480c      	ldr	r0, [pc, #48]	; (8178c <xTaskRemoveFromEventList+0x7c>)
   8175a:	4629      	mov	r1, r5
   8175c:	4b0a      	ldr	r3, [pc, #40]	; (81788 <xTaskRemoveFromEventList+0x78>)
   8175e:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81760:	4b0b      	ldr	r3, [pc, #44]	; (81790 <xTaskRemoveFromEventList+0x80>)
   81762:	681b      	ldr	r3, [r3, #0]
   81764:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   81768:	4298      	cmp	r0, r3
   8176a:	bf34      	ite	cc
   8176c:	2000      	movcc	r0, #0
   8176e:	2001      	movcs	r0, #1
   81770:	bd38      	pop	{r3, r4, r5, pc}
   81772:	bf00      	nop
   81774:	000807e1 	.word	0x000807e1
   81778:	00080759 	.word	0x00080759
   8177c:	20078afc 	.word	0x20078afc
   81780:	20078a30 	.word	0x20078a30
   81784:	20078a34 	.word	0x20078a34
   81788:	000806f9 	.word	0x000806f9
   8178c:	20078b04 	.word	0x20078b04
   81790:	20078b00 	.word	0x20078b00

00081794 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   81794:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   81796:	b918      	cbnz	r0, 817a0 <vTaskSetTimeOutState+0xc>
   81798:	4b05      	ldr	r3, [pc, #20]	; (817b0 <vTaskSetTimeOutState+0x1c>)
   8179a:	4798      	blx	r3
   8179c:	bf00      	nop
   8179e:	e7fd      	b.n	8179c <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   817a0:	4a04      	ldr	r2, [pc, #16]	; (817b4 <vTaskSetTimeOutState+0x20>)
   817a2:	6812      	ldr	r2, [r2, #0]
   817a4:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   817a6:	4a04      	ldr	r2, [pc, #16]	; (817b8 <vTaskSetTimeOutState+0x24>)
   817a8:	8812      	ldrh	r2, [r2, #0]
   817aa:	8082      	strh	r2, [r0, #4]
   817ac:	bd08      	pop	{r3, pc}
   817ae:	bf00      	nop
   817b0:	000807e1 	.word	0x000807e1
   817b4:	20078b18 	.word	0x20078b18
   817b8:	20078b1c 	.word	0x20078b1c

000817bc <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   817bc:	b538      	push	{r3, r4, r5, lr}
   817be:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   817c0:	4604      	mov	r4, r0
   817c2:	b918      	cbnz	r0, 817cc <xTaskCheckForTimeOut+0x10>
   817c4:	4b1a      	ldr	r3, [pc, #104]	; (81830 <xTaskCheckForTimeOut+0x74>)
   817c6:	4798      	blx	r3
   817c8:	bf00      	nop
   817ca:	e7fd      	b.n	817c8 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   817cc:	b919      	cbnz	r1, 817d6 <xTaskCheckForTimeOut+0x1a>
   817ce:	4b18      	ldr	r3, [pc, #96]	; (81830 <xTaskCheckForTimeOut+0x74>)
   817d0:	4798      	blx	r3
   817d2:	bf00      	nop
   817d4:	e7fd      	b.n	817d2 <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   817d6:	4b17      	ldr	r3, [pc, #92]	; (81834 <xTaskCheckForTimeOut+0x78>)
   817d8:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   817da:	882b      	ldrh	r3, [r5, #0]
   817dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
   817e0:	4293      	cmp	r3, r2
   817e2:	d01c      	beq.n	8181e <xTaskCheckForTimeOut+0x62>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   817e4:	4a14      	ldr	r2, [pc, #80]	; (81838 <xTaskCheckForTimeOut+0x7c>)
   817e6:	6811      	ldr	r1, [r2, #0]
   817e8:	6822      	ldr	r2, [r4, #0]
   817ea:	428a      	cmp	r2, r1
   817ec:	d005      	beq.n	817fa <xTaskCheckForTimeOut+0x3e>
   817ee:	4a13      	ldr	r2, [pc, #76]	; (8183c <xTaskCheckForTimeOut+0x80>)
   817f0:	8812      	ldrh	r2, [r2, #0]
   817f2:	b292      	uxth	r2, r2
   817f4:	88a1      	ldrh	r1, [r4, #4]
   817f6:	4291      	cmp	r1, r2
   817f8:	d913      	bls.n	81822 <xTaskCheckForTimeOut+0x66>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   817fa:	4a10      	ldr	r2, [pc, #64]	; (8183c <xTaskCheckForTimeOut+0x80>)
   817fc:	8811      	ldrh	r1, [r2, #0]
   817fe:	88a2      	ldrh	r2, [r4, #4]
   81800:	1a89      	subs	r1, r1, r2
   81802:	b289      	uxth	r1, r1
   81804:	428b      	cmp	r3, r1
   81806:	d90e      	bls.n	81826 <xTaskCheckForTimeOut+0x6a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   81808:	490c      	ldr	r1, [pc, #48]	; (8183c <xTaskCheckForTimeOut+0x80>)
   8180a:	8809      	ldrh	r1, [r1, #0]
   8180c:	b289      	uxth	r1, r1
   8180e:	1a52      	subs	r2, r2, r1
   81810:	4413      	add	r3, r2
   81812:	802b      	strh	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   81814:	4620      	mov	r0, r4
   81816:	4b0a      	ldr	r3, [pc, #40]	; (81840 <xTaskCheckForTimeOut+0x84>)
   81818:	4798      	blx	r3
			xReturn = pdFALSE;
   8181a:	2400      	movs	r4, #0
   8181c:	e004      	b.n	81828 <xTaskCheckForTimeOut+0x6c>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   8181e:	2400      	movs	r4, #0
   81820:	e002      	b.n	81828 <xTaskCheckForTimeOut+0x6c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   81822:	2401      	movs	r4, #1
   81824:	e000      	b.n	81828 <xTaskCheckForTimeOut+0x6c>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   81826:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   81828:	4b06      	ldr	r3, [pc, #24]	; (81844 <xTaskCheckForTimeOut+0x88>)
   8182a:	4798      	blx	r3

	return xReturn;
}
   8182c:	4620      	mov	r0, r4
   8182e:	bd38      	pop	{r3, r4, r5, pc}
   81830:	000807e1 	.word	0x000807e1
   81834:	000807f1 	.word	0x000807f1
   81838:	20078b18 	.word	0x20078b18
   8183c:	20078b1c 	.word	0x20078b1c
   81840:	00081795 	.word	0x00081795
   81844:	00080811 	.word	0x00080811

00081848 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   81848:	2201      	movs	r2, #1
   8184a:	4b01      	ldr	r3, [pc, #4]	; (81850 <vTaskMissedYield+0x8>)
   8184c:	601a      	str	r2, [r3, #0]
   8184e:	4770      	bx	lr
   81850:	20078b3c 	.word	0x20078b3c

00081854 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   81854:	4b01      	ldr	r3, [pc, #4]	; (8185c <xTaskGetCurrentTaskHandle+0x8>)
   81856:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   81858:	4770      	bx	lr
   8185a:	bf00      	nop
   8185c:	20078b00 	.word	0x20078b00

00081860 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   81860:	4b05      	ldr	r3, [pc, #20]	; (81878 <xTaskGetSchedulerState+0x18>)
   81862:	681b      	ldr	r3, [r3, #0]
   81864:	b133      	cbz	r3, 81874 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81866:	4b05      	ldr	r3, [pc, #20]	; (8187c <xTaskGetSchedulerState+0x1c>)
   81868:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   8186a:	2b00      	cmp	r3, #0
   8186c:	bf14      	ite	ne
   8186e:	2002      	movne	r0, #2
   81870:	2001      	moveq	r0, #1
   81872:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   81874:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   81876:	4770      	bx	lr
   81878:	20078a00 	.word	0x20078a00
   8187c:	20078afc 	.word	0x20078afc

00081880 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   81880:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   81882:	4604      	mov	r4, r0
   81884:	2800      	cmp	r0, #0
   81886:	d02e      	beq.n	818e6 <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   81888:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   8188a:	4a17      	ldr	r2, [pc, #92]	; (818e8 <vTaskPriorityInherit+0x68>)
   8188c:	6812      	ldr	r2, [r2, #0]
   8188e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   81890:	4293      	cmp	r3, r2
   81892:	d228      	bcs.n	818e6 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   81894:	4a14      	ldr	r2, [pc, #80]	; (818e8 <vTaskPriorityInherit+0x68>)
   81896:	6812      	ldr	r2, [r2, #0]
   81898:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   8189a:	f1c2 020a 	rsb	r2, r2, #10
   8189e:	8302      	strh	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   818a0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   818a4:	4a11      	ldr	r2, [pc, #68]	; (818ec <vTaskPriorityInherit+0x6c>)
   818a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   818aa:	6942      	ldr	r2, [r0, #20]
   818ac:	429a      	cmp	r2, r3
   818ae:	d116      	bne.n	818de <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   818b0:	1d05      	adds	r5, r0, #4
   818b2:	4628      	mov	r0, r5
   818b4:	4b0e      	ldr	r3, [pc, #56]	; (818f0 <vTaskPriorityInherit+0x70>)
   818b6:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   818b8:	4b0b      	ldr	r3, [pc, #44]	; (818e8 <vTaskPriorityInherit+0x68>)
   818ba:	681b      	ldr	r3, [r3, #0]
   818bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   818be:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   818c0:	4a0c      	ldr	r2, [pc, #48]	; (818f4 <vTaskPriorityInherit+0x74>)
   818c2:	6812      	ldr	r2, [r2, #0]
   818c4:	4293      	cmp	r3, r2
   818c6:	bf84      	itt	hi
   818c8:	4a0a      	ldrhi	r2, [pc, #40]	; (818f4 <vTaskPriorityInherit+0x74>)
   818ca:	6013      	strhi	r3, [r2, #0]
   818cc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   818d0:	4806      	ldr	r0, [pc, #24]	; (818ec <vTaskPriorityInherit+0x6c>)
   818d2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   818d6:	4629      	mov	r1, r5
   818d8:	4b07      	ldr	r3, [pc, #28]	; (818f8 <vTaskPriorityInherit+0x78>)
   818da:	4798      	blx	r3
   818dc:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   818de:	4b02      	ldr	r3, [pc, #8]	; (818e8 <vTaskPriorityInherit+0x68>)
   818e0:	681b      	ldr	r3, [r3, #0]
   818e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   818e4:	62c3      	str	r3, [r0, #44]	; 0x2c
   818e6:	bd38      	pop	{r3, r4, r5, pc}
   818e8:	20078b00 	.word	0x20078b00
   818ec:	20078a34 	.word	0x20078a34
   818f0:	00080759 	.word	0x00080759
   818f4:	20078a30 	.word	0x20078a30
   818f8:	000806f9 	.word	0x000806f9

000818fc <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   818fc:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   818fe:	4604      	mov	r4, r0
   81900:	b1d0      	cbz	r0, 81938 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   81902:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   81904:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   81906:	429a      	cmp	r2, r3
   81908:	d016      	beq.n	81938 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   8190a:	1d05      	adds	r5, r0, #4
   8190c:	4628      	mov	r0, r5
   8190e:	4b0b      	ldr	r3, [pc, #44]	; (8193c <vTaskPriorityDisinherit+0x40>)
   81910:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   81912:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
   81914:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   81916:	f1c3 020a 	rsb	r2, r3, #10
   8191a:	8322      	strh	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   8191c:	4a08      	ldr	r2, [pc, #32]	; (81940 <vTaskPriorityDisinherit+0x44>)
   8191e:	6812      	ldr	r2, [r2, #0]
   81920:	4293      	cmp	r3, r2
   81922:	bf84      	itt	hi
   81924:	4a06      	ldrhi	r2, [pc, #24]	; (81940 <vTaskPriorityDisinherit+0x44>)
   81926:	6013      	strhi	r3, [r2, #0]
   81928:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8192c:	4805      	ldr	r0, [pc, #20]	; (81944 <vTaskPriorityDisinherit+0x48>)
   8192e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81932:	4629      	mov	r1, r5
   81934:	4b04      	ldr	r3, [pc, #16]	; (81948 <vTaskPriorityDisinherit+0x4c>)
   81936:	4798      	blx	r3
   81938:	bd38      	pop	{r3, r4, r5, pc}
   8193a:	bf00      	nop
   8193c:	00080759 	.word	0x00080759
   81940:	20078a30 	.word	0x20078a30
   81944:	20078a34 	.word	0x20078a34
   81948:	000806f9 	.word	0x000806f9

0008194c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   8194c:	b510      	push	{r4, lr}
   8194e:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   81950:	8081      	strh	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81952:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   81954:	4291      	cmp	r1, r2
   81956:	d80b      	bhi.n	81970 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   81958:	1ad3      	subs	r3, r2, r3
   8195a:	8b01      	ldrh	r1, [r0, #24]
   8195c:	b29b      	uxth	r3, r3
   8195e:	4299      	cmp	r1, r3
   81960:	d911      	bls.n	81986 <prvInsertTimerInActiveList+0x3a>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   81962:	4b0b      	ldr	r3, [pc, #44]	; (81990 <prvInsertTimerInActiveList+0x44>)
   81964:	6818      	ldr	r0, [r3, #0]
   81966:	1d21      	adds	r1, r4, #4
   81968:	4b0a      	ldr	r3, [pc, #40]	; (81994 <prvInsertTimerInActiveList+0x48>)
   8196a:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   8196c:	2000      	movs	r0, #0
   8196e:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   81970:	429a      	cmp	r2, r3
   81972:	d201      	bcs.n	81978 <prvInsertTimerInActiveList+0x2c>
   81974:	4299      	cmp	r1, r3
   81976:	d208      	bcs.n	8198a <prvInsertTimerInActiveList+0x3e>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81978:	4b07      	ldr	r3, [pc, #28]	; (81998 <prvInsertTimerInActiveList+0x4c>)
   8197a:	6818      	ldr	r0, [r3, #0]
   8197c:	1d21      	adds	r1, r4, #4
   8197e:	4b05      	ldr	r3, [pc, #20]	; (81994 <prvInsertTimerInActiveList+0x48>)
   81980:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81982:	2000      	movs	r0, #0
   81984:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   81986:	2001      	movs	r0, #1
   81988:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   8198a:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   8198c:	bd10      	pop	{r4, pc}
   8198e:	bf00      	nop
   81990:	20078b7c 	.word	0x20078b7c
   81994:	00080715 	.word	0x00080715
   81998:	20078b48 	.word	0x20078b48

0008199c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   8199c:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   8199e:	4b0d      	ldr	r3, [pc, #52]	; (819d4 <prvCheckForValidListAndQueue+0x38>)
   819a0:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   819a2:	4b0d      	ldr	r3, [pc, #52]	; (819d8 <prvCheckForValidListAndQueue+0x3c>)
   819a4:	681b      	ldr	r3, [r3, #0]
   819a6:	b98b      	cbnz	r3, 819cc <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   819a8:	4d0c      	ldr	r5, [pc, #48]	; (819dc <prvCheckForValidListAndQueue+0x40>)
   819aa:	4628      	mov	r0, r5
   819ac:	4e0c      	ldr	r6, [pc, #48]	; (819e0 <prvCheckForValidListAndQueue+0x44>)
   819ae:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   819b0:	4c0c      	ldr	r4, [pc, #48]	; (819e4 <prvCheckForValidListAndQueue+0x48>)
   819b2:	4620      	mov	r0, r4
   819b4:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   819b6:	4b0c      	ldr	r3, [pc, #48]	; (819e8 <prvCheckForValidListAndQueue+0x4c>)
   819b8:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   819ba:	4b0c      	ldr	r3, [pc, #48]	; (819ec <prvCheckForValidListAndQueue+0x50>)
   819bc:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   819be:	2005      	movs	r0, #5
   819c0:	210c      	movs	r1, #12
   819c2:	2200      	movs	r2, #0
   819c4:	4b0a      	ldr	r3, [pc, #40]	; (819f0 <prvCheckForValidListAndQueue+0x54>)
   819c6:	4798      	blx	r3
   819c8:	4b03      	ldr	r3, [pc, #12]	; (819d8 <prvCheckForValidListAndQueue+0x3c>)
   819ca:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   819cc:	4b09      	ldr	r3, [pc, #36]	; (819f4 <prvCheckForValidListAndQueue+0x58>)
   819ce:	4798      	blx	r3
   819d0:	bd70      	pop	{r4, r5, r6, pc}
   819d2:	bf00      	nop
   819d4:	000807f1 	.word	0x000807f1
   819d8:	20078b78 	.word	0x20078b78
   819dc:	20078b4c 	.word	0x20078b4c
   819e0:	000806d9 	.word	0x000806d9
   819e4:	20078b60 	.word	0x20078b60
   819e8:	20078b48 	.word	0x20078b48
   819ec:	20078b7c 	.word	0x20078b7c
   819f0:	00080bc9 	.word	0x00080bc9
   819f4:	00080811 	.word	0x00080811

000819f8 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   819f8:	b510      	push	{r4, lr}
   819fa:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   819fc:	4b0b      	ldr	r3, [pc, #44]	; (81a2c <xTimerCreateTimerTask+0x34>)
   819fe:	4798      	blx	r3

	if( xTimerQueue != NULL )
   81a00:	4b0b      	ldr	r3, [pc, #44]	; (81a30 <xTimerCreateTimerTask+0x38>)
   81a02:	681b      	ldr	r3, [r3, #0]
   81a04:	b163      	cbz	r3, 81a20 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   81a06:	2309      	movs	r3, #9
   81a08:	9300      	str	r3, [sp, #0]
   81a0a:	2300      	movs	r3, #0
   81a0c:	9301      	str	r3, [sp, #4]
   81a0e:	9302      	str	r3, [sp, #8]
   81a10:	9303      	str	r3, [sp, #12]
   81a12:	4808      	ldr	r0, [pc, #32]	; (81a34 <xTimerCreateTimerTask+0x3c>)
   81a14:	4908      	ldr	r1, [pc, #32]	; (81a38 <xTimerCreateTimerTask+0x40>)
   81a16:	f44f 7200 	mov.w	r2, #512	; 0x200
   81a1a:	4c08      	ldr	r4, [pc, #32]	; (81a3c <xTimerCreateTimerTask+0x44>)
   81a1c:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   81a1e:	b918      	cbnz	r0, 81a28 <xTimerCreateTimerTask+0x30>
   81a20:	4b07      	ldr	r3, [pc, #28]	; (81a40 <xTimerCreateTimerTask+0x48>)
   81a22:	4798      	blx	r3
   81a24:	bf00      	nop
   81a26:	e7fd      	b.n	81a24 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   81a28:	b004      	add	sp, #16
   81a2a:	bd10      	pop	{r4, pc}
   81a2c:	0008199d 	.word	0x0008199d
   81a30:	20078b78 	.word	0x20078b78
   81a34:	00081b59 	.word	0x00081b59
   81a38:	000868e8 	.word	0x000868e8
   81a3c:	00080fe1 	.word	0x00080fe1
   81a40:	000807e1 	.word	0x000807e1

00081a44 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   81a44:	b510      	push	{r4, lr}
   81a46:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   81a48:	4c10      	ldr	r4, [pc, #64]	; (81a8c <xTimerGenericCommand+0x48>)
   81a4a:	6824      	ldr	r4, [r4, #0]
   81a4c:	b1d4      	cbz	r4, 81a84 <xTimerGenericCommand+0x40>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   81a4e:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   81a50:	f8ad 2008 	strh.w	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   81a54:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   81a56:	b973      	cbnz	r3, 81a76 <xTimerGenericCommand+0x32>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   81a58:	4b0d      	ldr	r3, [pc, #52]	; (81a90 <xTimerGenericCommand+0x4c>)
   81a5a:	4798      	blx	r3
   81a5c:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   81a5e:	4b0b      	ldr	r3, [pc, #44]	; (81a8c <xTimerGenericCommand+0x48>)
   81a60:	6818      	ldr	r0, [r3, #0]
   81a62:	a901      	add	r1, sp, #4
   81a64:	bf07      	ittee	eq
   81a66:	f8bd 2018 	ldrheq.w	r2, [sp, #24]
   81a6a:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   81a6c:	2200      	movne	r2, #0
   81a6e:	4613      	movne	r3, r2
   81a70:	4c08      	ldr	r4, [pc, #32]	; (81a94 <xTimerGenericCommand+0x50>)
   81a72:	47a0      	blx	r4
   81a74:	e007      	b.n	81a86 <xTimerGenericCommand+0x42>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   81a76:	4620      	mov	r0, r4
   81a78:	a901      	add	r1, sp, #4
   81a7a:	461a      	mov	r2, r3
   81a7c:	2300      	movs	r3, #0
   81a7e:	4c06      	ldr	r4, [pc, #24]	; (81a98 <xTimerGenericCommand+0x54>)
   81a80:	47a0      	blx	r4
   81a82:	e000      	b.n	81a86 <xTimerGenericCommand+0x42>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   81a84:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   81a86:	b004      	add	sp, #16
   81a88:	bd10      	pop	{r4, pc}
   81a8a:	bf00      	nop
   81a8c:	20078b78 	.word	0x20078b78
   81a90:	00081861 	.word	0x00081861
   81a94:	00080c21 	.word	0x00080c21
   81a98:	00080d45 	.word	0x00080d45

00081a9c <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   81a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81aa0:	b082      	sub	sp, #8
   81aa2:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   81aa4:	4b24      	ldr	r3, [pc, #144]	; (81b38 <prvSampleTimeNow+0x9c>)
   81aa6:	4798      	blx	r3
   81aa8:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   81aaa:	4b24      	ldr	r3, [pc, #144]	; (81b3c <prvSampleTimeNow+0xa0>)
   81aac:	881b      	ldrh	r3, [r3, #0]
   81aae:	4283      	cmp	r3, r0
   81ab0:	d937      	bls.n	81b22 <prvSampleTimeNow+0x86>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   81ab2:	4e23      	ldr	r6, [pc, #140]	; (81b40 <prvSampleTimeNow+0xa4>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   81ab4:	4f23      	ldr	r7, [pc, #140]	; (81b44 <prvSampleTimeNow+0xa8>)
   81ab6:	e027      	b.n	81b08 <prvSampleTimeNow+0x6c>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81ab8:	68da      	ldr	r2, [r3, #12]
   81aba:	f8b2 a000 	ldrh.w	sl, [r2]
   81abe:	fa1f fa8a 	uxth.w	sl, sl

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81ac2:	68db      	ldr	r3, [r3, #12]
   81ac4:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   81ac6:	1d25      	adds	r5, r4, #4
   81ac8:	4628      	mov	r0, r5
   81aca:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81acc:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81ace:	4620      	mov	r0, r4
   81ad0:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81ad2:	69e3      	ldr	r3, [r4, #28]
   81ad4:	2b01      	cmp	r3, #1
   81ad6:	d117      	bne.n	81b08 <prvSampleTimeNow+0x6c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   81ad8:	8b23      	ldrh	r3, [r4, #24]
   81ada:	4453      	add	r3, sl
   81adc:	b29b      	uxth	r3, r3
			if( xReloadTime > xNextExpireTime )
   81ade:	4553      	cmp	r3, sl
   81ae0:	d906      	bls.n	81af0 <prvSampleTimeNow+0x54>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   81ae2:	80a3      	strh	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81ae4:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81ae6:	6830      	ldr	r0, [r6, #0]
   81ae8:	4629      	mov	r1, r5
   81aea:	4b17      	ldr	r3, [pc, #92]	; (81b48 <prvSampleTimeNow+0xac>)
   81aec:	4798      	blx	r3
   81aee:	e00b      	b.n	81b08 <prvSampleTimeNow+0x6c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81af0:	2300      	movs	r3, #0
   81af2:	9300      	str	r3, [sp, #0]
   81af4:	4620      	mov	r0, r4
   81af6:	4619      	mov	r1, r3
   81af8:	4652      	mov	r2, sl
   81afa:	4c14      	ldr	r4, [pc, #80]	; (81b4c <prvSampleTimeNow+0xb0>)
   81afc:	47a0      	blx	r4
				configASSERT( xResult );
   81afe:	b918      	cbnz	r0, 81b08 <prvSampleTimeNow+0x6c>
   81b00:	4b13      	ldr	r3, [pc, #76]	; (81b50 <prvSampleTimeNow+0xb4>)
   81b02:	4798      	blx	r3
   81b04:	bf00      	nop
   81b06:	e7fd      	b.n	81b04 <prvSampleTimeNow+0x68>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   81b08:	6833      	ldr	r3, [r6, #0]
   81b0a:	681a      	ldr	r2, [r3, #0]
   81b0c:	2a00      	cmp	r2, #0
   81b0e:	d1d3      	bne.n	81ab8 <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   81b10:	4a10      	ldr	r2, [pc, #64]	; (81b54 <prvSampleTimeNow+0xb8>)
   81b12:	6811      	ldr	r1, [r2, #0]
   81b14:	480a      	ldr	r0, [pc, #40]	; (81b40 <prvSampleTimeNow+0xa4>)
   81b16:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   81b18:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   81b1a:	2301      	movs	r3, #1
   81b1c:	f8c9 3000 	str.w	r3, [r9]
   81b20:	e002      	b.n	81b28 <prvSampleTimeNow+0x8c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   81b22:	2300      	movs	r3, #0
   81b24:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   81b28:	4b04      	ldr	r3, [pc, #16]	; (81b3c <prvSampleTimeNow+0xa0>)
   81b2a:	f8a3 8000 	strh.w	r8, [r3]

	return xTimeNow;
}
   81b2e:	4640      	mov	r0, r8
   81b30:	b002      	add	sp, #8
   81b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81b36:	bf00      	nop
   81b38:	00081265 	.word	0x00081265
   81b3c:	20078b74 	.word	0x20078b74
   81b40:	20078b48 	.word	0x20078b48
   81b44:	00080759 	.word	0x00080759
   81b48:	00080715 	.word	0x00080715
   81b4c:	00081a45 	.word	0x00081a45
   81b50:	000807e1 	.word	0x000807e1
   81b54:	20078b7c 	.word	0x20078b7c

00081b58 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   81b58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81b5c:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   81b5e:	4d51      	ldr	r5, [pc, #324]	; (81ca4 <prvTimerTask+0x14c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81b60:	f8df 8170 	ldr.w	r8, [pc, #368]	; 81cd4 <prvTimerTask+0x17c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   81b64:	4b50      	ldr	r3, [pc, #320]	; (81ca8 <prvTimerTask+0x150>)
   81b66:	681b      	ldr	r3, [r3, #0]
   81b68:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   81b6a:	2a00      	cmp	r2, #0
   81b6c:	f000 8090 	beq.w	81c90 <prvTimerTask+0x138>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81b70:	68db      	ldr	r3, [r3, #12]
   81b72:	881e      	ldrh	r6, [r3, #0]
   81b74:	b2b6      	uxth	r6, r6
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   81b76:	4b4d      	ldr	r3, [pc, #308]	; (81cac <prvTimerTask+0x154>)
   81b78:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81b7a:	a803      	add	r0, sp, #12
   81b7c:	4b4c      	ldr	r3, [pc, #304]	; (81cb0 <prvTimerTask+0x158>)
   81b7e:	4798      	blx	r3
   81b80:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81b82:	9b03      	ldr	r3, [sp, #12]
   81b84:	2b00      	cmp	r3, #0
   81b86:	d132      	bne.n	81bee <prvTimerTask+0x96>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   81b88:	4286      	cmp	r6, r0
   81b8a:	d825      	bhi.n	81bd8 <prvTimerTask+0x80>
			{
				xTaskResumeAll();
   81b8c:	4b49      	ldr	r3, [pc, #292]	; (81cb4 <prvTimerTask+0x15c>)
   81b8e:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81b90:	4b45      	ldr	r3, [pc, #276]	; (81ca8 <prvTimerTask+0x150>)
   81b92:	681b      	ldr	r3, [r3, #0]
   81b94:	68db      	ldr	r3, [r3, #12]
   81b96:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81b98:	1d20      	adds	r0, r4, #4
   81b9a:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81b9c:	69e3      	ldr	r3, [r4, #28]
   81b9e:	2b01      	cmp	r3, #1
   81ba0:	d115      	bne.n	81bce <prvTimerTask+0x76>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   81ba2:	8b21      	ldrh	r1, [r4, #24]
   81ba4:	4431      	add	r1, r6
   81ba6:	4620      	mov	r0, r4
   81ba8:	b289      	uxth	r1, r1
   81baa:	463a      	mov	r2, r7
   81bac:	4633      	mov	r3, r6
   81bae:	4f42      	ldr	r7, [pc, #264]	; (81cb8 <prvTimerTask+0x160>)
   81bb0:	47b8      	blx	r7
   81bb2:	2801      	cmp	r0, #1
   81bb4:	d10b      	bne.n	81bce <prvTimerTask+0x76>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81bb6:	2300      	movs	r3, #0
   81bb8:	9300      	str	r3, [sp, #0]
   81bba:	4620      	mov	r0, r4
   81bbc:	4619      	mov	r1, r3
   81bbe:	4632      	mov	r2, r6
   81bc0:	4e3e      	ldr	r6, [pc, #248]	; (81cbc <prvTimerTask+0x164>)
   81bc2:	47b0      	blx	r6
			configASSERT( xResult );
   81bc4:	b918      	cbnz	r0, 81bce <prvTimerTask+0x76>
   81bc6:	4b3e      	ldr	r3, [pc, #248]	; (81cc0 <prvTimerTask+0x168>)
   81bc8:	4798      	blx	r3
   81bca:	bf00      	nop
   81bcc:	e7fd      	b.n	81bca <prvTimerTask+0x72>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81bce:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81bd0:	4620      	mov	r0, r4
   81bd2:	4798      	blx	r3
   81bd4:	e00d      	b.n	81bf2 <prvTimerTask+0x9a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   81bd6:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   81bd8:	1bf1      	subs	r1, r6, r7
   81bda:	6828      	ldr	r0, [r5, #0]
   81bdc:	b289      	uxth	r1, r1
   81bde:	4b39      	ldr	r3, [pc, #228]	; (81cc4 <prvTimerTask+0x16c>)
   81be0:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   81be2:	4b34      	ldr	r3, [pc, #208]	; (81cb4 <prvTimerTask+0x15c>)
   81be4:	4798      	blx	r3
   81be6:	b920      	cbnz	r0, 81bf2 <prvTimerTask+0x9a>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   81be8:	4b37      	ldr	r3, [pc, #220]	; (81cc8 <prvTimerTask+0x170>)
   81bea:	4798      	blx	r3
   81bec:	e001      	b.n	81bf2 <prvTimerTask+0x9a>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   81bee:	4b31      	ldr	r3, [pc, #196]	; (81cb4 <prvTimerTask+0x15c>)
   81bf0:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81bf2:	a802      	add	r0, sp, #8
   81bf4:	4b2e      	ldr	r3, [pc, #184]	; (81cb0 <prvTimerTask+0x158>)
   81bf6:	4798      	blx	r3
   81bf8:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   81bfa:	4e34      	ldr	r6, [pc, #208]	; (81ccc <prvTimerTask+0x174>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   81bfc:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 81cb8 <prvTimerTask+0x160>
   81c00:	e03e      	b.n	81c80 <prvTimerTask+0x128>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   81c02:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   81c04:	b11c      	cbz	r4, 81c0e <prvTimerTask+0xb6>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   81c06:	6961      	ldr	r1, [r4, #20]
   81c08:	b109      	cbz	r1, 81c0e <prvTimerTask+0xb6>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   81c0a:	1d20      	adds	r0, r4, #4
   81c0c:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   81c0e:	9903      	ldr	r1, [sp, #12]
   81c10:	2902      	cmp	r1, #2
   81c12:	d023      	beq.n	81c5c <prvTimerTask+0x104>
   81c14:	2903      	cmp	r1, #3
   81c16:	d030      	beq.n	81c7a <prvTimerTask+0x122>
   81c18:	2900      	cmp	r1, #0
   81c1a:	d131      	bne.n	81c80 <prvTimerTask+0x128>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   81c1c:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   81c20:	8b21      	ldrh	r1, [r4, #24]
   81c22:	4419      	add	r1, r3
   81c24:	4620      	mov	r0, r4
   81c26:	b289      	uxth	r1, r1
   81c28:	463a      	mov	r2, r7
   81c2a:	47c8      	blx	r9
   81c2c:	2801      	cmp	r0, #1
   81c2e:	d127      	bne.n	81c80 <prvTimerTask+0x128>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81c30:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81c32:	4620      	mov	r0, r4
   81c34:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81c36:	69e3      	ldr	r3, [r4, #28]
   81c38:	2b01      	cmp	r3, #1
   81c3a:	d121      	bne.n	81c80 <prvTimerTask+0x128>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   81c3c:	8b22      	ldrh	r2, [r4, #24]
   81c3e:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   81c42:	441a      	add	r2, r3
   81c44:	2300      	movs	r3, #0
   81c46:	9300      	str	r3, [sp, #0]
   81c48:	4620      	mov	r0, r4
   81c4a:	4619      	mov	r1, r3
   81c4c:	b292      	uxth	r2, r2
   81c4e:	4c1b      	ldr	r4, [pc, #108]	; (81cbc <prvTimerTask+0x164>)
   81c50:	47a0      	blx	r4
						configASSERT( xResult );
   81c52:	b9a8      	cbnz	r0, 81c80 <prvTimerTask+0x128>
   81c54:	4b1a      	ldr	r3, [pc, #104]	; (81cc0 <prvTimerTask+0x168>)
   81c56:	4798      	blx	r3
   81c58:	bf00      	nop
   81c5a:	e7fd      	b.n	81c58 <prvTimerTask+0x100>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   81c5c:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   81c60:	8323      	strh	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   81c62:	b91b      	cbnz	r3, 81c6c <prvTimerTask+0x114>
   81c64:	4b16      	ldr	r3, [pc, #88]	; (81cc0 <prvTimerTask+0x168>)
   81c66:	4798      	blx	r3
   81c68:	bf00      	nop
   81c6a:	e7fd      	b.n	81c68 <prvTimerTask+0x110>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   81c6c:	18f9      	adds	r1, r7, r3
   81c6e:	4620      	mov	r0, r4
   81c70:	b289      	uxth	r1, r1
   81c72:	463a      	mov	r2, r7
   81c74:	463b      	mov	r3, r7
   81c76:	47c8      	blx	r9
   81c78:	e002      	b.n	81c80 <prvTimerTask+0x128>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   81c7a:	4620      	mov	r0, r4
   81c7c:	4b14      	ldr	r3, [pc, #80]	; (81cd0 <prvTimerTask+0x178>)
   81c7e:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   81c80:	6828      	ldr	r0, [r5, #0]
   81c82:	a903      	add	r1, sp, #12
   81c84:	2200      	movs	r2, #0
   81c86:	4613      	mov	r3, r2
   81c88:	47b0      	blx	r6
   81c8a:	2800      	cmp	r0, #0
   81c8c:	d1b9      	bne.n	81c02 <prvTimerTask+0xaa>
   81c8e:	e769      	b.n	81b64 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   81c90:	4b06      	ldr	r3, [pc, #24]	; (81cac <prvTimerTask+0x154>)
   81c92:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81c94:	a803      	add	r0, sp, #12
   81c96:	4b06      	ldr	r3, [pc, #24]	; (81cb0 <prvTimerTask+0x158>)
   81c98:	4798      	blx	r3
   81c9a:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81c9c:	9b03      	ldr	r3, [sp, #12]
   81c9e:	2b00      	cmp	r3, #0
   81ca0:	d099      	beq.n	81bd6 <prvTimerTask+0x7e>
   81ca2:	e7a4      	b.n	81bee <prvTimerTask+0x96>
   81ca4:	20078b78 	.word	0x20078b78
   81ca8:	20078b48 	.word	0x20078b48
   81cac:	00081255 	.word	0x00081255
   81cb0:	00081a9d 	.word	0x00081a9d
   81cb4:	000813b1 	.word	0x000813b1
   81cb8:	0008194d 	.word	0x0008194d
   81cbc:	00081a45 	.word	0x00081a45
   81cc0:	000807e1 	.word	0x000807e1
   81cc4:	00080f39 	.word	0x00080f39
   81cc8:	000807d1 	.word	0x000807d1
   81ccc:	00080dd5 	.word	0x00080dd5
   81cd0:	00080a01 	.word	0x00080a01
   81cd4:	00080759 	.word	0x00080759

00081cd8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   81cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
   81cda:	b083      	sub	sp, #12
   81cdc:	4604      	mov	r4, r0
   81cde:	460d      	mov	r5, r1
	uint32_t val = 0;
   81ce0:	2300      	movs	r3, #0
   81ce2:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   81ce4:	4b1f      	ldr	r3, [pc, #124]	; (81d64 <usart_serial_getchar+0x8c>)
   81ce6:	4298      	cmp	r0, r3
   81ce8:	d107      	bne.n	81cfa <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   81cea:	461f      	mov	r7, r3
   81cec:	4e1e      	ldr	r6, [pc, #120]	; (81d68 <usart_serial_getchar+0x90>)
   81cee:	4638      	mov	r0, r7
   81cf0:	4629      	mov	r1, r5
   81cf2:	47b0      	blx	r6
   81cf4:	2800      	cmp	r0, #0
   81cf6:	d1fa      	bne.n	81cee <usart_serial_getchar+0x16>
   81cf8:	e019      	b.n	81d2e <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81cfa:	4b1c      	ldr	r3, [pc, #112]	; (81d6c <usart_serial_getchar+0x94>)
   81cfc:	4298      	cmp	r0, r3
   81cfe:	d109      	bne.n	81d14 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   81d00:	461f      	mov	r7, r3
   81d02:	4e1b      	ldr	r6, [pc, #108]	; (81d70 <usart_serial_getchar+0x98>)
   81d04:	4638      	mov	r0, r7
   81d06:	a901      	add	r1, sp, #4
   81d08:	47b0      	blx	r6
   81d0a:	2800      	cmp	r0, #0
   81d0c:	d1fa      	bne.n	81d04 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   81d0e:	9b01      	ldr	r3, [sp, #4]
   81d10:	702b      	strb	r3, [r5, #0]
   81d12:	e019      	b.n	81d48 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   81d14:	4b17      	ldr	r3, [pc, #92]	; (81d74 <usart_serial_getchar+0x9c>)
   81d16:	4298      	cmp	r0, r3
   81d18:	d109      	bne.n	81d2e <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   81d1a:	461e      	mov	r6, r3
   81d1c:	4c14      	ldr	r4, [pc, #80]	; (81d70 <usart_serial_getchar+0x98>)
   81d1e:	4630      	mov	r0, r6
   81d20:	a901      	add	r1, sp, #4
   81d22:	47a0      	blx	r4
   81d24:	2800      	cmp	r0, #0
   81d26:	d1fa      	bne.n	81d1e <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   81d28:	9b01      	ldr	r3, [sp, #4]
   81d2a:	702b      	strb	r3, [r5, #0]
   81d2c:	e018      	b.n	81d60 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81d2e:	4b12      	ldr	r3, [pc, #72]	; (81d78 <usart_serial_getchar+0xa0>)
   81d30:	429c      	cmp	r4, r3
   81d32:	d109      	bne.n	81d48 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   81d34:	461e      	mov	r6, r3
   81d36:	4c0e      	ldr	r4, [pc, #56]	; (81d70 <usart_serial_getchar+0x98>)
   81d38:	4630      	mov	r0, r6
   81d3a:	a901      	add	r1, sp, #4
   81d3c:	47a0      	blx	r4
   81d3e:	2800      	cmp	r0, #0
   81d40:	d1fa      	bne.n	81d38 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   81d42:	9b01      	ldr	r3, [sp, #4]
   81d44:	702b      	strb	r3, [r5, #0]
   81d46:	e00b      	b.n	81d60 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81d48:	4b0c      	ldr	r3, [pc, #48]	; (81d7c <usart_serial_getchar+0xa4>)
   81d4a:	429c      	cmp	r4, r3
   81d4c:	d108      	bne.n	81d60 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   81d4e:	461e      	mov	r6, r3
   81d50:	4c07      	ldr	r4, [pc, #28]	; (81d70 <usart_serial_getchar+0x98>)
   81d52:	4630      	mov	r0, r6
   81d54:	a901      	add	r1, sp, #4
   81d56:	47a0      	blx	r4
   81d58:	2800      	cmp	r0, #0
   81d5a:	d1fa      	bne.n	81d52 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   81d5c:	9b01      	ldr	r3, [sp, #4]
   81d5e:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   81d60:	b003      	add	sp, #12
   81d62:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81d64:	400e0800 	.word	0x400e0800
   81d68:	00080699 	.word	0x00080699
   81d6c:	40098000 	.word	0x40098000
   81d70:	000806c1 	.word	0x000806c1
   81d74:	4009c000 	.word	0x4009c000
   81d78:	400a0000 	.word	0x400a0000
   81d7c:	400a4000 	.word	0x400a4000

00081d80 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   81d80:	b570      	push	{r4, r5, r6, lr}
   81d82:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   81d84:	4b21      	ldr	r3, [pc, #132]	; (81e0c <usart_serial_putchar+0x8c>)
   81d86:	4298      	cmp	r0, r3
   81d88:	d107      	bne.n	81d9a <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   81d8a:	461e      	mov	r6, r3
   81d8c:	4d20      	ldr	r5, [pc, #128]	; (81e10 <usart_serial_putchar+0x90>)
   81d8e:	4630      	mov	r0, r6
   81d90:	4621      	mov	r1, r4
   81d92:	47a8      	blx	r5
   81d94:	2800      	cmp	r0, #0
   81d96:	d1fa      	bne.n	81d8e <usart_serial_putchar+0xe>
   81d98:	e02b      	b.n	81df2 <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81d9a:	4b1e      	ldr	r3, [pc, #120]	; (81e14 <usart_serial_putchar+0x94>)
   81d9c:	4298      	cmp	r0, r3
   81d9e:	d107      	bne.n	81db0 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   81da0:	461e      	mov	r6, r3
   81da2:	4d1d      	ldr	r5, [pc, #116]	; (81e18 <usart_serial_putchar+0x98>)
   81da4:	4630      	mov	r0, r6
   81da6:	4621      	mov	r1, r4
   81da8:	47a8      	blx	r5
   81daa:	2800      	cmp	r0, #0
   81dac:	d1fa      	bne.n	81da4 <usart_serial_putchar+0x24>
   81dae:	e022      	b.n	81df6 <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   81db0:	4b1a      	ldr	r3, [pc, #104]	; (81e1c <usart_serial_putchar+0x9c>)
   81db2:	4298      	cmp	r0, r3
   81db4:	d107      	bne.n	81dc6 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   81db6:	461e      	mov	r6, r3
   81db8:	4d17      	ldr	r5, [pc, #92]	; (81e18 <usart_serial_putchar+0x98>)
   81dba:	4630      	mov	r0, r6
   81dbc:	4621      	mov	r1, r4
   81dbe:	47a8      	blx	r5
   81dc0:	2800      	cmp	r0, #0
   81dc2:	d1fa      	bne.n	81dba <usart_serial_putchar+0x3a>
   81dc4:	e019      	b.n	81dfa <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81dc6:	4b16      	ldr	r3, [pc, #88]	; (81e20 <usart_serial_putchar+0xa0>)
   81dc8:	4298      	cmp	r0, r3
   81dca:	d107      	bne.n	81ddc <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   81dcc:	461e      	mov	r6, r3
   81dce:	4d12      	ldr	r5, [pc, #72]	; (81e18 <usart_serial_putchar+0x98>)
   81dd0:	4630      	mov	r0, r6
   81dd2:	4621      	mov	r1, r4
   81dd4:	47a8      	blx	r5
   81dd6:	2800      	cmp	r0, #0
   81dd8:	d1fa      	bne.n	81dd0 <usart_serial_putchar+0x50>
   81dda:	e010      	b.n	81dfe <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81ddc:	4b11      	ldr	r3, [pc, #68]	; (81e24 <usart_serial_putchar+0xa4>)
   81dde:	4298      	cmp	r0, r3
   81de0:	d10f      	bne.n	81e02 <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   81de2:	461e      	mov	r6, r3
   81de4:	4d0c      	ldr	r5, [pc, #48]	; (81e18 <usart_serial_putchar+0x98>)
   81de6:	4630      	mov	r0, r6
   81de8:	4621      	mov	r1, r4
   81dea:	47a8      	blx	r5
   81dec:	2800      	cmp	r0, #0
   81dee:	d1fa      	bne.n	81de6 <usart_serial_putchar+0x66>
   81df0:	e009      	b.n	81e06 <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   81df2:	2001      	movs	r0, #1
   81df4:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   81df6:	2001      	movs	r0, #1
   81df8:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   81dfa:	2001      	movs	r0, #1
   81dfc:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   81dfe:	2001      	movs	r0, #1
   81e00:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   81e02:	2000      	movs	r0, #0
   81e04:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   81e06:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   81e08:	bd70      	pop	{r4, r5, r6, pc}
   81e0a:	bf00      	nop
   81e0c:	400e0800 	.word	0x400e0800
   81e10:	00080689 	.word	0x00080689
   81e14:	40098000 	.word	0x40098000
   81e18:	000806ad 	.word	0x000806ad
   81e1c:	4009c000 	.word	0x4009c000
   81e20:	400a0000 	.word	0x400a0000
   81e24:	400a4000 	.word	0x400a4000

00081e28 <ConfigureConsole>:
#include "ConsoleFunctions.h"


/* Configure Atmels console window */
void ConfigureConsole(void)
{
   81e28:	b530      	push	{r4, r5, lr}
   81e2a:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   81e2c:	2008      	movs	r0, #8
   81e2e:	4d1a      	ldr	r5, [pc, #104]	; (81e98 <ConfigureConsole+0x70>)
   81e30:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   81e32:	4c1a      	ldr	r4, [pc, #104]	; (81e9c <ConfigureConsole+0x74>)
   81e34:	4b1a      	ldr	r3, [pc, #104]	; (81ea0 <ConfigureConsole+0x78>)
   81e36:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   81e38:	4a1a      	ldr	r2, [pc, #104]	; (81ea4 <ConfigureConsole+0x7c>)
   81e3a:	4b1b      	ldr	r3, [pc, #108]	; (81ea8 <ConfigureConsole+0x80>)
   81e3c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   81e3e:	4a1b      	ldr	r2, [pc, #108]	; (81eac <ConfigureConsole+0x84>)
   81e40:	4b1b      	ldr	r3, [pc, #108]	; (81eb0 <ConfigureConsole+0x88>)
   81e42:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   81e44:	4b1b      	ldr	r3, [pc, #108]	; (81eb4 <ConfigureConsole+0x8c>)
   81e46:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   81e48:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   81e4c:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   81e4e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81e52:	9303      	str	r3, [sp, #12]
   81e54:	2008      	movs	r0, #8
   81e56:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   81e58:	4620      	mov	r0, r4
   81e5a:	a901      	add	r1, sp, #4
   81e5c:	4b16      	ldr	r3, [pc, #88]	; (81eb8 <ConfigureConsole+0x90>)
   81e5e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   81e60:	4d16      	ldr	r5, [pc, #88]	; (81ebc <ConfigureConsole+0x94>)
   81e62:	682b      	ldr	r3, [r5, #0]
   81e64:	6898      	ldr	r0, [r3, #8]
   81e66:	2100      	movs	r1, #0
   81e68:	4c15      	ldr	r4, [pc, #84]	; (81ec0 <ConfigureConsole+0x98>)
   81e6a:	47a0      	blx	r4
	setbuf(stdin, NULL);
   81e6c:	682b      	ldr	r3, [r5, #0]
   81e6e:	6858      	ldr	r0, [r3, #4]
   81e70:	2100      	movs	r1, #0
   81e72:	47a0      	blx	r4
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
   81e74:	4b13      	ldr	r3, [pc, #76]	; (81ec4 <ConfigureConsole+0x9c>)
   81e76:	f44f 7280 	mov.w	r2, #256	; 0x100
   81e7a:	665a      	str	r2, [r3, #100]	; 0x64
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   81e7c:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   81e7e:	625a      	str	r2, [r3, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   81e80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   81e84:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   81e86:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   81e8a:	671a      	str	r2, [r3, #112]	; 0x70
	stdio_serial_init(CONF_UART, &uart_serial_options);
	ioport_set_pin_mode(PIO_PA8_IDX, IOPORT_MODE_PULLUP);
	
	/* Make sure that stdout doesnt  buffering */
	#if defined(__GNUC__)
	setbuf(stdout, NULL);
   81e8c:	682b      	ldr	r3, [r5, #0]
   81e8e:	6898      	ldr	r0, [r3, #8]
   81e90:	2100      	movs	r1, #0
   81e92:	47a0      	blx	r4
	#endif
   81e94:	b005      	add	sp, #20
   81e96:	bd30      	pop	{r4, r5, pc}
   81e98:	00082dc9 	.word	0x00082dc9
   81e9c:	400e0800 	.word	0x400e0800
   81ea0:	20078e14 	.word	0x20078e14
   81ea4:	00081d81 	.word	0x00081d81
   81ea8:	20078e10 	.word	0x20078e10
   81eac:	00081cd9 	.word	0x00081cd9
   81eb0:	20078e0c 	.word	0x20078e0c
   81eb4:	0501bd00 	.word	0x0501bd00
   81eb8:	00080651 	.word	0x00080651
   81ebc:	20070578 	.word	0x20070578
   81ec0:	00083a9d 	.word	0x00083a9d
   81ec4:	400e0e00 	.word	0x400e0e00

00081ec8 <InvalueToDistanse>:
};


/* Get distans out of sensors A/D-converter values */
void InvalueToDistanse(uint32_t CurrentTopLeftValue,uint32_t CurrentTopRightValue,uint32_t CurrentLowerLeftValue,uint32_t CurrentLowerRightValue)
{
   81ec8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	/* Collects the latest ADC values from sensors */
	CurrentValuesTable[0] = CurrentTopLeftValue;
   81ecc:	4f17      	ldr	r7, [pc, #92]	; (81f2c <InvalueToDistanse+0x64>)
   81ece:	6038      	str	r0, [r7, #0]
	CurrentValuesTable[1] = CurrentTopRightValue;
   81ed0:	6079      	str	r1, [r7, #4]
	CurrentValuesTable[2] = CurrentLowerLeftValue;
   81ed2:	60ba      	str	r2, [r7, #8]
	CurrentValuesTable[3] = CurrentLowerRightValue;
   81ed4:	60fb      	str	r3, [r7, #12]
   81ed6:	4b16      	ldr	r3, [pc, #88]	; (81f30 <InvalueToDistanse+0x68>)
   81ed8:	1f1e      	subs	r6, r3, #4
   81eda:	f503 78c6 	add.w	r8, r3, #396	; 0x18c
	for(int i = 0; i < 4; i++)
	{
		for (int j = 0; j < 25; j++)
		{
			/* Checks if the ADC values is in range for the LookUpTable for each sensor */
			if((CurrentValuesTable[i] <= LockUpTable[i][j]) && (CurrentValuesTable[i] >= LockUpTable[i][j+1]))
   81ede:	f04f 0c00 	mov.w	ip, #0
				{
					CurrentValuesTable[i] = Distans[j];
					break;
					
					}else{
					CurrentValuesTable[i] = Distans[j+1];
   81ee2:	f8df 9050 	ldr.w	r9, [pc, #80]	; 81f34 <InvalueToDistanse+0x6c>
   81ee6:	e018      	b.n	81f1a <InvalueToDistanse+0x52>
	for(int i = 0; i < 4; i++)
	{
		for (int j = 0; j < 25; j++)
		{
			/* Checks if the ADC values is in range for the LookUpTable for each sensor */
			if((CurrentValuesTable[i] <= LockUpTable[i][j]) && (CurrentValuesTable[i] >= LockUpTable[i][j+1]))
   81ee8:	f852 1f04 	ldr.w	r1, [r2, #4]!
   81eec:	4288      	cmp	r0, r1
   81eee:	d80e      	bhi.n	81f0e <InvalueToDistanse+0x46>
   81ef0:	1c5d      	adds	r5, r3, #1
   81ef2:	6854      	ldr	r4, [r2, #4]
   81ef4:	42a0      	cmp	r0, r4
   81ef6:	d30a      	bcc.n	81f0e <InvalueToDistanse+0x46>
			{
				/* Control which is the nearest ADC value in the LookUpTable */
				if((LockUpTable[i][j] - CurrentValuesTable[i]) < (CurrentValuesTable[i] - LockUpTable[i][j+1]))
   81ef8:	1a09      	subs	r1, r1, r0
   81efa:	1b00      	subs	r0, r0, r4
   81efc:	4281      	cmp	r1, r0
				{
					CurrentValuesTable[i] = Distans[j];
   81efe:	bf34      	ite	cc
   81f00:	f859 3023 	ldrcc.w	r3, [r9, r3, lsl #2]
					break;
					
					}else{
					CurrentValuesTable[i] = Distans[j+1];
   81f04:	f859 3025 	ldrcs.w	r3, [r9, r5, lsl #2]
   81f08:	f847 3c04 	str.w	r3, [r7, #-4]
					break;
   81f0c:	e002      	b.n	81f14 <InvalueToDistanse+0x4c>
	CurrentValuesTable[2] = CurrentLowerLeftValue;
	CurrentValuesTable[3] = CurrentLowerRightValue;
	
	for(int i = 0; i < 4; i++)
	{
		for (int j = 0; j < 25; j++)
   81f0e:	3301      	adds	r3, #1
   81f10:	2b19      	cmp	r3, #25
   81f12:	d1e9      	bne.n	81ee8 <InvalueToDistanse+0x20>
   81f14:	3664      	adds	r6, #100	; 0x64
	CurrentValuesTable[0] = CurrentTopLeftValue;
	CurrentValuesTable[1] = CurrentTopRightValue;
	CurrentValuesTable[2] = CurrentLowerLeftValue;
	CurrentValuesTable[3] = CurrentLowerRightValue;
	
	for(int i = 0; i < 4; i++)
   81f16:	4546      	cmp	r6, r8
   81f18:	d004      	beq.n	81f24 <InvalueToDistanse+0x5c>
	{
		for (int j = 0; j < 25; j++)
		{
			/* Checks if the ADC values is in range for the LookUpTable for each sensor */
			if((CurrentValuesTable[i] <= LockUpTable[i][j]) && (CurrentValuesTable[i] >= LockUpTable[i][j+1]))
   81f1a:	f857 0b04 	ldr.w	r0, [r7], #4
   81f1e:	4632      	mov	r2, r6
   81f20:	4663      	mov	r3, ip
   81f22:	e7e1      	b.n	81ee8 <InvalueToDistanse+0x20>
				
			}
			
		}
	}
}
   81f24:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
   81f28:	4770      	bx	lr
   81f2a:	bf00      	nop
   81f2c:	20078b80 	.word	0x20078b80
   81f30:	00086954 	.word	0x00086954
   81f34:	000868f0 	.word	0x000868f0

00081f38 <PWMClockConfigure>:
}


/* Configure PWM clock */
void PWMClockConfigure(void)
{
   81f38:	b530      	push	{r4, r5, lr}
   81f3a:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_PWM);
   81f3c:	2024      	movs	r0, #36	; 0x24
   81f3e:	4b0a      	ldr	r3, [pc, #40]	; (81f68 <PWMClockConfigure+0x30>)
   81f40:	4798      	blx	r3
	pwm_channel_disable(PWM,0);
   81f42:	4c0a      	ldr	r4, [pc, #40]	; (81f6c <PWMClockConfigure+0x34>)
   81f44:	4620      	mov	r0, r4
   81f46:	2100      	movs	r1, #0
   81f48:	4d09      	ldr	r5, [pc, #36]	; (81f70 <PWMClockConfigure+0x38>)
   81f4a:	47a8      	blx	r5
	pwm_channel_disable(PWM,6);
   81f4c:	4620      	mov	r0, r4
   81f4e:	2106      	movs	r1, #6
   81f50:	47a8      	blx	r5
	pwm_clock_t clock_setting = {
   81f52:	4a08      	ldr	r2, [pc, #32]	; (81f74 <PWMClockConfigure+0x3c>)
   81f54:	ab01      	add	r3, sp, #4
   81f56:	ca07      	ldmia	r2, {r0, r1, r2}
   81f58:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		.ul_clka = 1000 * 1000,
		.ul_clkb = 0,
		.ul_mck = 86000000
	};
	pwm_init(PWM, &clock_setting);
   81f5c:	4620      	mov	r0, r4
   81f5e:	4619      	mov	r1, r3
   81f60:	4b05      	ldr	r3, [pc, #20]	; (81f78 <PWMClockConfigure+0x40>)
   81f62:	4798      	blx	r3
}
   81f64:	b005      	add	sp, #20
   81f66:	bd30      	pop	{r4, r5, pc}
   81f68:	00082dc9 	.word	0x00082dc9
   81f6c:	40094000 	.word	0x40094000
   81f70:	00080645 	.word	0x00080645
   81f74:	00086ae4 	.word	0x00086ae4
   81f78:	000804d1 	.word	0x000804d1

00081f7c <PWMCenterConfigure>:


/* Configure PWM CENTER on Arduino Due digital pin 40 */
void PWMCenterConfigure()
{
   81f7c:	b538      	push	{r3, r4, r5, lr}
	/* Initiate and configure PWM CENTER */
	PWMCenterChannelInstance.alignment = PWM_ALIGN_LEFT;
   81f7e:	490f      	ldr	r1, [pc, #60]	; (81fbc <PWMCenterConfigure+0x40>)
   81f80:	2200      	movs	r2, #0
   81f82:	810a      	strh	r2, [r1, #8]
	PWMCenterChannelInstance.polarity = PWM_POLARITY;
   81f84:	728a      	strb	r2, [r1, #10]
	PWMCenterChannelInstance.ul_prescaler = PWM_CMR_CPRE_CLKA;
   81f86:	220b      	movs	r2, #11
   81f88:	604a      	str	r2, [r1, #4]
	PWMCenterChannelInstance.ul_period = 1000;
   81f8a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   81f8e:	610a      	str	r2, [r1, #16]
	PWMCenterChannelInstance.ul_duty = 625;
   81f90:	f240 2271 	movw	r2, #625	; 0x271
   81f94:	60ca      	str	r2, [r1, #12]
	PWMCenterChannelInstance.channel = PWM_CHANNEL_3;
   81f96:	2403      	movs	r4, #3
   81f98:	600c      	str	r4, [r1, #0]
	pwm_channel_init(PWM,&PWMCenterChannelInstance);
   81f9a:	4d09      	ldr	r5, [pc, #36]	; (81fc0 <PWMCenterConfigure+0x44>)
   81f9c:	4628      	mov	r0, r5
   81f9e:	4b09      	ldr	r3, [pc, #36]	; (81fc4 <PWMCenterConfigure+0x48>)
   81fa0:	4798      	blx	r3
	
	/* Configure PWM CENTER output pin*/
	pio_set_peripheral(PWMCENTERPIO, PWMCENTERPERIPHERAL, PWMCENTERPIN);
   81fa2:	4809      	ldr	r0, [pc, #36]	; (81fc8 <PWMCenterConfigure+0x4c>)
   81fa4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81fa8:	f44f 7280 	mov.w	r2, #256	; 0x100
   81fac:	4b07      	ldr	r3, [pc, #28]	; (81fcc <PWMCenterConfigure+0x50>)
   81fae:	4798      	blx	r3
	pwm_channel_enable(PWM,PWM_CHANNEL_3);
   81fb0:	4628      	mov	r0, r5
   81fb2:	4621      	mov	r1, r4
   81fb4:	4b06      	ldr	r3, [pc, #24]	; (81fd0 <PWMCenterConfigure+0x54>)
   81fb6:	4798      	blx	r3
   81fb8:	bd38      	pop	{r3, r4, r5, pc}
   81fba:	bf00      	nop
   81fbc:	20078c08 	.word	0x20078c08
   81fc0:	40094000 	.word	0x40094000
   81fc4:	00080511 	.word	0x00080511
   81fc8:	400e1200 	.word	0x400e1200
   81fcc:	00082a21 	.word	0x00082a21
   81fd0:	00080639 	.word	0x00080639

00081fd4 <PWMBackConfigure>:
}

/* Configure PWM BACK on Arduino Due digital pin 7 */
void PWMBackConfigure(void)
{
   81fd4:	b538      	push	{r3, r4, r5, lr}
	/* Initiate and configure PWM BACK */
	PWMBackChannelInstance.alignment = PWM_ALIGN_LEFT;
   81fd6:	490f      	ldr	r1, [pc, #60]	; (82014 <PWMBackConfigure+0x40>)
   81fd8:	2200      	movs	r2, #0
   81fda:	810a      	strh	r2, [r1, #8]
	PWMBackChannelInstance.polarity = PWM_POLARITY;
   81fdc:	728a      	strb	r2, [r1, #10]
	PWMBackChannelInstance.ul_prescaler = PWM_CMR_CPRE_CLKA;
   81fde:	220b      	movs	r2, #11
   81fe0:	604a      	str	r2, [r1, #4]
	PWMBackChannelInstance.ul_period = 1000;
   81fe2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   81fe6:	610a      	str	r2, [r1, #16]
	PWMBackChannelInstance.ul_duty = 325;
   81fe8:	f240 1245 	movw	r2, #325	; 0x145
   81fec:	60ca      	str	r2, [r1, #12]
	PWMBackChannelInstance.channel = PWM_CHANNEL_6;
   81fee:	2406      	movs	r4, #6
   81ff0:	600c      	str	r4, [r1, #0]
	pwm_channel_init(PWM,&PWMBackChannelInstance);
   81ff2:	4d09      	ldr	r5, [pc, #36]	; (82018 <PWMBackConfigure+0x44>)
   81ff4:	4628      	mov	r0, r5
   81ff6:	4b09      	ldr	r3, [pc, #36]	; (8201c <PWMBackConfigure+0x48>)
   81ff8:	4798      	blx	r3
	
	/* Configure PWM BACK output pin*/
	pio_set_peripheral(PWMBACKPIO, PWMBACKPERIPHERAL, PWMBACKPIN);
   81ffa:	4809      	ldr	r0, [pc, #36]	; (82020 <PWMBackConfigure+0x4c>)
   81ffc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82000:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   82004:	4b07      	ldr	r3, [pc, #28]	; (82024 <PWMBackConfigure+0x50>)
   82006:	4798      	blx	r3
	pwm_channel_enable(PWM,PWM_CHANNEL_6);
   82008:	4628      	mov	r0, r5
   8200a:	4621      	mov	r1, r4
   8200c:	4b06      	ldr	r3, [pc, #24]	; (82028 <PWMBackConfigure+0x54>)
   8200e:	4798      	blx	r3
   82010:	bd38      	pop	{r3, r4, r5, pc}
   82012:	bf00      	nop
   82014:	20078c58 	.word	0x20078c58
   82018:	40094000 	.word	0x40094000
   8201c:	00080511 	.word	0x00080511
   82020:	400e1200 	.word	0x400e1200
   82024:	00082a21 	.word	0x00082a21
   82028:	00080639 	.word	0x00080639

0008202c <PWMTopLeftConfigure>:
}


/* Configure PWM TOP LEFT on Arduino Due digital pin 8 */
void PWMTopLeftConfigure(void)
{
   8202c:	b538      	push	{r3, r4, r5, lr}
	/* Initiate and configure PWM TOP LEFT */
	PWMTopLeftChannelInstance.alignment = PWM_ALIGN_LEFT;
   8202e:	4b0e      	ldr	r3, [pc, #56]	; (82068 <PWMTopLeftConfigure+0x3c>)
   82030:	2200      	movs	r2, #0
   82032:	811a      	strh	r2, [r3, #8]
	PWMTopLeftChannelInstance.polarity = PWM_POLARITY;
   82034:	729a      	strb	r2, [r3, #10]
	PWMTopLeftChannelInstance.ul_prescaler = PWM_CMR_CPRE_CLKA;
   82036:	210b      	movs	r1, #11
   82038:	6059      	str	r1, [r3, #4]
	PWMTopLeftChannelInstance.ul_period = 1000;
   8203a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
   8203e:	6119      	str	r1, [r3, #16]
	PWMTopLeftChannelInstance.ul_duty = 0;
   82040:	60da      	str	r2, [r3, #12]
	PWMTopLeftChannelInstance.channel = PWM_CHANNEL_5;
   82042:	2405      	movs	r4, #5
   82044:	601c      	str	r4, [r3, #0]
	pwm_channel_init(PWM,&PWMTopLeftChannelInstance);
   82046:	4d09      	ldr	r5, [pc, #36]	; (8206c <PWMTopLeftConfigure+0x40>)
   82048:	4628      	mov	r0, r5
   8204a:	4619      	mov	r1, r3
   8204c:	4b08      	ldr	r3, [pc, #32]	; (82070 <PWMTopLeftConfigure+0x44>)
   8204e:	4798      	blx	r3
	
	/* Configure PWM TOP LEFT output pin*/
	pio_set_peripheral(PWMTOPLEFTPIO, PWMTOPLEFTPERIPHERAL, PWMTOPLEFTPIN);
   82050:	4808      	ldr	r0, [pc, #32]	; (82074 <PWMTopLeftConfigure+0x48>)
   82052:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82056:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   8205a:	4b07      	ldr	r3, [pc, #28]	; (82078 <PWMTopLeftConfigure+0x4c>)
   8205c:	4798      	blx	r3
	pwm_channel_enable(PWM,PWM_CHANNEL_5);
   8205e:	4628      	mov	r0, r5
   82060:	4621      	mov	r1, r4
   82062:	4b06      	ldr	r3, [pc, #24]	; (8207c <PWMTopLeftConfigure+0x50>)
   82064:	4798      	blx	r3
   82066:	bd38      	pop	{r3, r4, r5, pc}
   82068:	20078c30 	.word	0x20078c30
   8206c:	40094000 	.word	0x40094000
   82070:	00080511 	.word	0x00080511
   82074:	400e1200 	.word	0x400e1200
   82078:	00082a21 	.word	0x00082a21
   8207c:	00080639 	.word	0x00080639

00082080 <PWMTopRightConfigure>:
}


/* Configure PWM TOP RIGHT on Arduino Due digital pin 6 */
void PWMTopRightConfigure(void)
{
   82080:	b538      	push	{r3, r4, r5, lr}
	/* Initiate and configure PWM TOP RIGHT */
	PWMTopRightChannelInstance.alignment = PWM_ALIGN_LEFT;
   82082:	4b0e      	ldr	r3, [pc, #56]	; (820bc <PWMTopRightConfigure+0x3c>)
   82084:	2200      	movs	r2, #0
   82086:	811a      	strh	r2, [r3, #8]
	PWMTopRightChannelInstance.polarity = PWM_POLARITY;
   82088:	729a      	strb	r2, [r3, #10]
	PWMTopRightChannelInstance.ul_prescaler = PWM_CMR_CPRE_CLKA;
   8208a:	210b      	movs	r1, #11
   8208c:	6059      	str	r1, [r3, #4]
	PWMTopRightChannelInstance.ul_period = 1000;
   8208e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
   82092:	6119      	str	r1, [r3, #16]
	PWMTopRightChannelInstance.ul_duty = 0;
   82094:	60da      	str	r2, [r3, #12]
	PWMTopRightChannelInstance.channel = PWM_CHANNEL_7;
   82096:	2407      	movs	r4, #7
   82098:	601c      	str	r4, [r3, #0]
	pwm_channel_init(PWM,&PWMTopRightChannelInstance);
   8209a:	4d09      	ldr	r5, [pc, #36]	; (820c0 <PWMTopRightConfigure+0x40>)
   8209c:	4628      	mov	r0, r5
   8209e:	4619      	mov	r1, r3
   820a0:	4b08      	ldr	r3, [pc, #32]	; (820c4 <PWMTopRightConfigure+0x44>)
   820a2:	4798      	blx	r3
	
	/* Configure PWM TOP RIGHT output pin*/
	pio_set_peripheral(PWMTOPRIGHTPIO, PWMTOPRIGHTPERIPHERAL, PWMTOPRIGHTPIN);
   820a4:	4808      	ldr	r0, [pc, #32]	; (820c8 <PWMTopRightConfigure+0x48>)
   820a6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   820aa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   820ae:	4b07      	ldr	r3, [pc, #28]	; (820cc <PWMTopRightConfigure+0x4c>)
   820b0:	4798      	blx	r3
	pwm_channel_enable(PWM,PWM_CHANNEL_7);
   820b2:	4628      	mov	r0, r5
   820b4:	4621      	mov	r1, r4
   820b6:	4b06      	ldr	r3, [pc, #24]	; (820d0 <PWMTopRightConfigure+0x50>)
   820b8:	4798      	blx	r3
   820ba:	bd38      	pop	{r3, r4, r5, pc}
   820bc:	20078be0 	.word	0x20078be0
   820c0:	40094000 	.word	0x40094000
   820c4:	00080511 	.word	0x00080511
   820c8:	400e1200 	.word	0x400e1200
   820cc:	00082a21 	.word	0x00082a21
   820d0:	00080639 	.word	0x00080639

000820d4 <PWMLowerLeftConfigure>:
}


/* Configure PWM LOWER LEFT on Arduino Due digital pin 38 */
void PWMLowerLeftConfigure(void)
{
   820d4:	b538      	push	{r3, r4, r5, lr}
	/* Initiate and configure PWM LOWER LEFT */
	PWMLowerLeftChannelInstance.alignment = PWM_ALIGN_LEFT;
   820d6:	4b0e      	ldr	r3, [pc, #56]	; (82110 <PWMLowerLeftConfigure+0x3c>)
   820d8:	2200      	movs	r2, #0
   820da:	811a      	strh	r2, [r3, #8]
	PWMLowerLeftChannelInstance.polarity = PWM_POLARITY;
   820dc:	729a      	strb	r2, [r3, #10]
	PWMLowerLeftChannelInstance.ul_prescaler = PWM_CMR_CPRE_CLKA;
   820de:	210b      	movs	r1, #11
   820e0:	6059      	str	r1, [r3, #4]
	PWMLowerLeftChannelInstance.ul_period = 1000;
   820e2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
   820e6:	6119      	str	r1, [r3, #16]
	PWMLowerLeftChannelInstance.ul_duty = 0;
   820e8:	60da      	str	r2, [r3, #12]
	PWMLowerLeftChannelInstance.channel = PWM_CHANNEL_2;
   820ea:	2402      	movs	r4, #2
   820ec:	601c      	str	r4, [r3, #0]
	pwm_channel_init(PWM,&PWMLowerLeftChannelInstance);
   820ee:	4d09      	ldr	r5, [pc, #36]	; (82114 <PWMLowerLeftConfigure+0x40>)
   820f0:	4628      	mov	r0, r5
   820f2:	4619      	mov	r1, r3
   820f4:	4b08      	ldr	r3, [pc, #32]	; (82118 <PWMLowerLeftConfigure+0x44>)
   820f6:	4798      	blx	r3
	
	/* Configure PWM LOWER LEFT output pin*/
	pio_set_peripheral(PWMLOWERLEFTPIO, PWMLOWERLEFTPERIPHERAL, PWMLOWERLEFTPIN);
   820f8:	4808      	ldr	r0, [pc, #32]	; (8211c <PWMLowerLeftConfigure+0x48>)
   820fa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   820fe:	2240      	movs	r2, #64	; 0x40
   82100:	4b07      	ldr	r3, [pc, #28]	; (82120 <PWMLowerLeftConfigure+0x4c>)
   82102:	4798      	blx	r3
	pwm_channel_enable(PWM,PWM_CHANNEL_2);
   82104:	4628      	mov	r0, r5
   82106:	4621      	mov	r1, r4
   82108:	4b06      	ldr	r3, [pc, #24]	; (82124 <PWMLowerLeftConfigure+0x50>)
   8210a:	4798      	blx	r3
   8210c:	bd38      	pop	{r3, r4, r5, pc}
   8210e:	bf00      	nop
   82110:	20078bb8 	.word	0x20078bb8
   82114:	40094000 	.word	0x40094000
   82118:	00080511 	.word	0x00080511
   8211c:	400e1200 	.word	0x400e1200
   82120:	00082a21 	.word	0x00082a21
   82124:	00080639 	.word	0x00080639

00082128 <PWMLowerRightConfigure>:
}


/* Configure PWM LOWER RIGHT on Arduino Due digital pin 9 */
void PWMLowerRightConfigure(void)
{
   82128:	b538      	push	{r3, r4, r5, lr}
	/* Initiate and configure PWM LOWER RIGHT */
	PWMLowerRightChannelInstance.alignment = PWM_ALIGN_LEFT;
   8212a:	4b0e      	ldr	r3, [pc, #56]	; (82164 <PWMLowerRightConfigure+0x3c>)
   8212c:	2200      	movs	r2, #0
   8212e:	811a      	strh	r2, [r3, #8]
	PWMLowerRightChannelInstance.polarity = PWM_POLARITY;
   82130:	729a      	strb	r2, [r3, #10]
	PWMLowerRightChannelInstance.ul_prescaler = PWM_CMR_CPRE_CLKA;
   82132:	210b      	movs	r1, #11
   82134:	6059      	str	r1, [r3, #4]
	PWMLowerRightChannelInstance.ul_period = 1000;
   82136:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
   8213a:	6119      	str	r1, [r3, #16]
	PWMLowerRightChannelInstance.ul_duty = 0;
   8213c:	60da      	str	r2, [r3, #12]
	PWMLowerRightChannelInstance.channel = PWM_CHANNEL_4;
   8213e:	2404      	movs	r4, #4
   82140:	601c      	str	r4, [r3, #0]
	pwm_channel_init(PWM,&PWMLowerRightChannelInstance);
   82142:	4d09      	ldr	r5, [pc, #36]	; (82168 <PWMLowerRightConfigure+0x40>)
   82144:	4628      	mov	r0, r5
   82146:	4619      	mov	r1, r3
   82148:	4b08      	ldr	r3, [pc, #32]	; (8216c <PWMLowerRightConfigure+0x44>)
   8214a:	4798      	blx	r3
	
	/* Configure PWM LOWER RIGHT output pin*/
	pio_set_peripheral(PWMLOWERRIGHTPIO, PWMLOWERRIGHTPERIPHERAL, PWMLOWERRIGHTPIN);
   8214c:	4808      	ldr	r0, [pc, #32]	; (82170 <PWMLowerRightConfigure+0x48>)
   8214e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82152:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   82156:	4b07      	ldr	r3, [pc, #28]	; (82174 <PWMLowerRightConfigure+0x4c>)
   82158:	4798      	blx	r3
	pwm_channel_enable(PWM,PWM_CHANNEL_4); 
   8215a:	4628      	mov	r0, r5
   8215c:	4621      	mov	r1, r4
   8215e:	4b06      	ldr	r3, [pc, #24]	; (82178 <PWMLowerRightConfigure+0x50>)
   82160:	4798      	blx	r3
   82162:	bd38      	pop	{r3, r4, r5, pc}
   82164:	20078b90 	.word	0x20078b90
   82168:	40094000 	.word	0x40094000
   8216c:	00080511 	.word	0x00080511
   82170:	400e1200 	.word	0x400e1200
   82174:	00082a21 	.word	0x00082a21
   82178:	00080639 	.word	0x00080639

0008217c <PwmConfigure>:
static pwm_channel_t PWMLowerLeftChannelInstance;


/* Function that calls all PWMs for configure */
void PwmConfigure(void)
{
   8217c:	b508      	push	{r3, lr}
	PWMClockConfigure();
   8217e:	4b07      	ldr	r3, [pc, #28]	; (8219c <PwmConfigure+0x20>)
   82180:	4798      	blx	r3
	PWMCenterConfigure();
   82182:	4b07      	ldr	r3, [pc, #28]	; (821a0 <PwmConfigure+0x24>)
   82184:	4798      	blx	r3
	PWMBackConfigure();
   82186:	4b07      	ldr	r3, [pc, #28]	; (821a4 <PwmConfigure+0x28>)
   82188:	4798      	blx	r3
	PWMTopRightConfigure();
   8218a:	4b07      	ldr	r3, [pc, #28]	; (821a8 <PwmConfigure+0x2c>)
   8218c:	4798      	blx	r3
	PWMTopLeftConfigure();
   8218e:	4b07      	ldr	r3, [pc, #28]	; (821ac <PwmConfigure+0x30>)
   82190:	4798      	blx	r3
	PWMLowerRightConfigure();
   82192:	4b07      	ldr	r3, [pc, #28]	; (821b0 <PwmConfigure+0x34>)
   82194:	4798      	blx	r3
	PWMLowerLeftConfigure();
   82196:	4b07      	ldr	r3, [pc, #28]	; (821b4 <PwmConfigure+0x38>)
   82198:	4798      	blx	r3
   8219a:	bd08      	pop	{r3, pc}
   8219c:	00081f39 	.word	0x00081f39
   821a0:	00081f7d 	.word	0x00081f7d
   821a4:	00081fd5 	.word	0x00081fd5
   821a8:	00082081 	.word	0x00082081
   821ac:	0008202d 	.word	0x0008202d
   821b0:	00082129 	.word	0x00082129
   821b4:	000820d5 	.word	0x000820d5

000821b8 <PWMSetDutyCycleTop>:
	pwm_channel_enable(PWM,PWM_CHANNEL_4); 
}


/* Function that changes duty cycle for front fans */
void PWMSetDutyCycleTop(uint32_t DutyCycleTopRight, uint32_t DutyCycleTopLeft){
   821b8:	b570      	push	{r4, r5, r6, lr}
   821ba:	4602      	mov	r2, r0
   821bc:	460e      	mov	r6, r1

	pwm_channel_update_duty(PWM,&PWMTopRightChannelInstance,DutyCycleTopRight);
   821be:	4d05      	ldr	r5, [pc, #20]	; (821d4 <PWMSetDutyCycleTop+0x1c>)
   821c0:	4628      	mov	r0, r5
   821c2:	4905      	ldr	r1, [pc, #20]	; (821d8 <PWMSetDutyCycleTop+0x20>)
   821c4:	4c05      	ldr	r4, [pc, #20]	; (821dc <PWMSetDutyCycleTop+0x24>)
   821c6:	47a0      	blx	r4
	pwm_channel_update_duty(PWM,&PWMTopLeftChannelInstance,DutyCycleTopLeft);
   821c8:	4628      	mov	r0, r5
   821ca:	4905      	ldr	r1, [pc, #20]	; (821e0 <PWMSetDutyCycleTop+0x28>)
   821cc:	4632      	mov	r2, r6
   821ce:	47a0      	blx	r4
   821d0:	bd70      	pop	{r4, r5, r6, pc}
   821d2:	bf00      	nop
   821d4:	40094000 	.word	0x40094000
   821d8:	20078be0 	.word	0x20078be0
   821dc:	00080615 	.word	0x00080615
   821e0:	20078c30 	.word	0x20078c30

000821e4 <PWMSetDutyCycleLower>:
}


/* Function that changes duty cycle for back fans */
void PWMSetDutyCycleLower(uint32_t DutyCycleLowerRight, uint32_t DutyCycleLowerLeft){
   821e4:	b570      	push	{r4, r5, r6, lr}
   821e6:	4602      	mov	r2, r0
   821e8:	460e      	mov	r6, r1
	
	pwm_channel_update_duty(PWM,&PWMLowerRightChannelInstance,DutyCycleLowerRight);
   821ea:	4d05      	ldr	r5, [pc, #20]	; (82200 <PWMSetDutyCycleLower+0x1c>)
   821ec:	4628      	mov	r0, r5
   821ee:	4905      	ldr	r1, [pc, #20]	; (82204 <PWMSetDutyCycleLower+0x20>)
   821f0:	4c05      	ldr	r4, [pc, #20]	; (82208 <PWMSetDutyCycleLower+0x24>)
   821f2:	47a0      	blx	r4
	pwm_channel_update_duty(PWM,&PWMLowerLeftChannelInstance,DutyCycleLowerLeft);
   821f4:	4628      	mov	r0, r5
   821f6:	4905      	ldr	r1, [pc, #20]	; (8220c <PWMSetDutyCycleLower+0x28>)
   821f8:	4632      	mov	r2, r6
   821fa:	47a0      	blx	r4
   821fc:	bd70      	pop	{r4, r5, r6, pc}
   821fe:	bf00      	nop
   82200:	40094000 	.word	0x40094000
   82204:	20078b90 	.word	0x20078b90
   82208:	00080615 	.word	0x00080615
   8220c:	20078bb8 	.word	0x20078bb8

00082210 <BackLeftController>:
	}
}


/* PD-controller for back left fan */
void BackLeftController(int DistanceDiff){
   82210:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	double eBackLeft;
	
	/* Back lefts fan deviation against the Right fan */
	eBackLeft =  (double)DistanceDiff;
   82214:	4e26      	ldr	r6, [pc, #152]	; (822b0 <BackLeftController+0xa0>)
   82216:	47b0      	blx	r6
   82218:	4604      	mov	r4, r0
   8221a:	460d      	mov	r5, r1

	/*  Calculate difference in deviation */
	eBackLeftSum[1] = eBackLeftSum[0] + eBackLeft;
   8221c:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 822cc <BackLeftController+0xbc>
   82220:	f8d8 7000 	ldr.w	r7, [r8]
   82224:	4638      	mov	r0, r7
   82226:	47b0      	blx	r6
   82228:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 822d0 <BackLeftController+0xc0>
   8222c:	4622      	mov	r2, r4
   8222e:	462b      	mov	r3, r5
   82230:	47d8      	blx	fp
   82232:	4b20      	ldr	r3, [pc, #128]	; (822b4 <BackLeftController+0xa4>)
   82234:	4798      	blx	r3
   82236:	4681      	mov	r9, r0
   82238:	f8c8 0004 	str.w	r0, [r8, #4]
	eBackDiff = eBackLeftSum[1] - eBackLeftSum[0];
   8223c:	1bc0      	subs	r0, r0, r7
   8223e:	47b0      	blx	r6
   82240:	4606      	mov	r6, r0
   82242:	460f      	mov	r7, r1
   82244:	4b1c      	ldr	r3, [pc, #112]	; (822b8 <BackLeftController+0xa8>)
   82246:	e9c3 6700 	strd	r6, r7, [r3]
	
	/* Calculate back left fans duty cycle */
	DutyCycleBackLeft = KP * (eBackLeft + (TD/dTBack * eBackDiff) );
   8224a:	f04f 3033 	mov.w	r0, #858993459	; 0x33333333
   8224e:	491b      	ldr	r1, [pc, #108]	; (822bc <BackLeftController+0xac>)
   82250:	4b1b      	ldr	r3, [pc, #108]	; (822c0 <BackLeftController+0xb0>)
   82252:	e9d3 2300 	ldrd	r2, r3, [r3]
   82256:	f8df c07c 	ldr.w	ip, [pc, #124]	; 822d4 <BackLeftController+0xc4>
   8225a:	47e0      	blx	ip
   8225c:	4602      	mov	r2, r0
   8225e:	460b      	mov	r3, r1
   82260:	f8df a074 	ldr.w	sl, [pc, #116]	; 822d8 <BackLeftController+0xc8>
   82264:	4630      	mov	r0, r6
   82266:	4639      	mov	r1, r7
   82268:	47d0      	blx	sl
   8226a:	4622      	mov	r2, r4
   8226c:	462b      	mov	r3, r5
   8226e:	47d8      	blx	fp
   82270:	a30d      	add	r3, pc, #52	; (adr r3, 822a8 <BackLeftController+0x98>)
   82272:	e9d3 2300 	ldrd	r2, r3, [r3]
   82276:	47d0      	blx	sl
   82278:	4b0e      	ldr	r3, [pc, #56]	; (822b4 <BackLeftController+0xa4>)
   8227a:	4798      	blx	r3
   8227c:	4b11      	ldr	r3, [pc, #68]	; (822c4 <BackLeftController+0xb4>)
   8227e:	6018      	str	r0, [r3, #0]
	DutyCycleBackLeft = (int)DutyCycleBackLeft;
	
	eBackLeftSum[0] = eBackLeftSum[1];
   82280:	f8c8 9000 	str.w	r9, [r8]
	
	/* Make sure duty cycle wont get values over or under its resolution */
	if(DutyCycleBackRight >800){
   82284:	4b10      	ldr	r3, [pc, #64]	; (822c8 <BackLeftController+0xb8>)
   82286:	681b      	ldr	r3, [r3, #0]
   82288:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
   8228c:	dd05      	ble.n	8229a <BackLeftController+0x8a>
		DutyCycleBackRight = 800;
   8228e:	f44f 7248 	mov.w	r2, #800	; 0x320
   82292:	4b0d      	ldr	r3, [pc, #52]	; (822c8 <BackLeftController+0xb8>)
   82294:	601a      	str	r2, [r3, #0]
   82296:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	}
	if(DutyCycleBackRight < 200){
   8229a:	2bc7      	cmp	r3, #199	; 0xc7
   8229c:	dc02      	bgt.n	822a4 <BackLeftController+0x94>
		DutyCycleBackRight = 200;
   8229e:	22c8      	movs	r2, #200	; 0xc8
   822a0:	4b09      	ldr	r3, [pc, #36]	; (822c8 <BackLeftController+0xb8>)
   822a2:	601a      	str	r2, [r3, #0]
   822a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   822a8:	66666666 	.word	0x66666666
   822ac:	3ff66666 	.word	0x3ff66666
   822b0:	00083325 	.word	0x00083325
   822b4:	00083815 	.word	0x00083815
   822b8:	20078c90 	.word	0x20078c90
   822bc:	3ff33333 	.word	0x3ff33333
   822c0:	20070138 	.word	0x20070138
   822c4:	20078c80 	.word	0x20078c80
   822c8:	20078c8c 	.word	0x20078c8c
   822cc:	20078c98 	.word	0x20078c98
   822d0:	0008308d 	.word	0x0008308d
   822d4:	00083645 	.word	0x00083645
   822d8:	000833f1 	.word	0x000833f1
   822dc:	f3af 8000 	nop.w

000822e0 <BackRightController>:
}


/* PD-controller for back right fan */
void BackRightController(int DistanceDiff)
{
   822e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   822e4:	b083      	sub	sp, #12
	double eBackRight;
	
	/* Back rights fan deviation against the left fan */
	eBackRight = (double)(DistanceDiff * -1);
   822e6:	4e2c      	ldr	r6, [pc, #176]	; (82398 <BackRightController+0xb8>)
   822e8:	4240      	negs	r0, r0
   822ea:	47b0      	blx	r6
   822ec:	e9cd 0100 	strd	r0, r1, [sp]

	/*  Calculate difference in deviation */
	eBackRightSum[1] = eBackRightSum[0] + eBackRight;
   822f0:	4f2a      	ldr	r7, [pc, #168]	; (8239c <BackRightController+0xbc>)
   822f2:	683c      	ldr	r4, [r7, #0]
   822f4:	4620      	mov	r0, r4
   822f6:	47b0      	blx	r6
   822f8:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 823b4 <BackRightController+0xd4>
   822fc:	e9dd 2300 	ldrd	r2, r3, [sp]
   82300:	47d8      	blx	fp
   82302:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 823b8 <BackRightController+0xd8>
   82306:	47c8      	blx	r9
   82308:	4680      	mov	r8, r0
   8230a:	6078      	str	r0, [r7, #4]
	eBackDiff = eBackRightSum[1] - eBackRightSum[0];
   8230c:	1b00      	subs	r0, r0, r4
   8230e:	47b0      	blx	r6
   82310:	4604      	mov	r4, r0
   82312:	460d      	mov	r5, r1
   82314:	4b22      	ldr	r3, [pc, #136]	; (823a0 <BackRightController+0xc0>)
   82316:	e9c3 4500 	strd	r4, r5, [r3]
	
	/* Calculate back right fans duty cycle */
	DutyCycleBackRight = KP * (eBackRight + (TD/dTBack * eBackDiff) );
   8231a:	f04f 3033 	mov.w	r0, #858993459	; 0x33333333
   8231e:	4921      	ldr	r1, [pc, #132]	; (823a4 <BackRightController+0xc4>)
   82320:	4b21      	ldr	r3, [pc, #132]	; (823a8 <BackRightController+0xc8>)
   82322:	e9d3 2300 	ldrd	r2, r3, [r3]
   82326:	f8df c094 	ldr.w	ip, [pc, #148]	; 823bc <BackRightController+0xdc>
   8232a:	47e0      	blx	ip
   8232c:	4602      	mov	r2, r0
   8232e:	460b      	mov	r3, r1
   82330:	f8df a08c 	ldr.w	sl, [pc, #140]	; 823c0 <BackRightController+0xe0>
   82334:	4620      	mov	r0, r4
   82336:	4629      	mov	r1, r5
   82338:	47d0      	blx	sl
   8233a:	e9dd 2300 	ldrd	r2, r3, [sp]
   8233e:	47d8      	blx	fp
   82340:	a311      	add	r3, pc, #68	; (adr r3, 82388 <BackRightController+0xa8>)
   82342:	e9d3 2300 	ldrd	r2, r3, [r3]
   82346:	47d0      	blx	sl
   82348:	47c8      	blx	r9
	DutyCycleBackRight = (int)DutyCycleBackRight*0.7;
   8234a:	47b0      	blx	r6
   8234c:	a310      	add	r3, pc, #64	; (adr r3, 82390 <BackRightController+0xb0>)
   8234e:	e9d3 2300 	ldrd	r2, r3, [r3]
   82352:	47d0      	blx	sl
   82354:	47c8      	blx	r9
   82356:	4b15      	ldr	r3, [pc, #84]	; (823ac <BackRightController+0xcc>)
   82358:	6018      	str	r0, [r3, #0]

	eBackRightSum[0] = eBackRightSum[1];
   8235a:	f8c7 8000 	str.w	r8, [r7]

	/* Make sure duty cycle wont get values over or under its resolution */
	if(DutyCycleBackLeft > 800){
   8235e:	4b14      	ldr	r3, [pc, #80]	; (823b0 <BackRightController+0xd0>)
   82360:	681b      	ldr	r3, [r3, #0]
   82362:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
   82366:	dd04      	ble.n	82372 <BackRightController+0x92>
		DutyCycleBackLeft = 800;
   82368:	f44f 7248 	mov.w	r2, #800	; 0x320
   8236c:	4b10      	ldr	r3, [pc, #64]	; (823b0 <BackRightController+0xd0>)
   8236e:	601a      	str	r2, [r3, #0]
   82370:	e004      	b.n	8237c <BackRightController+0x9c>
	}
	if(DutyCycleBackLeft < 210){
   82372:	2bd1      	cmp	r3, #209	; 0xd1
   82374:	dc02      	bgt.n	8237c <BackRightController+0x9c>
		DutyCycleBackLeft = 210;
   82376:	22d2      	movs	r2, #210	; 0xd2
   82378:	4b0d      	ldr	r3, [pc, #52]	; (823b0 <BackRightController+0xd0>)
   8237a:	601a      	str	r2, [r3, #0]
	}
   8237c:	b003      	add	sp, #12
   8237e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82382:	bf00      	nop
   82384:	f3af 8000 	nop.w
   82388:	66666666 	.word	0x66666666
   8238c:	3ff66666 	.word	0x3ff66666
   82390:	66666666 	.word	0x66666666
   82394:	3fe66666 	.word	0x3fe66666
   82398:	00083325 	.word	0x00083325
   8239c:	20078c84 	.word	0x20078c84
   823a0:	20078c90 	.word	0x20078c90
   823a4:	3ff33333 	.word	0x3ff33333
   823a8:	20070138 	.word	0x20070138
   823ac:	20078c8c 	.word	0x20078c8c
   823b0:	20078c80 	.word	0x20078c80
   823b4:	0008308d 	.word	0x0008308d
   823b8:	00083815 	.word	0x00083815
   823bc:	00083645 	.word	0x00083645
   823c0:	000833f1 	.word	0x000833f1
   823c4:	f3af 8000 	nop.w

000823c8 <BackControllerEvaluator>:
}


/* Function that evaluate which side (left or right) front controller to use */
void BackControllerEvaluator(void)
{
   823c8:	b508      	push	{r3, lr}
	/* Subtracting both sides sensors current distance to the magnetic field */
	int DistanceDiff = (int)CurrentValuesTable[2] - (int)CurrentValuesTable[3];
   823ca:	4b0d      	ldr	r3, [pc, #52]	; (82400 <BackControllerEvaluator+0x38>)
   823cc:	6898      	ldr	r0, [r3, #8]
   823ce:	68db      	ldr	r3, [r3, #12]
   823d0:	1ac0      	subs	r0, r0, r3
	
	if (DistanceDiff>0)
   823d2:	2800      	cmp	r0, #0
   823d4:	dd05      	ble.n	823e2 <BackControllerEvaluator+0x1a>
	{
		BackLeftController(DistanceDiff);
   823d6:	4b0b      	ldr	r3, [pc, #44]	; (82404 <BackControllerEvaluator+0x3c>)
   823d8:	4798      	blx	r3
		DutyCycleBackRight = 200;
   823da:	22c8      	movs	r2, #200	; 0xc8
   823dc:	4b0a      	ldr	r3, [pc, #40]	; (82408 <BackControllerEvaluator+0x40>)
   823de:	601a      	str	r2, [r3, #0]
   823e0:	bd08      	pop	{r3, pc}
	}
	else if (DistanceDiff<0)
   823e2:	2800      	cmp	r0, #0
   823e4:	da05      	bge.n	823f2 <BackControllerEvaluator+0x2a>
	{
		BackRightController(DistanceDiff);
   823e6:	4b09      	ldr	r3, [pc, #36]	; (8240c <BackControllerEvaluator+0x44>)
   823e8:	4798      	blx	r3
		DutyCycleBackLeft = 220;
   823ea:	22dc      	movs	r2, #220	; 0xdc
   823ec:	4b08      	ldr	r3, [pc, #32]	; (82410 <BackControllerEvaluator+0x48>)
   823ee:	601a      	str	r2, [r3, #0]
   823f0:	bd08      	pop	{r3, pc}
		}else{
		/* Calculated duty cycle so the hovercraft wont start spinning */
		DutyCycleBackRight = 220;
   823f2:	22dc      	movs	r2, #220	; 0xdc
   823f4:	4b04      	ldr	r3, [pc, #16]	; (82408 <BackControllerEvaluator+0x40>)
   823f6:	601a      	str	r2, [r3, #0]
		DutyCycleBackLeft = 0;
   823f8:	2200      	movs	r2, #0
   823fa:	4b05      	ldr	r3, [pc, #20]	; (82410 <BackControllerEvaluator+0x48>)
   823fc:	601a      	str	r2, [r3, #0]
   823fe:	bd08      	pop	{r3, pc}
   82400:	20078b80 	.word	0x20078b80
   82404:	00082211 	.word	0x00082211
   82408:	20078c8c 	.word	0x20078c8c
   8240c:	000822e1 	.word	0x000822e1
   82410:	20078c80 	.word	0x20078c80

00082414 <TaskBottomController>:
/* Variables for back right PD-controller */
static int eBackRightSum[2] = {0};
int DutyCycleBackRight = 0;


void TaskBottomController(void *p){
   82414:	b5f0      	push	{r4, r5, r6, r7, lr}
   82416:	b083      	sub	sp, #12
	
	portTickType xLastWakeTime;
	xLastWakeTime = xTaskGetTickCount();
   82418:	4b0f      	ldr	r3, [pc, #60]	; (82458 <TaskBottomController+0x44>)
   8241a:	4798      	blx	r3
   8241c:	f8ad 0006 	strh.w	r0, [sp, #6]
	
	for(;;){
		int SampleTimeSempaphor = 100;
		xSemaphoreTake(SemaphoreControl,portMAX_DELAY);
   82420:	4c0e      	ldr	r4, [pc, #56]	; (8245c <TaskBottomController+0x48>)
   82422:	4f0f      	ldr	r7, [pc, #60]	; (82460 <TaskBottomController+0x4c>)
		
		/* Evaluate side to control */
		BackControllerEvaluator();
   82424:	4e0f      	ldr	r6, [pc, #60]	; (82464 <TaskBottomController+0x50>)
	portTickType xLastWakeTime;
	xLastWakeTime = xTaskGetTickCount();
	
	for(;;){
		int SampleTimeSempaphor = 100;
		xSemaphoreTake(SemaphoreControl,portMAX_DELAY);
   82426:	6820      	ldr	r0, [r4, #0]
   82428:	2100      	movs	r1, #0
   8242a:	f64f 72ff 	movw	r2, #65535	; 0xffff
   8242e:	460b      	mov	r3, r1
   82430:	47b8      	blx	r7
		
		/* Evaluate side to control */
		BackControllerEvaluator();
   82432:	47b0      	blx	r6
		/* Change Duty cycle on both front fans */
		PWMSetDutyCycleLower(DutyCycleBackRight,DutyCycleBackLeft);
   82434:	4b0c      	ldr	r3, [pc, #48]	; (82468 <TaskBottomController+0x54>)
   82436:	6818      	ldr	r0, [r3, #0]
   82438:	4b0c      	ldr	r3, [pc, #48]	; (8246c <TaskBottomController+0x58>)
   8243a:	6819      	ldr	r1, [r3, #0]
   8243c:	4b0c      	ldr	r3, [pc, #48]	; (82470 <TaskBottomController+0x5c>)
   8243e:	4798      	blx	r3
		
		xSemaphoreGive(SemaphoreControl);
   82440:	6820      	ldr	r0, [r4, #0]
   82442:	2100      	movs	r1, #0
   82444:	460a      	mov	r2, r1
   82446:	460b      	mov	r3, r1
   82448:	4d0a      	ldr	r5, [pc, #40]	; (82474 <TaskBottomController+0x60>)
   8244a:	47a8      	blx	r5
		vTaskDelayUntil(&xLastWakeTime,SampleTimeSempaphor);
   8244c:	f10d 0006 	add.w	r0, sp, #6
   82450:	2164      	movs	r1, #100	; 0x64
   82452:	4b09      	ldr	r3, [pc, #36]	; (82478 <TaskBottomController+0x64>)
   82454:	4798      	blx	r3
   82456:	e7e6      	b.n	82426 <TaskBottomController+0x12>
   82458:	00081265 	.word	0x00081265
   8245c:	20078d60 	.word	0x20078d60
   82460:	00080dd5 	.word	0x00080dd5
   82464:	000823c9 	.word	0x000823c9
   82468:	20078c8c 	.word	0x20078c8c
   8246c:	20078c80 	.word	0x20078c80
   82470:	000821e5 	.word	0x000821e5
   82474:	00080c21 	.word	0x00080c21
   82478:	000814b9 	.word	0x000814b9

0008247c <MoveValues>:
}


/* Function that moves values in a buffer */
void MoveValues(void)
{
   8247c:	b430      	push	{r4, r5}
   8247e:	4812      	ldr	r0, [pc, #72]	; (824c8 <MoveValues+0x4c>)
   82480:	4912      	ldr	r1, [pc, #72]	; (824cc <MoveValues+0x50>)
   82482:	4a13      	ldr	r2, [pc, #76]	; (824d0 <MoveValues+0x54>)
   82484:	4b13      	ldr	r3, [pc, #76]	; (824d4 <MoveValues+0x58>)
	/* Moving top values in both buffers */
	for(int i = BUFFERTSIZE-1; i > 0;i--)
   82486:	2409      	movs	r4, #9
	{
		TopRightBuffer[i] = TopRightBuffer[i-1];
   82488:	6a05      	ldr	r5, [r0, #32]
   8248a:	6245      	str	r5, [r0, #36]	; 0x24
		TopLeftBuffer[i] = TopLeftBuffer[i-1];
   8248c:	6a0d      	ldr	r5, [r1, #32]
   8248e:	624d      	str	r5, [r1, #36]	; 0x24
		LowerLeftBuffer[i] = LowerLeftBuffer[i-1];
   82490:	6a15      	ldr	r5, [r2, #32]
   82492:	6255      	str	r5, [r2, #36]	; 0x24
		LowerRightBuffer[i] = LowerRightBuffer[i-1];
   82494:	6a1d      	ldr	r5, [r3, #32]
   82496:	625d      	str	r5, [r3, #36]	; 0x24
   82498:	3804      	subs	r0, #4
   8249a:	3904      	subs	r1, #4
   8249c:	3a04      	subs	r2, #4
   8249e:	3b04      	subs	r3, #4

/* Function that moves values in a buffer */
void MoveValues(void)
{
	/* Moving top values in both buffers */
	for(int i = BUFFERTSIZE-1; i > 0;i--)
   824a0:	3c01      	subs	r4, #1
   824a2:	d1f1      	bne.n	82488 <MoveValues+0xc>
		LowerLeftBuffer[i] = LowerLeftBuffer[i-1];
		LowerRightBuffer[i] = LowerRightBuffer[i-1];
	}
	
	/* Adding last read value to first position in buffers */
	TopRightBuffer[0] = CurrentTopRightValue;
   824a4:	4b0c      	ldr	r3, [pc, #48]	; (824d8 <MoveValues+0x5c>)
   824a6:	681a      	ldr	r2, [r3, #0]
   824a8:	4b07      	ldr	r3, [pc, #28]	; (824c8 <MoveValues+0x4c>)
   824aa:	601a      	str	r2, [r3, #0]
	TopLeftBuffer[0] = CurrentTopLeftValue;
   824ac:	4b0b      	ldr	r3, [pc, #44]	; (824dc <MoveValues+0x60>)
   824ae:	681a      	ldr	r2, [r3, #0]
   824b0:	4b06      	ldr	r3, [pc, #24]	; (824cc <MoveValues+0x50>)
   824b2:	601a      	str	r2, [r3, #0]
	LowerLeftBuffer[0] = CurrentLowerLeftValue;
   824b4:	4b0a      	ldr	r3, [pc, #40]	; (824e0 <MoveValues+0x64>)
   824b6:	681a      	ldr	r2, [r3, #0]
   824b8:	4b05      	ldr	r3, [pc, #20]	; (824d0 <MoveValues+0x54>)
   824ba:	601a      	str	r2, [r3, #0]
	LowerRightBuffer[0] = CurrentLowerRightValue;
   824bc:	4b09      	ldr	r3, [pc, #36]	; (824e4 <MoveValues+0x68>)
   824be:	681a      	ldr	r2, [r3, #0]
   824c0:	4b04      	ldr	r3, [pc, #16]	; (824d4 <MoveValues+0x58>)
   824c2:	601a      	str	r2, [r3, #0]
}
   824c4:	bc30      	pop	{r4, r5}
   824c6:	4770      	bx	lr
   824c8:	20078cf0 	.word	0x20078cf0
   824cc:	20078d18 	.word	0x20078d18
   824d0:	20078ca0 	.word	0x20078ca0
   824d4:	20078cc8 	.word	0x20078cc8
   824d8:	20078e20 	.word	0x20078e20
   824dc:	20078e18 	.word	0x20078e18
   824e0:	20078e1c 	.word	0x20078e1c
   824e4:	20078e24 	.word	0x20078e24

000824e8 <CreateAverage>:


/* Create average for filtering */
void CreateAverage(void){
   824e8:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
   824ec:	2300      	movs	r3, #0
	
	int TopRightAverage = 0;
	int TopLeftAverage = 0;
	int LowerRightAverage = 0;
	int LowerLeftAverage = 0;
   824ee:	4619      	mov	r1, r3
/* Create average for filtering */
void CreateAverage(void){
	
	int TopRightAverage = 0;
	int TopLeftAverage = 0;
	int LowerRightAverage = 0;
   824f0:	461a      	mov	r2, r3

/* Create average for filtering */
void CreateAverage(void){
	
	int TopRightAverage = 0;
	int TopLeftAverage = 0;
   824f2:	4618      	mov	r0, r3


/* Create average for filtering */
void CreateAverage(void){
	
	int TopRightAverage = 0;
   824f4:	461c      	mov	r4, r3
	int LowerRightAverage = 0;
	int LowerLeftAverage = 0;
	
	/* Calculate median value for all sensors */
	for(int i = 0; i < BUFFERTSIZE;i++){
		TopRightAverage +=TopRightBuffer[i];
   824f6:	f8df 8080 	ldr.w	r8, [pc, #128]	; 82578 <CreateAverage+0x90>
		TopLeftAverage +=TopLeftBuffer[i];
   824fa:	f8df c080 	ldr.w	ip, [pc, #128]	; 8257c <CreateAverage+0x94>
		LowerLeftAverage += LowerLeftBuffer[i];
   824fe:	4f17      	ldr	r7, [pc, #92]	; (8255c <CreateAverage+0x74>)
		LowerRightAverage += LowerRightBuffer[i];
   82500:	4e17      	ldr	r6, [pc, #92]	; (82560 <CreateAverage+0x78>)
	int LowerRightAverage = 0;
	int LowerLeftAverage = 0;
	
	/* Calculate median value for all sensors */
	for(int i = 0; i < BUFFERTSIZE;i++){
		TopRightAverage +=TopRightBuffer[i];
   82502:	f853 5008 	ldr.w	r5, [r3, r8]
   82506:	442c      	add	r4, r5
		TopLeftAverage +=TopLeftBuffer[i];
   82508:	f853 500c 	ldr.w	r5, [r3, ip]
   8250c:	4428      	add	r0, r5
		LowerLeftAverage += LowerLeftBuffer[i];
   8250e:	59dd      	ldr	r5, [r3, r7]
   82510:	4429      	add	r1, r5
		LowerRightAverage += LowerRightBuffer[i];
   82512:	599d      	ldr	r5, [r3, r6]
   82514:	442a      	add	r2, r5
   82516:	3304      	adds	r3, #4
	int TopLeftAverage = 0;
	int LowerRightAverage = 0;
	int LowerLeftAverage = 0;
	
	/* Calculate median value for all sensors */
	for(int i = 0; i < BUFFERTSIZE;i++){
   82518:	2b28      	cmp	r3, #40	; 0x28
   8251a:	d1f2      	bne.n	82502 <CreateAverage+0x1a>
		TopRightAverage +=TopRightBuffer[i];
		TopLeftAverage +=TopLeftBuffer[i];
		LowerLeftAverage += LowerLeftBuffer[i];
		LowerRightAverage += LowerRightBuffer[i];
	}
	CurrentTopRightValue =( TopRightAverage / BUFFERTSIZE );
   8251c:	4b11      	ldr	r3, [pc, #68]	; (82564 <CreateAverage+0x7c>)
   8251e:	fb83 6504 	smull	r6, r5, r3, r4
   82522:	17e4      	asrs	r4, r4, #31
   82524:	ebc4 04a5 	rsb	r4, r4, r5, asr #2
   82528:	4d0f      	ldr	r5, [pc, #60]	; (82568 <CreateAverage+0x80>)
   8252a:	602c      	str	r4, [r5, #0]
	CurrentTopLeftValue = ( TopLeftAverage / BUFFERTSIZE );
   8252c:	fb83 5400 	smull	r5, r4, r3, r0
   82530:	17c0      	asrs	r0, r0, #31
   82532:	ebc0 00a4 	rsb	r0, r0, r4, asr #2
   82536:	4c0d      	ldr	r4, [pc, #52]	; (8256c <CreateAverage+0x84>)
   82538:	6020      	str	r0, [r4, #0]
	CurrentLowerLeftValue = ( LowerLeftAverage / BUFFERTSIZE );
   8253a:	fb83 6001 	smull	r6, r0, r3, r1
   8253e:	17c9      	asrs	r1, r1, #31
   82540:	ebc1 01a0 	rsb	r1, r1, r0, asr #2
   82544:	480a      	ldr	r0, [pc, #40]	; (82570 <CreateAverage+0x88>)
   82546:	6001      	str	r1, [r0, #0]
	CurrentLowerRightValue = ( LowerRightAverage / BUFFERTSIZE );
   82548:	fb83 1302 	smull	r1, r3, r3, r2
   8254c:	17d2      	asrs	r2, r2, #31
   8254e:	ebc2 03a3 	rsb	r3, r2, r3, asr #2
   82552:	4908      	ldr	r1, [pc, #32]	; (82574 <CreateAverage+0x8c>)
   82554:	600b      	str	r3, [r1, #0]
}
   82556:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
   8255a:	4770      	bx	lr
   8255c:	20078ca0 	.word	0x20078ca0
   82560:	20078cc8 	.word	0x20078cc8
   82564:	66666667 	.word	0x66666667
   82568:	20078e20 	.word	0x20078e20
   8256c:	20078e18 	.word	0x20078e18
   82570:	20078e1c 	.word	0x20078e1c
   82574:	20078e24 	.word	0x20078e24
   82578:	20078cf0 	.word	0x20078cf0
   8257c:	20078d18 	.word	0x20078d18

00082580 <MakeValues>:
}


/* Function that calls for current ADC values and signal processes them */
void MakeValues(void)
{
   82580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Read the latest ADC values */
	CurrentTopRightValue = ReadTopRight();
   82582:	4b0d      	ldr	r3, [pc, #52]	; (825b8 <MakeValues+0x38>)
   82584:	4798      	blx	r3
   82586:	4e0d      	ldr	r6, [pc, #52]	; (825bc <MakeValues+0x3c>)
   82588:	6030      	str	r0, [r6, #0]
	CurrentTopLeftValue = ReadTopLeft();
   8258a:	4b0d      	ldr	r3, [pc, #52]	; (825c0 <MakeValues+0x40>)
   8258c:	4798      	blx	r3
   8258e:	4f0d      	ldr	r7, [pc, #52]	; (825c4 <MakeValues+0x44>)
   82590:	6038      	str	r0, [r7, #0]
	CurrentLowerLeftValue = ReadLowerLeft();
   82592:	4b0d      	ldr	r3, [pc, #52]	; (825c8 <MakeValues+0x48>)
   82594:	4798      	blx	r3
   82596:	4d0d      	ldr	r5, [pc, #52]	; (825cc <MakeValues+0x4c>)
   82598:	6028      	str	r0, [r5, #0]
	CurrentLowerRightValue = ReadLowerRight();
   8259a:	4b0d      	ldr	r3, [pc, #52]	; (825d0 <MakeValues+0x50>)
   8259c:	4798      	blx	r3
   8259e:	4c0d      	ldr	r4, [pc, #52]	; (825d4 <MakeValues+0x54>)
   825a0:	6020      	str	r0, [r4, #0]

	
	MoveValues();
   825a2:	4b0d      	ldr	r3, [pc, #52]	; (825d8 <MakeValues+0x58>)
   825a4:	4798      	blx	r3
	CreateAverage(); 
   825a6:	4b0d      	ldr	r3, [pc, #52]	; (825dc <MakeValues+0x5c>)
   825a8:	4798      	blx	r3
	/* Convert values from ADC into distance */
	InvalueToDistanse(CurrentTopLeftValue,CurrentTopRightValue,CurrentLowerLeftValue,CurrentLowerRightValue);
   825aa:	6838      	ldr	r0, [r7, #0]
   825ac:	6831      	ldr	r1, [r6, #0]
   825ae:	682a      	ldr	r2, [r5, #0]
   825b0:	6823      	ldr	r3, [r4, #0]
   825b2:	4c0b      	ldr	r4, [pc, #44]	; (825e0 <MakeValues+0x60>)
   825b4:	47a0      	blx	r4
   825b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   825b8:	00080221 	.word	0x00080221
   825bc:	20078e20 	.word	0x20078e20
   825c0:	000801c1 	.word	0x000801c1
   825c4:	20078e18 	.word	0x20078e18
   825c8:	00080281 	.word	0x00080281
   825cc:	20078e1c 	.word	0x20078e1c
   825d0:	000802e1 	.word	0x000802e1
   825d4:	20078e24 	.word	0x20078e24
   825d8:	0008247d 	.word	0x0008247d
   825dc:	000824e9 	.word	0x000824e9
   825e0:	00081ec9 	.word	0x00081ec9

000825e4 <TaskNavigation>:
uint32_t CurrentTopLeftValue;
uint32_t CurrentLowerRightValue;
uint32_t CurrentLowerLeftValue;


void TaskNavigation(void *p){
   825e4:	b5f0      	push	{r4, r5, r6, r7, lr}
   825e6:	b083      	sub	sp, #12
	
	portTickType xLastWakeTime;
	xLastWakeTime = xTaskGetTickCount();
   825e8:	4b0c      	ldr	r3, [pc, #48]	; (8261c <TaskNavigation+0x38>)
   825ea:	4798      	blx	r3
   825ec:	f8ad 0006 	strh.w	r0, [sp, #6]
	
	for(;;){
		int SampleTimeSempaphor = 100;
		
		xSemaphoreTake(SemaphoreControl,portMAX_DELAY);
   825f0:	4c0b      	ldr	r4, [pc, #44]	; (82620 <TaskNavigation+0x3c>)
   825f2:	4f0c      	ldr	r7, [pc, #48]	; (82624 <TaskNavigation+0x40>)
		
		MakeValues();
   825f4:	4e0c      	ldr	r6, [pc, #48]	; (82628 <TaskNavigation+0x44>)
	xLastWakeTime = xTaskGetTickCount();
	
	for(;;){
		int SampleTimeSempaphor = 100;
		
		xSemaphoreTake(SemaphoreControl,portMAX_DELAY);
   825f6:	6820      	ldr	r0, [r4, #0]
   825f8:	2100      	movs	r1, #0
   825fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
   825fe:	460b      	mov	r3, r1
   82600:	47b8      	blx	r7
		
		MakeValues();
   82602:	47b0      	blx	r6
		
		xSemaphoreGive(SemaphoreControl);
   82604:	6820      	ldr	r0, [r4, #0]
   82606:	2100      	movs	r1, #0
   82608:	460a      	mov	r2, r1
   8260a:	460b      	mov	r3, r1
   8260c:	4d07      	ldr	r5, [pc, #28]	; (8262c <TaskNavigation+0x48>)
   8260e:	47a8      	blx	r5
		vTaskDelayUntil(&xLastWakeTime,SampleTimeSempaphor);
   82610:	f10d 0006 	add.w	r0, sp, #6
   82614:	2164      	movs	r1, #100	; 0x64
   82616:	4b06      	ldr	r3, [pc, #24]	; (82630 <TaskNavigation+0x4c>)
   82618:	4798      	blx	r3
   8261a:	e7ec      	b.n	825f6 <TaskNavigation+0x12>
   8261c:	00081265 	.word	0x00081265
   82620:	20078d60 	.word	0x20078d60
   82624:	00080dd5 	.word	0x00080dd5
   82628:	00082581 	.word	0x00082581
   8262c:	00080c21 	.word	0x00080c21
   82630:	000814b9 	.word	0x000814b9
   82634:	00000000 	.word	0x00000000

00082638 <FrontLeftController>:
}


/* PD-controller for front left fan */
void FrontLeftController(int DistanceDiff)
{
   82638:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	double eFrontLeft;
	
	/* Lefts fan deviation against the right fan */
	eFrontLeft =  (double)DistanceDiff;
   8263c:	4e26      	ldr	r6, [pc, #152]	; (826d8 <FrontLeftController+0xa0>)
   8263e:	47b0      	blx	r6
   82640:	4604      	mov	r4, r0
   82642:	460d      	mov	r5, r1

	/*  Calculate difference in deviation */
	eFrontLeftSum[1] = eFrontLeftSum[0] + eFrontLeft;
   82644:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 826f0 <FrontLeftController+0xb8>
   82648:	f8d8 7000 	ldr.w	r7, [r8]
   8264c:	4638      	mov	r0, r7
   8264e:	47b0      	blx	r6
   82650:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 826f4 <FrontLeftController+0xbc>
   82654:	4622      	mov	r2, r4
   82656:	462b      	mov	r3, r5
   82658:	47d8      	blx	fp
   8265a:	4b20      	ldr	r3, [pc, #128]	; (826dc <FrontLeftController+0xa4>)
   8265c:	4798      	blx	r3
   8265e:	4681      	mov	r9, r0
   82660:	f8c8 0004 	str.w	r0, [r8, #4]
	eFrontDiff = eFrontLeftSum[1] - eFrontLeftSum[0];
   82664:	1bc0      	subs	r0, r0, r7
   82666:	47b0      	blx	r6
   82668:	4606      	mov	r6, r0
   8266a:	460f      	mov	r7, r1
   8266c:	4b1c      	ldr	r3, [pc, #112]	; (826e0 <FrontLeftController+0xa8>)
   8266e:	e9c3 6700 	strd	r6, r7, [r3]
	
	/* Calculate front left fans duty cycle */
	DutyCycleFrontLeft = KP * (eFrontLeft  + (TD/dTFront * eFrontDiff));
   82672:	a117      	add	r1, pc, #92	; (adr r1, 826d0 <FrontLeftController+0x98>)
   82674:	e9d1 0100 	ldrd	r0, r1, [r1]
   82678:	4b1a      	ldr	r3, [pc, #104]	; (826e4 <FrontLeftController+0xac>)
   8267a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8267e:	f8df c078 	ldr.w	ip, [pc, #120]	; 826f8 <FrontLeftController+0xc0>
   82682:	47e0      	blx	ip
   82684:	4602      	mov	r2, r0
   82686:	460b      	mov	r3, r1
   82688:	f8df a070 	ldr.w	sl, [pc, #112]	; 826fc <FrontLeftController+0xc4>
   8268c:	4630      	mov	r0, r6
   8268e:	4639      	mov	r1, r7
   82690:	47d0      	blx	sl
   82692:	4622      	mov	r2, r4
   82694:	462b      	mov	r3, r5
   82696:	47d8      	blx	fp
   82698:	2200      	movs	r2, #0
   8269a:	4b13      	ldr	r3, [pc, #76]	; (826e8 <FrontLeftController+0xb0>)
   8269c:	47d0      	blx	sl
   8269e:	4b0f      	ldr	r3, [pc, #60]	; (826dc <FrontLeftController+0xa4>)
   826a0:	4798      	blx	r3
   826a2:	4b12      	ldr	r3, [pc, #72]	; (826ec <FrontLeftController+0xb4>)
   826a4:	6018      	str	r0, [r3, #0]
	DutyCycleFrontLeft = (int)DutyCycleFrontLeft;

	eFrontLeftSum[0] = eFrontLeftSum[1];
   826a6:	f8c8 9000 	str.w	r9, [r8]
	
	/* Make sure duty cycle wont get values over or under its resolution */
	if(DutyCycleFrontLeft >800){
   826aa:	f5b0 7f48 	cmp.w	r0, #800	; 0x320
   826ae:	dd04      	ble.n	826ba <FrontLeftController+0x82>
		DutyCycleFrontLeft = 800;
   826b0:	f44f 7248 	mov.w	r2, #800	; 0x320
   826b4:	601a      	str	r2, [r3, #0]
   826b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	}
	if(DutyCycleFrontLeft < 200){
   826ba:	4b0c      	ldr	r3, [pc, #48]	; (826ec <FrontLeftController+0xb4>)
   826bc:	681b      	ldr	r3, [r3, #0]
   826be:	2bc7      	cmp	r3, #199	; 0xc7
   826c0:	dc02      	bgt.n	826c8 <FrontLeftController+0x90>
		DutyCycleFrontLeft = 200;
   826c2:	22c8      	movs	r2, #200	; 0xc8
   826c4:	4b09      	ldr	r3, [pc, #36]	; (826ec <FrontLeftController+0xb4>)
   826c6:	601a      	str	r2, [r3, #0]
   826c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   826cc:	f3af 8000 	nop.w
   826d0:	cccccccd 	.word	0xcccccccd
   826d4:	3ff4cccc 	.word	0x3ff4cccc
   826d8:	00083325 	.word	0x00083325
   826dc:	00083815 	.word	0x00083815
   826e0:	20078d40 	.word	0x20078d40
   826e4:	20070140 	.word	0x20070140
   826e8:	40040000 	.word	0x40040000
   826ec:	20078d50 	.word	0x20078d50
   826f0:	20078d58 	.word	0x20078d58
   826f4:	0008308d 	.word	0x0008308d
   826f8:	00083645 	.word	0x00083645
   826fc:	000833f1 	.word	0x000833f1

00082700 <FrontRightController>:
}


/* PD-controller for front right fan */
void FrontRightController(int DistanceDiff)
{
   82700:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	double eFrontRight;
	
	/* Front rights fan deviation against the left fan */
	eFrontRight = (double)(DistanceDiff * -1);
   82704:	4e26      	ldr	r6, [pc, #152]	; (827a0 <FrontRightController+0xa0>)
   82706:	4240      	negs	r0, r0
   82708:	47b0      	blx	r6
   8270a:	4604      	mov	r4, r0
   8270c:	460d      	mov	r5, r1
	
	/*  Calculate difference in deviation */
	eFrontRightSum[1] = eFrontRightSum[0] + eFrontRight;
   8270e:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 827b8 <FrontRightController+0xb8>
   82712:	f8d8 7000 	ldr.w	r7, [r8]
   82716:	4638      	mov	r0, r7
   82718:	47b0      	blx	r6
   8271a:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 827bc <FrontRightController+0xbc>
   8271e:	4622      	mov	r2, r4
   82720:	462b      	mov	r3, r5
   82722:	47d8      	blx	fp
   82724:	4b1f      	ldr	r3, [pc, #124]	; (827a4 <FrontRightController+0xa4>)
   82726:	4798      	blx	r3
   82728:	4681      	mov	r9, r0
   8272a:	f8c8 0004 	str.w	r0, [r8, #4]
	eFrontDiff = eFrontRightSum[1] - eFrontRightSum[0];
   8272e:	1bc0      	subs	r0, r0, r7
   82730:	47b0      	blx	r6
   82732:	4606      	mov	r6, r0
   82734:	460f      	mov	r7, r1
   82736:	4b1c      	ldr	r3, [pc, #112]	; (827a8 <FrontRightController+0xa8>)
   82738:	e9c3 6700 	strd	r6, r7, [r3]
	
	/* Calculate front right fans duty cycle */
	DutyCycleFrontRight =  KP * (eFrontRight + TD/dTFront * eFrontDiff );
   8273c:	a116      	add	r1, pc, #88	; (adr r1, 82798 <FrontRightController+0x98>)
   8273e:	e9d1 0100 	ldrd	r0, r1, [r1]
   82742:	4b1a      	ldr	r3, [pc, #104]	; (827ac <FrontRightController+0xac>)
   82744:	e9d3 2300 	ldrd	r2, r3, [r3]
   82748:	f8df c074 	ldr.w	ip, [pc, #116]	; 827c0 <FrontRightController+0xc0>
   8274c:	47e0      	blx	ip
   8274e:	4602      	mov	r2, r0
   82750:	460b      	mov	r3, r1
   82752:	f8df a070 	ldr.w	sl, [pc, #112]	; 827c4 <FrontRightController+0xc4>
   82756:	4630      	mov	r0, r6
   82758:	4639      	mov	r1, r7
   8275a:	47d0      	blx	sl
   8275c:	4622      	mov	r2, r4
   8275e:	462b      	mov	r3, r5
   82760:	47d8      	blx	fp
   82762:	2200      	movs	r2, #0
   82764:	4b12      	ldr	r3, [pc, #72]	; (827b0 <FrontRightController+0xb0>)
   82766:	47d0      	blx	sl
   82768:	4b0e      	ldr	r3, [pc, #56]	; (827a4 <FrontRightController+0xa4>)
   8276a:	4798      	blx	r3
   8276c:	4b11      	ldr	r3, [pc, #68]	; (827b4 <FrontRightController+0xb4>)
   8276e:	6018      	str	r0, [r3, #0]
	DutyCycleFrontRight = (int)DutyCycleFrontRight;
	
	eFrontRightSum[0] = eFrontRightSum[1];
   82770:	f8c8 9000 	str.w	r9, [r8]

	/* Make sure duty cycle wont get values over or under its resolution */
	if(DutyCycleFrontRight > 800){
   82774:	f5b0 7f48 	cmp.w	r0, #800	; 0x320
   82778:	dd04      	ble.n	82784 <FrontRightController+0x84>
		DutyCycleFrontRight = 800;
   8277a:	f44f 7248 	mov.w	r2, #800	; 0x320
   8277e:	601a      	str	r2, [r3, #0]
   82780:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	}
	if(DutyCycleFrontRight < 220){
   82784:	4b0b      	ldr	r3, [pc, #44]	; (827b4 <FrontRightController+0xb4>)
   82786:	681b      	ldr	r3, [r3, #0]
   82788:	2bdb      	cmp	r3, #219	; 0xdb
   8278a:	dc02      	bgt.n	82792 <FrontRightController+0x92>
		DutyCycleFrontRight = 220;
   8278c:	22dc      	movs	r2, #220	; 0xdc
   8278e:	4b09      	ldr	r3, [pc, #36]	; (827b4 <FrontRightController+0xb4>)
   82790:	601a      	str	r2, [r3, #0]
   82792:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82796:	bf00      	nop
   82798:	cccccccd 	.word	0xcccccccd
   8279c:	3ff4cccc 	.word	0x3ff4cccc
   827a0:	00083325 	.word	0x00083325
   827a4:	00083815 	.word	0x00083815
   827a8:	20078d40 	.word	0x20078d40
   827ac:	20070140 	.word	0x20070140
   827b0:	40040000 	.word	0x40040000
   827b4:	20078d54 	.word	0x20078d54
   827b8:	20078d48 	.word	0x20078d48
   827bc:	0008308d 	.word	0x0008308d
   827c0:	00083645 	.word	0x00083645
   827c4:	000833f1 	.word	0x000833f1

000827c8 <FrontControllerEvaluator>:
}


/* Function that evaluate which side (left or right) front controller to use */
void FrontControllerEvaluator(void)
{
   827c8:	b508      	push	{r3, lr}
	/* Subtracting both sides sensors current distance to the magnetic field */
	int DistanceDiff = (int)CurrentValuesTable[0]-(int)CurrentValuesTable[1];
   827ca:	4b0e      	ldr	r3, [pc, #56]	; (82804 <FrontControllerEvaluator+0x3c>)
   827cc:	6818      	ldr	r0, [r3, #0]
   827ce:	685b      	ldr	r3, [r3, #4]
   827d0:	1ac0      	subs	r0, r0, r3
	
	if (DistanceDiff>0)
   827d2:	2800      	cmp	r0, #0
   827d4:	dd06      	ble.n	827e4 <FrontControllerEvaluator+0x1c>
	{
		FrontLeftController(DistanceDiff);
   827d6:	4b0c      	ldr	r3, [pc, #48]	; (82808 <FrontControllerEvaluator+0x40>)
   827d8:	4798      	blx	r3
		DutyCycleFrontRight = 260;
   827da:	f44f 7282 	mov.w	r2, #260	; 0x104
   827de:	4b0b      	ldr	r3, [pc, #44]	; (8280c <FrontControllerEvaluator+0x44>)
   827e0:	601a      	str	r2, [r3, #0]
   827e2:	bd08      	pop	{r3, pc}
	}
	else if (DistanceDiff<0)
   827e4:	2800      	cmp	r0, #0
   827e6:	da05      	bge.n	827f4 <FrontControllerEvaluator+0x2c>
	{
		FrontRightController(DistanceDiff);
   827e8:	4b09      	ldr	r3, [pc, #36]	; (82810 <FrontControllerEvaluator+0x48>)
   827ea:	4798      	blx	r3
		DutyCycleFrontLeft = 0;
   827ec:	2200      	movs	r2, #0
   827ee:	4b09      	ldr	r3, [pc, #36]	; (82814 <FrontControllerEvaluator+0x4c>)
   827f0:	601a      	str	r2, [r3, #0]
   827f2:	bd08      	pop	{r3, pc}
		} else {
		/* Calculated duty cycle so the hovercraft wont start spinning */
		DutyCycleFrontRight = 260;
   827f4:	f44f 7282 	mov.w	r2, #260	; 0x104
   827f8:	4b04      	ldr	r3, [pc, #16]	; (8280c <FrontControllerEvaluator+0x44>)
   827fa:	601a      	str	r2, [r3, #0]
		DutyCycleFrontLeft = 0;
   827fc:	2200      	movs	r2, #0
   827fe:	4b05      	ldr	r3, [pc, #20]	; (82814 <FrontControllerEvaluator+0x4c>)
   82800:	601a      	str	r2, [r3, #0]
   82802:	bd08      	pop	{r3, pc}
   82804:	20078b80 	.word	0x20078b80
   82808:	00082639 	.word	0x00082639
   8280c:	20078d54 	.word	0x20078d54
   82810:	00082701 	.word	0x00082701
   82814:	20078d50 	.word	0x20078d50

00082818 <TaskFrontController>:
/* Variable for distance between both front sensors */



void TaskFrontController(void *p)
{
   82818:	b5f0      	push	{r4, r5, r6, r7, lr}
   8281a:	b083      	sub	sp, #12
	portTickType xLastWakeTime;
	xLastWakeTime = xTaskGetTickCount();
   8281c:	4b0f      	ldr	r3, [pc, #60]	; (8285c <TaskFrontController+0x44>)
   8281e:	4798      	blx	r3
   82820:	f8ad 0006 	strh.w	r0, [sp, #6]
	
	for(;;){
		int SampleTimeSempaphor = 100;
		xSemaphoreTake(SemaphoreControl,portMAX_DELAY);
   82824:	4c0e      	ldr	r4, [pc, #56]	; (82860 <TaskFrontController+0x48>)
   82826:	4f0f      	ldr	r7, [pc, #60]	; (82864 <TaskFrontController+0x4c>)
		
		/* Evaluate side to control */
		FrontControllerEvaluator();
   82828:	4e0f      	ldr	r6, [pc, #60]	; (82868 <TaskFrontController+0x50>)
	portTickType xLastWakeTime;
	xLastWakeTime = xTaskGetTickCount();
	
	for(;;){
		int SampleTimeSempaphor = 100;
		xSemaphoreTake(SemaphoreControl,portMAX_DELAY);
   8282a:	6820      	ldr	r0, [r4, #0]
   8282c:	2100      	movs	r1, #0
   8282e:	f64f 72ff 	movw	r2, #65535	; 0xffff
   82832:	460b      	mov	r3, r1
   82834:	47b8      	blx	r7
		
		/* Evaluate side to control */
		FrontControllerEvaluator();
   82836:	47b0      	blx	r6
		/* Change Duty cycle on both front fans */
		PWMSetDutyCycleTop(DutyCycleFrontRight,DutyCycleFrontLeft);
   82838:	4b0c      	ldr	r3, [pc, #48]	; (8286c <TaskFrontController+0x54>)
   8283a:	6818      	ldr	r0, [r3, #0]
   8283c:	4b0c      	ldr	r3, [pc, #48]	; (82870 <TaskFrontController+0x58>)
   8283e:	6819      	ldr	r1, [r3, #0]
   82840:	4b0c      	ldr	r3, [pc, #48]	; (82874 <TaskFrontController+0x5c>)
   82842:	4798      	blx	r3
		
		xSemaphoreGive(SemaphoreControl);
   82844:	6820      	ldr	r0, [r4, #0]
   82846:	2100      	movs	r1, #0
   82848:	460a      	mov	r2, r1
   8284a:	460b      	mov	r3, r1
   8284c:	4d0a      	ldr	r5, [pc, #40]	; (82878 <TaskFrontController+0x60>)
   8284e:	47a8      	blx	r5
		vTaskDelayUntil(&xLastWakeTime,SampleTimeSempaphor);
   82850:	f10d 0006 	add.w	r0, sp, #6
   82854:	2164      	movs	r1, #100	; 0x64
   82856:	4b09      	ldr	r3, [pc, #36]	; (8287c <TaskFrontController+0x64>)
   82858:	4798      	blx	r3
   8285a:	e7e6      	b.n	8282a <TaskFrontController+0x12>
   8285c:	00081265 	.word	0x00081265
   82860:	20078d60 	.word	0x20078d60
   82864:	00080dd5 	.word	0x00080dd5
   82868:	000827c9 	.word	0x000827c9
   8286c:	20078d54 	.word	0x20078d54
   82870:	20078d50 	.word	0x20078d50
   82874:	000821b9 	.word	0x000821b9
   82878:	00080c21 	.word	0x00080c21
   8287c:	000814b9 	.word	0x000814b9

00082880 <InitSemaphores>:
#include "FrontControllerFunctions.h"

xSemaphoreHandle SemaphoreControl = 0;

/* Initialize semaphores */
void InitSemaphores(void){
   82880:	b510      	push	{r4, lr}
	vSemaphoreCreateBinary(SemaphoreControl);
   82882:	2001      	movs	r0, #1
   82884:	2100      	movs	r1, #0
   82886:	2203      	movs	r2, #3
   82888:	4b05      	ldr	r3, [pc, #20]	; (828a0 <InitSemaphores+0x20>)
   8288a:	4798      	blx	r3
   8288c:	4b05      	ldr	r3, [pc, #20]	; (828a4 <InitSemaphores+0x24>)
   8288e:	6018      	str	r0, [r3, #0]
   82890:	b120      	cbz	r0, 8289c <InitSemaphores+0x1c>
   82892:	2100      	movs	r1, #0
   82894:	460a      	mov	r2, r1
   82896:	460b      	mov	r3, r1
   82898:	4c03      	ldr	r4, [pc, #12]	; (828a8 <InitSemaphores+0x28>)
   8289a:	47a0      	blx	r4
   8289c:	bd10      	pop	{r4, pc}
   8289e:	bf00      	nop
   828a0:	00080bc9 	.word	0x00080bc9
   828a4:	20078d60 	.word	0x20078d60
   828a8:	00080c21 	.word	0x00080c21

000828ac <InitProcess>:
}

/* Initialize the two processes and start scheduling*/
void InitProcess(void){
   828ac:	b510      	push	{r4, lr}
   828ae:	b084      	sub	sp, #16
	
	/* Process for handling the navigation - unit */
	if(xTaskCreate(TaskNavigation,(const signed char * const) "Navigation", 1024,NULL, 3, NULL) !=pdPASS){
   828b0:	2303      	movs	r3, #3
   828b2:	9300      	str	r3, [sp, #0]
   828b4:	2300      	movs	r3, #0
   828b6:	9301      	str	r3, [sp, #4]
   828b8:	9302      	str	r3, [sp, #8]
   828ba:	9303      	str	r3, [sp, #12]
   828bc:	4818      	ldr	r0, [pc, #96]	; (82920 <InitProcess+0x74>)
   828be:	4919      	ldr	r1, [pc, #100]	; (82924 <InitProcess+0x78>)
   828c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
   828c4:	4c18      	ldr	r4, [pc, #96]	; (82928 <InitProcess+0x7c>)
   828c6:	47a0      	blx	r4
   828c8:	2801      	cmp	r0, #1
   828ca:	d002      	beq.n	828d2 <InitProcess+0x26>
		printf("Could not create process navigation\n\r");
   828cc:	4817      	ldr	r0, [pc, #92]	; (8292c <InitProcess+0x80>)
   828ce:	4b18      	ldr	r3, [pc, #96]	; (82930 <InitProcess+0x84>)
   828d0:	4798      	blx	r3
	}
	
	/* Top controller - unit */
	if(xTaskCreate(TaskFrontController,(const signed char * const) "Regulator top", 1024,NULL, 2, NULL) !=pdPASS){
   828d2:	2302      	movs	r3, #2
   828d4:	9300      	str	r3, [sp, #0]
   828d6:	2300      	movs	r3, #0
   828d8:	9301      	str	r3, [sp, #4]
   828da:	9302      	str	r3, [sp, #8]
   828dc:	9303      	str	r3, [sp, #12]
   828de:	4815      	ldr	r0, [pc, #84]	; (82934 <InitProcess+0x88>)
   828e0:	4915      	ldr	r1, [pc, #84]	; (82938 <InitProcess+0x8c>)
   828e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
   828e6:	4c10      	ldr	r4, [pc, #64]	; (82928 <InitProcess+0x7c>)
   828e8:	47a0      	blx	r4
   828ea:	2801      	cmp	r0, #1
   828ec:	d002      	beq.n	828f4 <InitProcess+0x48>
		printf("Could not create process start_controller_top\n\r");
   828ee:	4813      	ldr	r0, [pc, #76]	; (8293c <InitProcess+0x90>)
   828f0:	4b0f      	ldr	r3, [pc, #60]	; (82930 <InitProcess+0x84>)
   828f2:	4798      	blx	r3
	}
	
	/* Lower controller - unit */
	if(xTaskCreate(TaskBottomController,(const signed char * const) "Regulator lower", 1024,NULL, 1, NULL) !=pdPASS){
   828f4:	2301      	movs	r3, #1
   828f6:	9300      	str	r3, [sp, #0]
   828f8:	2300      	movs	r3, #0
   828fa:	9301      	str	r3, [sp, #4]
   828fc:	9302      	str	r3, [sp, #8]
   828fe:	9303      	str	r3, [sp, #12]
   82900:	480f      	ldr	r0, [pc, #60]	; (82940 <InitProcess+0x94>)
   82902:	4910      	ldr	r1, [pc, #64]	; (82944 <InitProcess+0x98>)
   82904:	f44f 6280 	mov.w	r2, #1024	; 0x400
   82908:	4c07      	ldr	r4, [pc, #28]	; (82928 <InitProcess+0x7c>)
   8290a:	47a0      	blx	r4
   8290c:	2801      	cmp	r0, #1
   8290e:	d002      	beq.n	82916 <InitProcess+0x6a>
		printf("Could not create process start_controller_top\n\r");
   82910:	480a      	ldr	r0, [pc, #40]	; (8293c <InitProcess+0x90>)
   82912:	4b07      	ldr	r3, [pc, #28]	; (82930 <InitProcess+0x84>)
   82914:	4798      	blx	r3
	}
	
	/* Start Scheduler */
	vTaskStartScheduler();
   82916:	4b0c      	ldr	r3, [pc, #48]	; (82948 <InitProcess+0x9c>)
   82918:	4798      	blx	r3
   8291a:	b004      	add	sp, #16
   8291c:	bd10      	pop	{r4, pc}
   8291e:	bf00      	nop
   82920:	000825e5 	.word	0x000825e5
   82924:	00086af0 	.word	0x00086af0
   82928:	00080fe1 	.word	0x00080fe1
   8292c:	00086afc 	.word	0x00086afc
   82930:	000838f5 	.word	0x000838f5
   82934:	00082819 	.word	0x00082819
   82938:	00086b24 	.word	0x00086b24
   8293c:	00086b34 	.word	0x00086b34
   82940:	00082415 	.word	0x00082415
   82944:	00086b64 	.word	0x00086b64
   82948:	000811e9 	.word	0x000811e9

0008294c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   8294c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8294e:	480e      	ldr	r0, [pc, #56]	; (82988 <sysclk_init+0x3c>)
   82950:	4b0e      	ldr	r3, [pc, #56]	; (8298c <sysclk_init+0x40>)
   82952:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   82954:	2000      	movs	r0, #0
   82956:	213e      	movs	r1, #62	; 0x3e
   82958:	4b0d      	ldr	r3, [pc, #52]	; (82990 <sysclk_init+0x44>)
   8295a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   8295c:	4c0d      	ldr	r4, [pc, #52]	; (82994 <sysclk_init+0x48>)
   8295e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   82960:	2800      	cmp	r0, #0
   82962:	d0fc      	beq.n	8295e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   82964:	4b0c      	ldr	r3, [pc, #48]	; (82998 <sysclk_init+0x4c>)
   82966:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   82968:	4a0c      	ldr	r2, [pc, #48]	; (8299c <sysclk_init+0x50>)
   8296a:	4b0d      	ldr	r3, [pc, #52]	; (829a0 <sysclk_init+0x54>)
   8296c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8296e:	4c0d      	ldr	r4, [pc, #52]	; (829a4 <sysclk_init+0x58>)
   82970:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   82972:	2800      	cmp	r0, #0
   82974:	d0fc      	beq.n	82970 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   82976:	2010      	movs	r0, #16
   82978:	4b0b      	ldr	r3, [pc, #44]	; (829a8 <sysclk_init+0x5c>)
   8297a:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   8297c:	4b0b      	ldr	r3, [pc, #44]	; (829ac <sysclk_init+0x60>)
   8297e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   82980:	4801      	ldr	r0, [pc, #4]	; (82988 <sysclk_init+0x3c>)
   82982:	4b02      	ldr	r3, [pc, #8]	; (8298c <sysclk_init+0x40>)
   82984:	4798      	blx	r3
   82986:	bd10      	pop	{r4, pc}
   82988:	0501bd00 	.word	0x0501bd00
   8298c:	200700a5 	.word	0x200700a5
   82990:	00082d45 	.word	0x00082d45
   82994:	00082d99 	.word	0x00082d99
   82998:	00082da9 	.word	0x00082da9
   8299c:	200d3f01 	.word	0x200d3f01
   829a0:	400e0600 	.word	0x400e0600
   829a4:	00082db9 	.word	0x00082db9
   829a8:	00082ce1 	.word	0x00082ce1
   829ac:	00082ed5 	.word	0x00082ed5

000829b0 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   829b0:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   829b2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   829b6:	4b13      	ldr	r3, [pc, #76]	; (82a04 <board_init+0x54>)
   829b8:	605a      	str	r2, [r3, #4]
   829ba:	200b      	movs	r0, #11
   829bc:	4c12      	ldr	r4, [pc, #72]	; (82a08 <board_init+0x58>)
   829be:	47a0      	blx	r4
   829c0:	200c      	movs	r0, #12
   829c2:	47a0      	blx	r4
   829c4:	200d      	movs	r0, #13
   829c6:	47a0      	blx	r4
   829c8:	200e      	movs	r0, #14
   829ca:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   829cc:	203b      	movs	r0, #59	; 0x3b
   829ce:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   829d2:	4c0e      	ldr	r4, [pc, #56]	; (82a0c <board_init+0x5c>)
   829d4:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   829d6:	2055      	movs	r0, #85	; 0x55
   829d8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   829dc:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   829de:	2056      	movs	r0, #86	; 0x56
   829e0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   829e4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   829e6:	2068      	movs	r0, #104	; 0x68
   829e8:	4909      	ldr	r1, [pc, #36]	; (82a10 <board_init+0x60>)
   829ea:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   829ec:	205c      	movs	r0, #92	; 0x5c
   829ee:	4909      	ldr	r1, [pc, #36]	; (82a14 <board_init+0x64>)
   829f0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   829f2:	4809      	ldr	r0, [pc, #36]	; (82a18 <board_init+0x68>)
   829f4:	f44f 7140 	mov.w	r1, #768	; 0x300
   829f8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   829fc:	4b07      	ldr	r3, [pc, #28]	; (82a1c <board_init+0x6c>)
   829fe:	4798      	blx	r3
   82a00:	bd10      	pop	{r4, pc}
   82a02:	bf00      	nop
   82a04:	400e1a50 	.word	0x400e1a50
   82a08:	00082dc9 	.word	0x00082dc9
   82a0c:	00082ac5 	.word	0x00082ac5
   82a10:	28000079 	.word	0x28000079
   82a14:	28000001 	.word	0x28000001
   82a18:	400e0e00 	.word	0x400e0e00
   82a1c:	00082b99 	.word	0x00082b99

00082a20 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   82a20:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   82a22:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   82a26:	d016      	beq.n	82a56 <pio_set_peripheral+0x36>
   82a28:	d804      	bhi.n	82a34 <pio_set_peripheral+0x14>
   82a2a:	b1c1      	cbz	r1, 82a5e <pio_set_peripheral+0x3e>
   82a2c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   82a30:	d00a      	beq.n	82a48 <pio_set_peripheral+0x28>
   82a32:	e013      	b.n	82a5c <pio_set_peripheral+0x3c>
   82a34:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   82a38:	d011      	beq.n	82a5e <pio_set_peripheral+0x3e>
   82a3a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   82a3e:	d00e      	beq.n	82a5e <pio_set_peripheral+0x3e>
   82a40:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   82a44:	d10a      	bne.n	82a5c <pio_set_peripheral+0x3c>
   82a46:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   82a48:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   82a4a:	6f01      	ldr	r1, [r0, #112]	; 0x70
   82a4c:	400b      	ands	r3, r1
   82a4e:	ea23 0302 	bic.w	r3, r3, r2
   82a52:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   82a54:	e002      	b.n	82a5c <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   82a56:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   82a58:	4313      	orrs	r3, r2
   82a5a:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   82a5c:	6042      	str	r2, [r0, #4]
   82a5e:	4770      	bx	lr

00082a60 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82a60:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82a62:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   82a66:	bf14      	ite	ne
   82a68:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82a6a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   82a6c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   82a70:	bf14      	ite	ne
   82a72:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   82a74:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   82a76:	f012 0f02 	tst.w	r2, #2
   82a7a:	d002      	beq.n	82a82 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   82a7c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   82a80:	e004      	b.n	82a8c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   82a82:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   82a86:	bf18      	it	ne
   82a88:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   82a8c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   82a8e:	6001      	str	r1, [r0, #0]
   82a90:	4770      	bx	lr
   82a92:	bf00      	nop

00082a94 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   82a94:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82a96:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82a98:	9c01      	ldr	r4, [sp, #4]
   82a9a:	b10c      	cbz	r4, 82aa0 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   82a9c:	6641      	str	r1, [r0, #100]	; 0x64
   82a9e:	e000      	b.n	82aa2 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82aa0:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   82aa2:	b10b      	cbz	r3, 82aa8 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   82aa4:	6501      	str	r1, [r0, #80]	; 0x50
   82aa6:	e000      	b.n	82aaa <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   82aa8:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   82aaa:	b10a      	cbz	r2, 82ab0 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   82aac:	6301      	str	r1, [r0, #48]	; 0x30
   82aae:	e000      	b.n	82ab2 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   82ab0:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   82ab2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   82ab4:	6001      	str	r1, [r0, #0]
}
   82ab6:	f85d 4b04 	ldr.w	r4, [sp], #4
   82aba:	4770      	bx	lr

00082abc <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   82abc:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   82abe:	4770      	bx	lr

00082ac0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   82ac0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   82ac2:	4770      	bx	lr

00082ac4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   82ac4:	b570      	push	{r4, r5, r6, lr}
   82ac6:	b082      	sub	sp, #8
   82ac8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   82aca:	0944      	lsrs	r4, r0, #5
   82acc:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   82ad0:	f204 7407 	addw	r4, r4, #1799	; 0x707
   82ad4:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   82ad6:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   82ada:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   82ade:	d030      	beq.n	82b42 <pio_configure_pin+0x7e>
   82ae0:	d806      	bhi.n	82af0 <pio_configure_pin+0x2c>
   82ae2:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   82ae6:	d00a      	beq.n	82afe <pio_configure_pin+0x3a>
   82ae8:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   82aec:	d018      	beq.n	82b20 <pio_configure_pin+0x5c>
   82aee:	e049      	b.n	82b84 <pio_configure_pin+0xc0>
   82af0:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   82af4:	d030      	beq.n	82b58 <pio_configure_pin+0x94>
   82af6:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   82afa:	d02d      	beq.n	82b58 <pio_configure_pin+0x94>
   82afc:	e042      	b.n	82b84 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   82afe:	f000 001f 	and.w	r0, r0, #31
   82b02:	2401      	movs	r4, #1
   82b04:	4084      	lsls	r4, r0
   82b06:	4630      	mov	r0, r6
   82b08:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82b0c:	4622      	mov	r2, r4
   82b0e:	4b1f      	ldr	r3, [pc, #124]	; (82b8c <pio_configure_pin+0xc8>)
   82b10:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82b12:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82b16:	bf14      	ite	ne
   82b18:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82b1a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82b1c:	2001      	movs	r0, #1
   82b1e:	e032      	b.n	82b86 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   82b20:	f000 001f 	and.w	r0, r0, #31
   82b24:	2401      	movs	r4, #1
   82b26:	4084      	lsls	r4, r0
   82b28:	4630      	mov	r0, r6
   82b2a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82b2e:	4622      	mov	r2, r4
   82b30:	4b16      	ldr	r3, [pc, #88]	; (82b8c <pio_configure_pin+0xc8>)
   82b32:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82b34:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82b38:	bf14      	ite	ne
   82b3a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82b3c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82b3e:	2001      	movs	r0, #1
   82b40:	e021      	b.n	82b86 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   82b42:	f000 011f 	and.w	r1, r0, #31
   82b46:	2401      	movs	r4, #1
   82b48:	4630      	mov	r0, r6
   82b4a:	fa04 f101 	lsl.w	r1, r4, r1
   82b4e:	462a      	mov	r2, r5
   82b50:	4b0f      	ldr	r3, [pc, #60]	; (82b90 <pio_configure_pin+0xcc>)
   82b52:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   82b54:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   82b56:	e016      	b.n	82b86 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   82b58:	f000 011f 	and.w	r1, r0, #31
   82b5c:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   82b5e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   82b62:	ea05 0304 	and.w	r3, r5, r4
   82b66:	9300      	str	r3, [sp, #0]
   82b68:	4630      	mov	r0, r6
   82b6a:	fa04 f101 	lsl.w	r1, r4, r1
   82b6e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   82b72:	bf14      	ite	ne
   82b74:	2200      	movne	r2, #0
   82b76:	2201      	moveq	r2, #1
   82b78:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82b7c:	4d05      	ldr	r5, [pc, #20]	; (82b94 <pio_configure_pin+0xd0>)
   82b7e:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   82b80:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   82b82:	e000      	b.n	82b86 <pio_configure_pin+0xc2>

	default:
		return 0;
   82b84:	2000      	movs	r0, #0
	}

	return 1;
}
   82b86:	b002      	add	sp, #8
   82b88:	bd70      	pop	{r4, r5, r6, pc}
   82b8a:	bf00      	nop
   82b8c:	00082a21 	.word	0x00082a21
   82b90:	00082a61 	.word	0x00082a61
   82b94:	00082a95 	.word	0x00082a95

00082b98 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   82b98:	b5f0      	push	{r4, r5, r6, r7, lr}
   82b9a:	b083      	sub	sp, #12
   82b9c:	4607      	mov	r7, r0
   82b9e:	460e      	mov	r6, r1
   82ba0:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   82ba2:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   82ba6:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   82baa:	d026      	beq.n	82bfa <pio_configure_pin_group+0x62>
   82bac:	d806      	bhi.n	82bbc <pio_configure_pin_group+0x24>
   82bae:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   82bb2:	d00a      	beq.n	82bca <pio_configure_pin_group+0x32>
   82bb4:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   82bb8:	d013      	beq.n	82be2 <pio_configure_pin_group+0x4a>
   82bba:	e034      	b.n	82c26 <pio_configure_pin_group+0x8e>
   82bbc:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   82bc0:	d01f      	beq.n	82c02 <pio_configure_pin_group+0x6a>
   82bc2:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   82bc6:	d01c      	beq.n	82c02 <pio_configure_pin_group+0x6a>
   82bc8:	e02d      	b.n	82c26 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   82bca:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82bce:	4632      	mov	r2, r6
   82bd0:	4b16      	ldr	r3, [pc, #88]	; (82c2c <pio_configure_pin_group+0x94>)
   82bd2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82bd4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82bd8:	bf14      	ite	ne
   82bda:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82bdc:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82bde:	2001      	movs	r0, #1
   82be0:	e022      	b.n	82c28 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   82be2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82be6:	4632      	mov	r2, r6
   82be8:	4b10      	ldr	r3, [pc, #64]	; (82c2c <pio_configure_pin_group+0x94>)
   82bea:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82bec:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82bf0:	bf14      	ite	ne
   82bf2:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82bf4:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82bf6:	2001      	movs	r0, #1
   82bf8:	e016      	b.n	82c28 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   82bfa:	4b0d      	ldr	r3, [pc, #52]	; (82c30 <pio_configure_pin_group+0x98>)
   82bfc:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   82bfe:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   82c00:	e012      	b.n	82c28 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   82c02:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   82c06:	f005 0301 	and.w	r3, r5, #1
   82c0a:	9300      	str	r3, [sp, #0]
   82c0c:	4638      	mov	r0, r7
   82c0e:	4631      	mov	r1, r6
   82c10:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   82c14:	bf14      	ite	ne
   82c16:	2200      	movne	r2, #0
   82c18:	2201      	moveq	r2, #1
   82c1a:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82c1e:	4c05      	ldr	r4, [pc, #20]	; (82c34 <pio_configure_pin_group+0x9c>)
   82c20:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   82c22:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   82c24:	e000      	b.n	82c28 <pio_configure_pin_group+0x90>

	default:
		return 0;
   82c26:	2000      	movs	r0, #0
	}

	return 1;
}
   82c28:	b003      	add	sp, #12
   82c2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82c2c:	00082a21 	.word	0x00082a21
   82c30:	00082a61 	.word	0x00082a61
   82c34:	00082a95 	.word	0x00082a95

00082c38 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   82c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82c3c:	4604      	mov	r4, r0
   82c3e:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   82c40:	4b10      	ldr	r3, [pc, #64]	; (82c84 <pio_handler_process+0x4c>)
   82c42:	4798      	blx	r3
   82c44:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   82c46:	4620      	mov	r0, r4
   82c48:	4b0f      	ldr	r3, [pc, #60]	; (82c88 <pio_handler_process+0x50>)
   82c4a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   82c4c:	4005      	ands	r5, r0
   82c4e:	d017      	beq.n	82c80 <pio_handler_process+0x48>
   82c50:	4f0e      	ldr	r7, [pc, #56]	; (82c8c <pio_handler_process+0x54>)
   82c52:	f107 040c 	add.w	r4, r7, #12
   82c56:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   82c58:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   82c5c:	42b3      	cmp	r3, r6
   82c5e:	d10a      	bne.n	82c76 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   82c60:	f854 1c08 	ldr.w	r1, [r4, #-8]
   82c64:	4229      	tst	r1, r5
   82c66:	d006      	beq.n	82c76 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   82c68:	6823      	ldr	r3, [r4, #0]
   82c6a:	4630      	mov	r0, r6
   82c6c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   82c6e:	f854 3c08 	ldr.w	r3, [r4, #-8]
   82c72:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   82c76:	42bc      	cmp	r4, r7
   82c78:	d002      	beq.n	82c80 <pio_handler_process+0x48>
   82c7a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   82c7c:	2d00      	cmp	r5, #0
   82c7e:	d1eb      	bne.n	82c58 <pio_handler_process+0x20>
   82c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82c84:	00082abd 	.word	0x00082abd
   82c88:	00082ac1 	.word	0x00082ac1
   82c8c:	20078d64 	.word	0x20078d64

00082c90 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   82c90:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   82c92:	4802      	ldr	r0, [pc, #8]	; (82c9c <PIOA_Handler+0xc>)
   82c94:	210b      	movs	r1, #11
   82c96:	4b02      	ldr	r3, [pc, #8]	; (82ca0 <PIOA_Handler+0x10>)
   82c98:	4798      	blx	r3
   82c9a:	bd08      	pop	{r3, pc}
   82c9c:	400e0e00 	.word	0x400e0e00
   82ca0:	00082c39 	.word	0x00082c39

00082ca4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   82ca4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   82ca6:	4802      	ldr	r0, [pc, #8]	; (82cb0 <PIOB_Handler+0xc>)
   82ca8:	210c      	movs	r1, #12
   82caa:	4b02      	ldr	r3, [pc, #8]	; (82cb4 <PIOB_Handler+0x10>)
   82cac:	4798      	blx	r3
   82cae:	bd08      	pop	{r3, pc}
   82cb0:	400e1000 	.word	0x400e1000
   82cb4:	00082c39 	.word	0x00082c39

00082cb8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   82cb8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   82cba:	4802      	ldr	r0, [pc, #8]	; (82cc4 <PIOC_Handler+0xc>)
   82cbc:	210d      	movs	r1, #13
   82cbe:	4b02      	ldr	r3, [pc, #8]	; (82cc8 <PIOC_Handler+0x10>)
   82cc0:	4798      	blx	r3
   82cc2:	bd08      	pop	{r3, pc}
   82cc4:	400e1200 	.word	0x400e1200
   82cc8:	00082c39 	.word	0x00082c39

00082ccc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   82ccc:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   82cce:	4802      	ldr	r0, [pc, #8]	; (82cd8 <PIOD_Handler+0xc>)
   82cd0:	210e      	movs	r1, #14
   82cd2:	4b02      	ldr	r3, [pc, #8]	; (82cdc <PIOD_Handler+0x10>)
   82cd4:	4798      	blx	r3
   82cd6:	bd08      	pop	{r3, pc}
   82cd8:	400e1400 	.word	0x400e1400
   82cdc:	00082c39 	.word	0x00082c39

00082ce0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   82ce0:	4b17      	ldr	r3, [pc, #92]	; (82d40 <pmc_switch_mck_to_pllack+0x60>)
   82ce2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82ce4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   82ce8:	4310      	orrs	r0, r2
   82cea:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82cec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82cee:	f013 0f08 	tst.w	r3, #8
   82cf2:	d109      	bne.n	82d08 <pmc_switch_mck_to_pllack+0x28>
   82cf4:	f44f 6300 	mov.w	r3, #2048	; 0x800
   82cf8:	4911      	ldr	r1, [pc, #68]	; (82d40 <pmc_switch_mck_to_pllack+0x60>)
   82cfa:	e001      	b.n	82d00 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   82cfc:	3b01      	subs	r3, #1
   82cfe:	d019      	beq.n	82d34 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82d00:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   82d02:	f012 0f08 	tst.w	r2, #8
   82d06:	d0f9      	beq.n	82cfc <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   82d08:	4b0d      	ldr	r3, [pc, #52]	; (82d40 <pmc_switch_mck_to_pllack+0x60>)
   82d0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82d0c:	f022 0203 	bic.w	r2, r2, #3
   82d10:	f042 0202 	orr.w	r2, r2, #2
   82d14:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82d16:	6e98      	ldr	r0, [r3, #104]	; 0x68
   82d18:	f010 0008 	ands.w	r0, r0, #8
   82d1c:	d10c      	bne.n	82d38 <pmc_switch_mck_to_pllack+0x58>
   82d1e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   82d22:	4907      	ldr	r1, [pc, #28]	; (82d40 <pmc_switch_mck_to_pllack+0x60>)
   82d24:	e001      	b.n	82d2a <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   82d26:	3b01      	subs	r3, #1
   82d28:	d008      	beq.n	82d3c <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82d2a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   82d2c:	f012 0f08 	tst.w	r2, #8
   82d30:	d0f9      	beq.n	82d26 <pmc_switch_mck_to_pllack+0x46>
   82d32:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   82d34:	2001      	movs	r0, #1
   82d36:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   82d38:	2000      	movs	r0, #0
   82d3a:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   82d3c:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   82d3e:	4770      	bx	lr
   82d40:	400e0600 	.word	0x400e0600

00082d44 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   82d44:	b138      	cbz	r0, 82d56 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82d46:	4911      	ldr	r1, [pc, #68]	; (82d8c <pmc_switch_mainck_to_xtal+0x48>)
   82d48:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   82d4a:	4a11      	ldr	r2, [pc, #68]	; (82d90 <pmc_switch_mainck_to_xtal+0x4c>)
   82d4c:	401a      	ands	r2, r3
   82d4e:	4b11      	ldr	r3, [pc, #68]	; (82d94 <pmc_switch_mainck_to_xtal+0x50>)
   82d50:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82d52:	620b      	str	r3, [r1, #32]
   82d54:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82d56:	4a0d      	ldr	r2, [pc, #52]	; (82d8c <pmc_switch_mainck_to_xtal+0x48>)
   82d58:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82d5a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   82d5e:	f023 0303 	bic.w	r3, r3, #3
   82d62:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   82d66:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   82d6a:	0209      	lsls	r1, r1, #8
   82d6c:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82d6e:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82d70:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   82d72:	6e93      	ldr	r3, [r2, #104]	; 0x68
   82d74:	f013 0f01 	tst.w	r3, #1
   82d78:	d0fb      	beq.n	82d72 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   82d7a:	4a04      	ldr	r2, [pc, #16]	; (82d8c <pmc_switch_mainck_to_xtal+0x48>)
   82d7c:	6a13      	ldr	r3, [r2, #32]
   82d7e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   82d82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   82d86:	6213      	str	r3, [r2, #32]
   82d88:	4770      	bx	lr
   82d8a:	bf00      	nop
   82d8c:	400e0600 	.word	0x400e0600
   82d90:	fec8fffc 	.word	0xfec8fffc
   82d94:	01370002 	.word	0x01370002

00082d98 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   82d98:	4b02      	ldr	r3, [pc, #8]	; (82da4 <pmc_osc_is_ready_mainck+0xc>)
   82d9a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82d9c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   82da0:	4770      	bx	lr
   82da2:	bf00      	nop
   82da4:	400e0600 	.word	0x400e0600

00082da8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   82da8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82dac:	4b01      	ldr	r3, [pc, #4]	; (82db4 <pmc_disable_pllack+0xc>)
   82dae:	629a      	str	r2, [r3, #40]	; 0x28
   82db0:	4770      	bx	lr
   82db2:	bf00      	nop
   82db4:	400e0600 	.word	0x400e0600

00082db8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   82db8:	4b02      	ldr	r3, [pc, #8]	; (82dc4 <pmc_is_locked_pllack+0xc>)
   82dba:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82dbc:	f000 0002 	and.w	r0, r0, #2
   82dc0:	4770      	bx	lr
   82dc2:	bf00      	nop
   82dc4:	400e0600 	.word	0x400e0600

00082dc8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   82dc8:	282c      	cmp	r0, #44	; 0x2c
   82dca:	d820      	bhi.n	82e0e <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   82dcc:	281f      	cmp	r0, #31
   82dce:	d80d      	bhi.n	82dec <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   82dd0:	4b12      	ldr	r3, [pc, #72]	; (82e1c <pmc_enable_periph_clk+0x54>)
   82dd2:	699a      	ldr	r2, [r3, #24]
   82dd4:	2301      	movs	r3, #1
   82dd6:	4083      	lsls	r3, r0
   82dd8:	401a      	ands	r2, r3
   82dda:	4293      	cmp	r3, r2
   82ddc:	d019      	beq.n	82e12 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   82dde:	2301      	movs	r3, #1
   82de0:	fa03 f000 	lsl.w	r0, r3, r0
   82de4:	4b0d      	ldr	r3, [pc, #52]	; (82e1c <pmc_enable_periph_clk+0x54>)
   82de6:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   82de8:	2000      	movs	r0, #0
   82dea:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82dec:	4b0b      	ldr	r3, [pc, #44]	; (82e1c <pmc_enable_periph_clk+0x54>)
   82dee:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   82df2:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82df4:	2301      	movs	r3, #1
   82df6:	4083      	lsls	r3, r0
   82df8:	401a      	ands	r2, r3
   82dfa:	4293      	cmp	r3, r2
   82dfc:	d00b      	beq.n	82e16 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   82dfe:	2301      	movs	r3, #1
   82e00:	fa03 f000 	lsl.w	r0, r3, r0
   82e04:	4b05      	ldr	r3, [pc, #20]	; (82e1c <pmc_enable_periph_clk+0x54>)
   82e06:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   82e0a:	2000      	movs	r0, #0
   82e0c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   82e0e:	2001      	movs	r0, #1
   82e10:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   82e12:	2000      	movs	r0, #0
   82e14:	4770      	bx	lr
   82e16:	2000      	movs	r0, #0
}
   82e18:	4770      	bx	lr
   82e1a:	bf00      	nop
   82e1c:	400e0600 	.word	0x400e0600

00082e20 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   82e20:	e7fe      	b.n	82e20 <Dummy_Handler>
   82e22:	bf00      	nop

00082e24 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   82e24:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   82e26:	4b1e      	ldr	r3, [pc, #120]	; (82ea0 <Reset_Handler+0x7c>)
   82e28:	4a1e      	ldr	r2, [pc, #120]	; (82ea4 <Reset_Handler+0x80>)
   82e2a:	429a      	cmp	r2, r3
   82e2c:	d003      	beq.n	82e36 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   82e2e:	4b1e      	ldr	r3, [pc, #120]	; (82ea8 <Reset_Handler+0x84>)
   82e30:	4a1b      	ldr	r2, [pc, #108]	; (82ea0 <Reset_Handler+0x7c>)
   82e32:	429a      	cmp	r2, r3
   82e34:	d304      	bcc.n	82e40 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82e36:	4b1d      	ldr	r3, [pc, #116]	; (82eac <Reset_Handler+0x88>)
   82e38:	4a1d      	ldr	r2, [pc, #116]	; (82eb0 <Reset_Handler+0x8c>)
   82e3a:	429a      	cmp	r2, r3
   82e3c:	d30f      	bcc.n	82e5e <Reset_Handler+0x3a>
   82e3e:	e01a      	b.n	82e76 <Reset_Handler+0x52>
   82e40:	4b1c      	ldr	r3, [pc, #112]	; (82eb4 <Reset_Handler+0x90>)
   82e42:	4c1d      	ldr	r4, [pc, #116]	; (82eb8 <Reset_Handler+0x94>)
   82e44:	1ae4      	subs	r4, r4, r3
   82e46:	f024 0403 	bic.w	r4, r4, #3
   82e4a:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82e4c:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   82e4e:	4814      	ldr	r0, [pc, #80]	; (82ea0 <Reset_Handler+0x7c>)
   82e50:	4914      	ldr	r1, [pc, #80]	; (82ea4 <Reset_Handler+0x80>)
   82e52:	585a      	ldr	r2, [r3, r1]
   82e54:	501a      	str	r2, [r3, r0]
   82e56:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82e58:	42a3      	cmp	r3, r4
   82e5a:	d1fa      	bne.n	82e52 <Reset_Handler+0x2e>
   82e5c:	e7eb      	b.n	82e36 <Reset_Handler+0x12>
   82e5e:	4b17      	ldr	r3, [pc, #92]	; (82ebc <Reset_Handler+0x98>)
   82e60:	4917      	ldr	r1, [pc, #92]	; (82ec0 <Reset_Handler+0x9c>)
   82e62:	1ac9      	subs	r1, r1, r3
   82e64:	f021 0103 	bic.w	r1, r1, #3
   82e68:	1d1a      	adds	r2, r3, #4
   82e6a:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   82e6c:	2200      	movs	r2, #0
   82e6e:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82e72:	428b      	cmp	r3, r1
   82e74:	d1fb      	bne.n	82e6e <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82e76:	4a13      	ldr	r2, [pc, #76]	; (82ec4 <Reset_Handler+0xa0>)
   82e78:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   82e7c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   82e80:	4911      	ldr	r1, [pc, #68]	; (82ec8 <Reset_Handler+0xa4>)
   82e82:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   82e84:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   82e88:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   82e8c:	d203      	bcs.n	82e96 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   82e8e:	688a      	ldr	r2, [r1, #8]
   82e90:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   82e94:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   82e96:	4b0d      	ldr	r3, [pc, #52]	; (82ecc <Reset_Handler+0xa8>)
   82e98:	4798      	blx	r3

	/* Branch to main function */
	main();
   82e9a:	4b0d      	ldr	r3, [pc, #52]	; (82ed0 <Reset_Handler+0xac>)
   82e9c:	4798      	blx	r3
   82e9e:	e7fe      	b.n	82e9e <Reset_Handler+0x7a>
   82ea0:	20070000 	.word	0x20070000
   82ea4:	00086bf8 	.word	0x00086bf8
   82ea8:	200709b4 	.word	0x200709b4
   82eac:	20078e2c 	.word	0x20078e2c
   82eb0:	200709b8 	.word	0x200709b8
   82eb4:	20070004 	.word	0x20070004
   82eb8:	200709b7 	.word	0x200709b7
   82ebc:	200709b4 	.word	0x200709b4
   82ec0:	20078e27 	.word	0x20078e27
   82ec4:	00080000 	.word	0x00080000
   82ec8:	e000ed00 	.word	0xe000ed00
   82ecc:	000838a5 	.word	0x000838a5
   82ed0:	00083041 	.word	0x00083041

00082ed4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82ed4:	4b3e      	ldr	r3, [pc, #248]	; (82fd0 <SystemCoreClockUpdate+0xfc>)
   82ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82ed8:	f003 0303 	and.w	r3, r3, #3
   82edc:	2b03      	cmp	r3, #3
   82ede:	d85f      	bhi.n	82fa0 <SystemCoreClockUpdate+0xcc>
   82ee0:	e8df f003 	tbb	[pc, r3]
   82ee4:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   82ee8:	4b3a      	ldr	r3, [pc, #232]	; (82fd4 <SystemCoreClockUpdate+0x100>)
   82eea:	695b      	ldr	r3, [r3, #20]
   82eec:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   82ef0:	bf14      	ite	ne
   82ef2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   82ef6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   82efa:	4b37      	ldr	r3, [pc, #220]	; (82fd8 <SystemCoreClockUpdate+0x104>)
   82efc:	601a      	str	r2, [r3, #0]
   82efe:	e04f      	b.n	82fa0 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82f00:	4b33      	ldr	r3, [pc, #204]	; (82fd0 <SystemCoreClockUpdate+0xfc>)
   82f02:	6a1b      	ldr	r3, [r3, #32]
   82f04:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82f08:	d003      	beq.n	82f12 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82f0a:	4a34      	ldr	r2, [pc, #208]	; (82fdc <SystemCoreClockUpdate+0x108>)
   82f0c:	4b32      	ldr	r3, [pc, #200]	; (82fd8 <SystemCoreClockUpdate+0x104>)
   82f0e:	601a      	str	r2, [r3, #0]
   82f10:	e046      	b.n	82fa0 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82f12:	4a33      	ldr	r2, [pc, #204]	; (82fe0 <SystemCoreClockUpdate+0x10c>)
   82f14:	4b30      	ldr	r3, [pc, #192]	; (82fd8 <SystemCoreClockUpdate+0x104>)
   82f16:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82f18:	4b2d      	ldr	r3, [pc, #180]	; (82fd0 <SystemCoreClockUpdate+0xfc>)
   82f1a:	6a1b      	ldr	r3, [r3, #32]
   82f1c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82f20:	2b10      	cmp	r3, #16
   82f22:	d002      	beq.n	82f2a <SystemCoreClockUpdate+0x56>
   82f24:	2b20      	cmp	r3, #32
   82f26:	d004      	beq.n	82f32 <SystemCoreClockUpdate+0x5e>
   82f28:	e03a      	b.n	82fa0 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82f2a:	4a2e      	ldr	r2, [pc, #184]	; (82fe4 <SystemCoreClockUpdate+0x110>)
   82f2c:	4b2a      	ldr	r3, [pc, #168]	; (82fd8 <SystemCoreClockUpdate+0x104>)
   82f2e:	601a      	str	r2, [r3, #0]
				break;
   82f30:	e036      	b.n	82fa0 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82f32:	4a2a      	ldr	r2, [pc, #168]	; (82fdc <SystemCoreClockUpdate+0x108>)
   82f34:	4b28      	ldr	r3, [pc, #160]	; (82fd8 <SystemCoreClockUpdate+0x104>)
   82f36:	601a      	str	r2, [r3, #0]
				break;
   82f38:	e032      	b.n	82fa0 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82f3a:	4b25      	ldr	r3, [pc, #148]	; (82fd0 <SystemCoreClockUpdate+0xfc>)
   82f3c:	6a1b      	ldr	r3, [r3, #32]
   82f3e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82f42:	d003      	beq.n	82f4c <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82f44:	4a25      	ldr	r2, [pc, #148]	; (82fdc <SystemCoreClockUpdate+0x108>)
   82f46:	4b24      	ldr	r3, [pc, #144]	; (82fd8 <SystemCoreClockUpdate+0x104>)
   82f48:	601a      	str	r2, [r3, #0]
   82f4a:	e012      	b.n	82f72 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82f4c:	4a24      	ldr	r2, [pc, #144]	; (82fe0 <SystemCoreClockUpdate+0x10c>)
   82f4e:	4b22      	ldr	r3, [pc, #136]	; (82fd8 <SystemCoreClockUpdate+0x104>)
   82f50:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82f52:	4b1f      	ldr	r3, [pc, #124]	; (82fd0 <SystemCoreClockUpdate+0xfc>)
   82f54:	6a1b      	ldr	r3, [r3, #32]
   82f56:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82f5a:	2b10      	cmp	r3, #16
   82f5c:	d002      	beq.n	82f64 <SystemCoreClockUpdate+0x90>
   82f5e:	2b20      	cmp	r3, #32
   82f60:	d004      	beq.n	82f6c <SystemCoreClockUpdate+0x98>
   82f62:	e006      	b.n	82f72 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82f64:	4a1f      	ldr	r2, [pc, #124]	; (82fe4 <SystemCoreClockUpdate+0x110>)
   82f66:	4b1c      	ldr	r3, [pc, #112]	; (82fd8 <SystemCoreClockUpdate+0x104>)
   82f68:	601a      	str	r2, [r3, #0]
				break;
   82f6a:	e002      	b.n	82f72 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82f6c:	4a1b      	ldr	r2, [pc, #108]	; (82fdc <SystemCoreClockUpdate+0x108>)
   82f6e:	4b1a      	ldr	r3, [pc, #104]	; (82fd8 <SystemCoreClockUpdate+0x104>)
   82f70:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   82f72:	4b17      	ldr	r3, [pc, #92]	; (82fd0 <SystemCoreClockUpdate+0xfc>)
   82f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82f76:	f003 0303 	and.w	r3, r3, #3
   82f7a:	2b02      	cmp	r3, #2
   82f7c:	d10d      	bne.n	82f9a <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82f7e:	4b14      	ldr	r3, [pc, #80]	; (82fd0 <SystemCoreClockUpdate+0xfc>)
   82f80:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82f82:	6a99      	ldr	r1, [r3, #40]	; 0x28
   82f84:	4b14      	ldr	r3, [pc, #80]	; (82fd8 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82f86:	f3c0 400a 	ubfx	r0, r0, #16, #11
   82f8a:	681a      	ldr	r2, [r3, #0]
   82f8c:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82f90:	b2c9      	uxtb	r1, r1
   82f92:	fbb2 f2f1 	udiv	r2, r2, r1
   82f96:	601a      	str	r2, [r3, #0]
   82f98:	e002      	b.n	82fa0 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   82f9a:	4a13      	ldr	r2, [pc, #76]	; (82fe8 <SystemCoreClockUpdate+0x114>)
   82f9c:	4b0e      	ldr	r3, [pc, #56]	; (82fd8 <SystemCoreClockUpdate+0x104>)
   82f9e:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   82fa0:	4b0b      	ldr	r3, [pc, #44]	; (82fd0 <SystemCoreClockUpdate+0xfc>)
   82fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82fa4:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82fa8:	2b70      	cmp	r3, #112	; 0x70
   82faa:	d107      	bne.n	82fbc <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   82fac:	4b0a      	ldr	r3, [pc, #40]	; (82fd8 <SystemCoreClockUpdate+0x104>)
   82fae:	681a      	ldr	r2, [r3, #0]
   82fb0:	490e      	ldr	r1, [pc, #56]	; (82fec <SystemCoreClockUpdate+0x118>)
   82fb2:	fba1 0202 	umull	r0, r2, r1, r2
   82fb6:	0852      	lsrs	r2, r2, #1
   82fb8:	601a      	str	r2, [r3, #0]
   82fba:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82fbc:	4b04      	ldr	r3, [pc, #16]	; (82fd0 <SystemCoreClockUpdate+0xfc>)
   82fbe:	6b19      	ldr	r1, [r3, #48]	; 0x30
   82fc0:	4b05      	ldr	r3, [pc, #20]	; (82fd8 <SystemCoreClockUpdate+0x104>)
   82fc2:	f3c1 1102 	ubfx	r1, r1, #4, #3
   82fc6:	681a      	ldr	r2, [r3, #0]
   82fc8:	40ca      	lsrs	r2, r1
   82fca:	601a      	str	r2, [r3, #0]
   82fcc:	4770      	bx	lr
   82fce:	bf00      	nop
   82fd0:	400e0600 	.word	0x400e0600
   82fd4:	400e1a10 	.word	0x400e1a10
   82fd8:	20070148 	.word	0x20070148
   82fdc:	00b71b00 	.word	0x00b71b00
   82fe0:	003d0900 	.word	0x003d0900
   82fe4:	007a1200 	.word	0x007a1200
   82fe8:	0e4e1c00 	.word	0x0e4e1c00
   82fec:	aaaaaaab 	.word	0xaaaaaaab

00082ff0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   82ff0:	4b09      	ldr	r3, [pc, #36]	; (83018 <_sbrk+0x28>)
   82ff2:	681b      	ldr	r3, [r3, #0]
   82ff4:	b913      	cbnz	r3, 82ffc <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   82ff6:	4a09      	ldr	r2, [pc, #36]	; (8301c <_sbrk+0x2c>)
   82ff8:	4b07      	ldr	r3, [pc, #28]	; (83018 <_sbrk+0x28>)
   82ffa:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82ffc:	4b06      	ldr	r3, [pc, #24]	; (83018 <_sbrk+0x28>)
   82ffe:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   83000:	181a      	adds	r2, r3, r0
   83002:	4907      	ldr	r1, [pc, #28]	; (83020 <_sbrk+0x30>)
   83004:	4291      	cmp	r1, r2
   83006:	db04      	blt.n	83012 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   83008:	4610      	mov	r0, r2
   8300a:	4a03      	ldr	r2, [pc, #12]	; (83018 <_sbrk+0x28>)
   8300c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   8300e:	4618      	mov	r0, r3
   83010:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   83012:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   83016:	4770      	bx	lr
   83018:	20078dd4 	.word	0x20078dd4
   8301c:	2007ae30 	.word	0x2007ae30
   83020:	20087ffc 	.word	0x20087ffc

00083024 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   83024:	f04f 30ff 	mov.w	r0, #4294967295
   83028:	4770      	bx	lr
   8302a:	bf00      	nop

0008302c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   8302c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   83030:	604b      	str	r3, [r1, #4]

	return 0;
}
   83032:	2000      	movs	r0, #0
   83034:	4770      	bx	lr
   83036:	bf00      	nop

00083038 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   83038:	2001      	movs	r0, #1
   8303a:	4770      	bx	lr

0008303c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   8303c:	2000      	movs	r0, #0
   8303e:	4770      	bx	lr

00083040 <main>:
#include "PWMFunctions.h"
#include "ConsoleFunctions.h"


int main (void)
{
   83040:	b508      	push	{r3, lr}
	sysclk_init(); /* Initiate system clock */
   83042:	4b08      	ldr	r3, [pc, #32]	; (83064 <main+0x24>)
   83044:	4798      	blx	r3
	board_init(); /* Initiate board */
   83046:	4b08      	ldr	r3, [pc, #32]	; (83068 <main+0x28>)
   83048:	4798      	blx	r3
	InitSemaphores(); /* Initiate Semaphores */
   8304a:	4b08      	ldr	r3, [pc, #32]	; (8306c <main+0x2c>)
   8304c:	4798      	blx	r3
	ADCConfigure(); /* Initiate ADC */
   8304e:	4b08      	ldr	r3, [pc, #32]	; (83070 <main+0x30>)
   83050:	4798      	blx	r3
	PwmConfigure(); /* Initiate PWM */
   83052:	4b08      	ldr	r3, [pc, #32]	; (83074 <main+0x34>)
   83054:	4798      	blx	r3
	ConfigureConsole(); /* Initiate terminal */
   83056:	4b08      	ldr	r3, [pc, #32]	; (83078 <main+0x38>)
   83058:	4798      	blx	r3
	InitProcess(); /* Initiate all processes */
   8305a:	4b08      	ldr	r3, [pc, #32]	; (8307c <main+0x3c>)
   8305c:	4798      	blx	r3
}
   8305e:	2000      	movs	r0, #0
   83060:	bd08      	pop	{r3, pc}
   83062:	bf00      	nop
   83064:	0008294d 	.word	0x0008294d
   83068:	000829b1 	.word	0x000829b1
   8306c:	00082881 	.word	0x00082881
   83070:	00080149 	.word	0x00080149
   83074:	0008217d 	.word	0x0008217d
   83078:	00081e29 	.word	0x00081e29
   8307c:	000828ad 	.word	0x000828ad

00083080 <__aeabi_drsub>:
   83080:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   83084:	e002      	b.n	8308c <__adddf3>
   83086:	bf00      	nop

00083088 <__aeabi_dsub>:
   83088:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0008308c <__adddf3>:
   8308c:	b530      	push	{r4, r5, lr}
   8308e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   83092:	ea4f 0543 	mov.w	r5, r3, lsl #1
   83096:	ea94 0f05 	teq	r4, r5
   8309a:	bf08      	it	eq
   8309c:	ea90 0f02 	teqeq	r0, r2
   830a0:	bf1f      	itttt	ne
   830a2:	ea54 0c00 	orrsne.w	ip, r4, r0
   830a6:	ea55 0c02 	orrsne.w	ip, r5, r2
   830aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   830ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   830b2:	f000 80e2 	beq.w	8327a <__adddf3+0x1ee>
   830b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
   830ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   830be:	bfb8      	it	lt
   830c0:	426d      	neglt	r5, r5
   830c2:	dd0c      	ble.n	830de <__adddf3+0x52>
   830c4:	442c      	add	r4, r5
   830c6:	ea80 0202 	eor.w	r2, r0, r2
   830ca:	ea81 0303 	eor.w	r3, r1, r3
   830ce:	ea82 0000 	eor.w	r0, r2, r0
   830d2:	ea83 0101 	eor.w	r1, r3, r1
   830d6:	ea80 0202 	eor.w	r2, r0, r2
   830da:	ea81 0303 	eor.w	r3, r1, r3
   830de:	2d36      	cmp	r5, #54	; 0x36
   830e0:	bf88      	it	hi
   830e2:	bd30      	pophi	{r4, r5, pc}
   830e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   830e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   830ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   830f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   830f4:	d002      	beq.n	830fc <__adddf3+0x70>
   830f6:	4240      	negs	r0, r0
   830f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   830fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   83100:	ea4f 3303 	mov.w	r3, r3, lsl #12
   83104:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   83108:	d002      	beq.n	83110 <__adddf3+0x84>
   8310a:	4252      	negs	r2, r2
   8310c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   83110:	ea94 0f05 	teq	r4, r5
   83114:	f000 80a7 	beq.w	83266 <__adddf3+0x1da>
   83118:	f1a4 0401 	sub.w	r4, r4, #1
   8311c:	f1d5 0e20 	rsbs	lr, r5, #32
   83120:	db0d      	blt.n	8313e <__adddf3+0xb2>
   83122:	fa02 fc0e 	lsl.w	ip, r2, lr
   83126:	fa22 f205 	lsr.w	r2, r2, r5
   8312a:	1880      	adds	r0, r0, r2
   8312c:	f141 0100 	adc.w	r1, r1, #0
   83130:	fa03 f20e 	lsl.w	r2, r3, lr
   83134:	1880      	adds	r0, r0, r2
   83136:	fa43 f305 	asr.w	r3, r3, r5
   8313a:	4159      	adcs	r1, r3
   8313c:	e00e      	b.n	8315c <__adddf3+0xd0>
   8313e:	f1a5 0520 	sub.w	r5, r5, #32
   83142:	f10e 0e20 	add.w	lr, lr, #32
   83146:	2a01      	cmp	r2, #1
   83148:	fa03 fc0e 	lsl.w	ip, r3, lr
   8314c:	bf28      	it	cs
   8314e:	f04c 0c02 	orrcs.w	ip, ip, #2
   83152:	fa43 f305 	asr.w	r3, r3, r5
   83156:	18c0      	adds	r0, r0, r3
   83158:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   8315c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   83160:	d507      	bpl.n	83172 <__adddf3+0xe6>
   83162:	f04f 0e00 	mov.w	lr, #0
   83166:	f1dc 0c00 	rsbs	ip, ip, #0
   8316a:	eb7e 0000 	sbcs.w	r0, lr, r0
   8316e:	eb6e 0101 	sbc.w	r1, lr, r1
   83172:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   83176:	d31b      	bcc.n	831b0 <__adddf3+0x124>
   83178:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   8317c:	d30c      	bcc.n	83198 <__adddf3+0x10c>
   8317e:	0849      	lsrs	r1, r1, #1
   83180:	ea5f 0030 	movs.w	r0, r0, rrx
   83184:	ea4f 0c3c 	mov.w	ip, ip, rrx
   83188:	f104 0401 	add.w	r4, r4, #1
   8318c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   83190:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   83194:	f080 809a 	bcs.w	832cc <__adddf3+0x240>
   83198:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   8319c:	bf08      	it	eq
   8319e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   831a2:	f150 0000 	adcs.w	r0, r0, #0
   831a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   831aa:	ea41 0105 	orr.w	r1, r1, r5
   831ae:	bd30      	pop	{r4, r5, pc}
   831b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   831b4:	4140      	adcs	r0, r0
   831b6:	eb41 0101 	adc.w	r1, r1, r1
   831ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   831be:	f1a4 0401 	sub.w	r4, r4, #1
   831c2:	d1e9      	bne.n	83198 <__adddf3+0x10c>
   831c4:	f091 0f00 	teq	r1, #0
   831c8:	bf04      	itt	eq
   831ca:	4601      	moveq	r1, r0
   831cc:	2000      	moveq	r0, #0
   831ce:	fab1 f381 	clz	r3, r1
   831d2:	bf08      	it	eq
   831d4:	3320      	addeq	r3, #32
   831d6:	f1a3 030b 	sub.w	r3, r3, #11
   831da:	f1b3 0220 	subs.w	r2, r3, #32
   831de:	da0c      	bge.n	831fa <__adddf3+0x16e>
   831e0:	320c      	adds	r2, #12
   831e2:	dd08      	ble.n	831f6 <__adddf3+0x16a>
   831e4:	f102 0c14 	add.w	ip, r2, #20
   831e8:	f1c2 020c 	rsb	r2, r2, #12
   831ec:	fa01 f00c 	lsl.w	r0, r1, ip
   831f0:	fa21 f102 	lsr.w	r1, r1, r2
   831f4:	e00c      	b.n	83210 <__adddf3+0x184>
   831f6:	f102 0214 	add.w	r2, r2, #20
   831fa:	bfd8      	it	le
   831fc:	f1c2 0c20 	rsble	ip, r2, #32
   83200:	fa01 f102 	lsl.w	r1, r1, r2
   83204:	fa20 fc0c 	lsr.w	ip, r0, ip
   83208:	bfdc      	itt	le
   8320a:	ea41 010c 	orrle.w	r1, r1, ip
   8320e:	4090      	lslle	r0, r2
   83210:	1ae4      	subs	r4, r4, r3
   83212:	bfa2      	ittt	ge
   83214:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   83218:	4329      	orrge	r1, r5
   8321a:	bd30      	popge	{r4, r5, pc}
   8321c:	ea6f 0404 	mvn.w	r4, r4
   83220:	3c1f      	subs	r4, #31
   83222:	da1c      	bge.n	8325e <__adddf3+0x1d2>
   83224:	340c      	adds	r4, #12
   83226:	dc0e      	bgt.n	83246 <__adddf3+0x1ba>
   83228:	f104 0414 	add.w	r4, r4, #20
   8322c:	f1c4 0220 	rsb	r2, r4, #32
   83230:	fa20 f004 	lsr.w	r0, r0, r4
   83234:	fa01 f302 	lsl.w	r3, r1, r2
   83238:	ea40 0003 	orr.w	r0, r0, r3
   8323c:	fa21 f304 	lsr.w	r3, r1, r4
   83240:	ea45 0103 	orr.w	r1, r5, r3
   83244:	bd30      	pop	{r4, r5, pc}
   83246:	f1c4 040c 	rsb	r4, r4, #12
   8324a:	f1c4 0220 	rsb	r2, r4, #32
   8324e:	fa20 f002 	lsr.w	r0, r0, r2
   83252:	fa01 f304 	lsl.w	r3, r1, r4
   83256:	ea40 0003 	orr.w	r0, r0, r3
   8325a:	4629      	mov	r1, r5
   8325c:	bd30      	pop	{r4, r5, pc}
   8325e:	fa21 f004 	lsr.w	r0, r1, r4
   83262:	4629      	mov	r1, r5
   83264:	bd30      	pop	{r4, r5, pc}
   83266:	f094 0f00 	teq	r4, #0
   8326a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8326e:	bf06      	itte	eq
   83270:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   83274:	3401      	addeq	r4, #1
   83276:	3d01      	subne	r5, #1
   83278:	e74e      	b.n	83118 <__adddf3+0x8c>
   8327a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8327e:	bf18      	it	ne
   83280:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   83284:	d029      	beq.n	832da <__adddf3+0x24e>
   83286:	ea94 0f05 	teq	r4, r5
   8328a:	bf08      	it	eq
   8328c:	ea90 0f02 	teqeq	r0, r2
   83290:	d005      	beq.n	8329e <__adddf3+0x212>
   83292:	ea54 0c00 	orrs.w	ip, r4, r0
   83296:	bf04      	itt	eq
   83298:	4619      	moveq	r1, r3
   8329a:	4610      	moveq	r0, r2
   8329c:	bd30      	pop	{r4, r5, pc}
   8329e:	ea91 0f03 	teq	r1, r3
   832a2:	bf1e      	ittt	ne
   832a4:	2100      	movne	r1, #0
   832a6:	2000      	movne	r0, #0
   832a8:	bd30      	popne	{r4, r5, pc}
   832aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   832ae:	d105      	bne.n	832bc <__adddf3+0x230>
   832b0:	0040      	lsls	r0, r0, #1
   832b2:	4149      	adcs	r1, r1
   832b4:	bf28      	it	cs
   832b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   832ba:	bd30      	pop	{r4, r5, pc}
   832bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   832c0:	bf3c      	itt	cc
   832c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   832c6:	bd30      	popcc	{r4, r5, pc}
   832c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   832cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   832d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   832d4:	f04f 0000 	mov.w	r0, #0
   832d8:	bd30      	pop	{r4, r5, pc}
   832da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   832de:	bf1a      	itte	ne
   832e0:	4619      	movne	r1, r3
   832e2:	4610      	movne	r0, r2
   832e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   832e8:	bf1c      	itt	ne
   832ea:	460b      	movne	r3, r1
   832ec:	4602      	movne	r2, r0
   832ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   832f2:	bf06      	itte	eq
   832f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   832f8:	ea91 0f03 	teqeq	r1, r3
   832fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   83300:	bd30      	pop	{r4, r5, pc}
   83302:	bf00      	nop

00083304 <__aeabi_ui2d>:
   83304:	f090 0f00 	teq	r0, #0
   83308:	bf04      	itt	eq
   8330a:	2100      	moveq	r1, #0
   8330c:	4770      	bxeq	lr
   8330e:	b530      	push	{r4, r5, lr}
   83310:	f44f 6480 	mov.w	r4, #1024	; 0x400
   83314:	f104 0432 	add.w	r4, r4, #50	; 0x32
   83318:	f04f 0500 	mov.w	r5, #0
   8331c:	f04f 0100 	mov.w	r1, #0
   83320:	e750      	b.n	831c4 <__adddf3+0x138>
   83322:	bf00      	nop

00083324 <__aeabi_i2d>:
   83324:	f090 0f00 	teq	r0, #0
   83328:	bf04      	itt	eq
   8332a:	2100      	moveq	r1, #0
   8332c:	4770      	bxeq	lr
   8332e:	b530      	push	{r4, r5, lr}
   83330:	f44f 6480 	mov.w	r4, #1024	; 0x400
   83334:	f104 0432 	add.w	r4, r4, #50	; 0x32
   83338:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   8333c:	bf48      	it	mi
   8333e:	4240      	negmi	r0, r0
   83340:	f04f 0100 	mov.w	r1, #0
   83344:	e73e      	b.n	831c4 <__adddf3+0x138>
   83346:	bf00      	nop

00083348 <__aeabi_f2d>:
   83348:	0042      	lsls	r2, r0, #1
   8334a:	ea4f 01e2 	mov.w	r1, r2, asr #3
   8334e:	ea4f 0131 	mov.w	r1, r1, rrx
   83352:	ea4f 7002 	mov.w	r0, r2, lsl #28
   83356:	bf1f      	itttt	ne
   83358:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   8335c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   83360:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   83364:	4770      	bxne	lr
   83366:	f092 0f00 	teq	r2, #0
   8336a:	bf14      	ite	ne
   8336c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   83370:	4770      	bxeq	lr
   83372:	b530      	push	{r4, r5, lr}
   83374:	f44f 7460 	mov.w	r4, #896	; 0x380
   83378:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8337c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   83380:	e720      	b.n	831c4 <__adddf3+0x138>
   83382:	bf00      	nop

00083384 <__aeabi_ul2d>:
   83384:	ea50 0201 	orrs.w	r2, r0, r1
   83388:	bf08      	it	eq
   8338a:	4770      	bxeq	lr
   8338c:	b530      	push	{r4, r5, lr}
   8338e:	f04f 0500 	mov.w	r5, #0
   83392:	e00a      	b.n	833aa <__aeabi_l2d+0x16>

00083394 <__aeabi_l2d>:
   83394:	ea50 0201 	orrs.w	r2, r0, r1
   83398:	bf08      	it	eq
   8339a:	4770      	bxeq	lr
   8339c:	b530      	push	{r4, r5, lr}
   8339e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   833a2:	d502      	bpl.n	833aa <__aeabi_l2d+0x16>
   833a4:	4240      	negs	r0, r0
   833a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   833aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
   833ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
   833b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   833b6:	f43f aedc 	beq.w	83172 <__adddf3+0xe6>
   833ba:	f04f 0203 	mov.w	r2, #3
   833be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   833c2:	bf18      	it	ne
   833c4:	3203      	addne	r2, #3
   833c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   833ca:	bf18      	it	ne
   833cc:	3203      	addne	r2, #3
   833ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   833d2:	f1c2 0320 	rsb	r3, r2, #32
   833d6:	fa00 fc03 	lsl.w	ip, r0, r3
   833da:	fa20 f002 	lsr.w	r0, r0, r2
   833de:	fa01 fe03 	lsl.w	lr, r1, r3
   833e2:	ea40 000e 	orr.w	r0, r0, lr
   833e6:	fa21 f102 	lsr.w	r1, r1, r2
   833ea:	4414      	add	r4, r2
   833ec:	e6c1      	b.n	83172 <__adddf3+0xe6>
   833ee:	bf00      	nop

000833f0 <__aeabi_dmul>:
   833f0:	b570      	push	{r4, r5, r6, lr}
   833f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   833f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   833fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   833fe:	bf1d      	ittte	ne
   83400:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   83404:	ea94 0f0c 	teqne	r4, ip
   83408:	ea95 0f0c 	teqne	r5, ip
   8340c:	f000 f8de 	bleq	835cc <__aeabi_dmul+0x1dc>
   83410:	442c      	add	r4, r5
   83412:	ea81 0603 	eor.w	r6, r1, r3
   83416:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8341a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8341e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   83422:	bf18      	it	ne
   83424:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   83428:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8342c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   83430:	d038      	beq.n	834a4 <__aeabi_dmul+0xb4>
   83432:	fba0 ce02 	umull	ip, lr, r0, r2
   83436:	f04f 0500 	mov.w	r5, #0
   8343a:	fbe1 e502 	umlal	lr, r5, r1, r2
   8343e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   83442:	fbe0 e503 	umlal	lr, r5, r0, r3
   83446:	f04f 0600 	mov.w	r6, #0
   8344a:	fbe1 5603 	umlal	r5, r6, r1, r3
   8344e:	f09c 0f00 	teq	ip, #0
   83452:	bf18      	it	ne
   83454:	f04e 0e01 	orrne.w	lr, lr, #1
   83458:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   8345c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   83460:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   83464:	d204      	bcs.n	83470 <__aeabi_dmul+0x80>
   83466:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   8346a:	416d      	adcs	r5, r5
   8346c:	eb46 0606 	adc.w	r6, r6, r6
   83470:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   83474:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   83478:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   8347c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   83480:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   83484:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   83488:	bf88      	it	hi
   8348a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8348e:	d81e      	bhi.n	834ce <__aeabi_dmul+0xde>
   83490:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   83494:	bf08      	it	eq
   83496:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8349a:	f150 0000 	adcs.w	r0, r0, #0
   8349e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   834a2:	bd70      	pop	{r4, r5, r6, pc}
   834a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   834a8:	ea46 0101 	orr.w	r1, r6, r1
   834ac:	ea40 0002 	orr.w	r0, r0, r2
   834b0:	ea81 0103 	eor.w	r1, r1, r3
   834b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   834b8:	bfc2      	ittt	gt
   834ba:	ebd4 050c 	rsbsgt	r5, r4, ip
   834be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   834c2:	bd70      	popgt	{r4, r5, r6, pc}
   834c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   834c8:	f04f 0e00 	mov.w	lr, #0
   834cc:	3c01      	subs	r4, #1
   834ce:	f300 80ab 	bgt.w	83628 <__aeabi_dmul+0x238>
   834d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
   834d6:	bfde      	ittt	le
   834d8:	2000      	movle	r0, #0
   834da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   834de:	bd70      	pople	{r4, r5, r6, pc}
   834e0:	f1c4 0400 	rsb	r4, r4, #0
   834e4:	3c20      	subs	r4, #32
   834e6:	da35      	bge.n	83554 <__aeabi_dmul+0x164>
   834e8:	340c      	adds	r4, #12
   834ea:	dc1b      	bgt.n	83524 <__aeabi_dmul+0x134>
   834ec:	f104 0414 	add.w	r4, r4, #20
   834f0:	f1c4 0520 	rsb	r5, r4, #32
   834f4:	fa00 f305 	lsl.w	r3, r0, r5
   834f8:	fa20 f004 	lsr.w	r0, r0, r4
   834fc:	fa01 f205 	lsl.w	r2, r1, r5
   83500:	ea40 0002 	orr.w	r0, r0, r2
   83504:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   83508:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8350c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83510:	fa21 f604 	lsr.w	r6, r1, r4
   83514:	eb42 0106 	adc.w	r1, r2, r6
   83518:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8351c:	bf08      	it	eq
   8351e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83522:	bd70      	pop	{r4, r5, r6, pc}
   83524:	f1c4 040c 	rsb	r4, r4, #12
   83528:	f1c4 0520 	rsb	r5, r4, #32
   8352c:	fa00 f304 	lsl.w	r3, r0, r4
   83530:	fa20 f005 	lsr.w	r0, r0, r5
   83534:	fa01 f204 	lsl.w	r2, r1, r4
   83538:	ea40 0002 	orr.w	r0, r0, r2
   8353c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83540:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83544:	f141 0100 	adc.w	r1, r1, #0
   83548:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8354c:	bf08      	it	eq
   8354e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83552:	bd70      	pop	{r4, r5, r6, pc}
   83554:	f1c4 0520 	rsb	r5, r4, #32
   83558:	fa00 f205 	lsl.w	r2, r0, r5
   8355c:	ea4e 0e02 	orr.w	lr, lr, r2
   83560:	fa20 f304 	lsr.w	r3, r0, r4
   83564:	fa01 f205 	lsl.w	r2, r1, r5
   83568:	ea43 0302 	orr.w	r3, r3, r2
   8356c:	fa21 f004 	lsr.w	r0, r1, r4
   83570:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83574:	fa21 f204 	lsr.w	r2, r1, r4
   83578:	ea20 0002 	bic.w	r0, r0, r2
   8357c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   83580:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83584:	bf08      	it	eq
   83586:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8358a:	bd70      	pop	{r4, r5, r6, pc}
   8358c:	f094 0f00 	teq	r4, #0
   83590:	d10f      	bne.n	835b2 <__aeabi_dmul+0x1c2>
   83592:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   83596:	0040      	lsls	r0, r0, #1
   83598:	eb41 0101 	adc.w	r1, r1, r1
   8359c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   835a0:	bf08      	it	eq
   835a2:	3c01      	subeq	r4, #1
   835a4:	d0f7      	beq.n	83596 <__aeabi_dmul+0x1a6>
   835a6:	ea41 0106 	orr.w	r1, r1, r6
   835aa:	f095 0f00 	teq	r5, #0
   835ae:	bf18      	it	ne
   835b0:	4770      	bxne	lr
   835b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   835b6:	0052      	lsls	r2, r2, #1
   835b8:	eb43 0303 	adc.w	r3, r3, r3
   835bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   835c0:	bf08      	it	eq
   835c2:	3d01      	subeq	r5, #1
   835c4:	d0f7      	beq.n	835b6 <__aeabi_dmul+0x1c6>
   835c6:	ea43 0306 	orr.w	r3, r3, r6
   835ca:	4770      	bx	lr
   835cc:	ea94 0f0c 	teq	r4, ip
   835d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   835d4:	bf18      	it	ne
   835d6:	ea95 0f0c 	teqne	r5, ip
   835da:	d00c      	beq.n	835f6 <__aeabi_dmul+0x206>
   835dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   835e0:	bf18      	it	ne
   835e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   835e6:	d1d1      	bne.n	8358c <__aeabi_dmul+0x19c>
   835e8:	ea81 0103 	eor.w	r1, r1, r3
   835ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   835f0:	f04f 0000 	mov.w	r0, #0
   835f4:	bd70      	pop	{r4, r5, r6, pc}
   835f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   835fa:	bf06      	itte	eq
   835fc:	4610      	moveq	r0, r2
   835fe:	4619      	moveq	r1, r3
   83600:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83604:	d019      	beq.n	8363a <__aeabi_dmul+0x24a>
   83606:	ea94 0f0c 	teq	r4, ip
   8360a:	d102      	bne.n	83612 <__aeabi_dmul+0x222>
   8360c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   83610:	d113      	bne.n	8363a <__aeabi_dmul+0x24a>
   83612:	ea95 0f0c 	teq	r5, ip
   83616:	d105      	bne.n	83624 <__aeabi_dmul+0x234>
   83618:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   8361c:	bf1c      	itt	ne
   8361e:	4610      	movne	r0, r2
   83620:	4619      	movne	r1, r3
   83622:	d10a      	bne.n	8363a <__aeabi_dmul+0x24a>
   83624:	ea81 0103 	eor.w	r1, r1, r3
   83628:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8362c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83630:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   83634:	f04f 0000 	mov.w	r0, #0
   83638:	bd70      	pop	{r4, r5, r6, pc}
   8363a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8363e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   83642:	bd70      	pop	{r4, r5, r6, pc}

00083644 <__aeabi_ddiv>:
   83644:	b570      	push	{r4, r5, r6, lr}
   83646:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8364a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8364e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   83652:	bf1d      	ittte	ne
   83654:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   83658:	ea94 0f0c 	teqne	r4, ip
   8365c:	ea95 0f0c 	teqne	r5, ip
   83660:	f000 f8a7 	bleq	837b2 <__aeabi_ddiv+0x16e>
   83664:	eba4 0405 	sub.w	r4, r4, r5
   83668:	ea81 0e03 	eor.w	lr, r1, r3
   8366c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83670:	ea4f 3101 	mov.w	r1, r1, lsl #12
   83674:	f000 8088 	beq.w	83788 <__aeabi_ddiv+0x144>
   83678:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8367c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   83680:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   83684:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   83688:	ea4f 2202 	mov.w	r2, r2, lsl #8
   8368c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   83690:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   83694:	ea4f 2600 	mov.w	r6, r0, lsl #8
   83698:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   8369c:	429d      	cmp	r5, r3
   8369e:	bf08      	it	eq
   836a0:	4296      	cmpeq	r6, r2
   836a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   836a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
   836aa:	d202      	bcs.n	836b2 <__aeabi_ddiv+0x6e>
   836ac:	085b      	lsrs	r3, r3, #1
   836ae:	ea4f 0232 	mov.w	r2, r2, rrx
   836b2:	1ab6      	subs	r6, r6, r2
   836b4:	eb65 0503 	sbc.w	r5, r5, r3
   836b8:	085b      	lsrs	r3, r3, #1
   836ba:	ea4f 0232 	mov.w	r2, r2, rrx
   836be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   836c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   836c6:	ebb6 0e02 	subs.w	lr, r6, r2
   836ca:	eb75 0e03 	sbcs.w	lr, r5, r3
   836ce:	bf22      	ittt	cs
   836d0:	1ab6      	subcs	r6, r6, r2
   836d2:	4675      	movcs	r5, lr
   836d4:	ea40 000c 	orrcs.w	r0, r0, ip
   836d8:	085b      	lsrs	r3, r3, #1
   836da:	ea4f 0232 	mov.w	r2, r2, rrx
   836de:	ebb6 0e02 	subs.w	lr, r6, r2
   836e2:	eb75 0e03 	sbcs.w	lr, r5, r3
   836e6:	bf22      	ittt	cs
   836e8:	1ab6      	subcs	r6, r6, r2
   836ea:	4675      	movcs	r5, lr
   836ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   836f0:	085b      	lsrs	r3, r3, #1
   836f2:	ea4f 0232 	mov.w	r2, r2, rrx
   836f6:	ebb6 0e02 	subs.w	lr, r6, r2
   836fa:	eb75 0e03 	sbcs.w	lr, r5, r3
   836fe:	bf22      	ittt	cs
   83700:	1ab6      	subcs	r6, r6, r2
   83702:	4675      	movcs	r5, lr
   83704:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   83708:	085b      	lsrs	r3, r3, #1
   8370a:	ea4f 0232 	mov.w	r2, r2, rrx
   8370e:	ebb6 0e02 	subs.w	lr, r6, r2
   83712:	eb75 0e03 	sbcs.w	lr, r5, r3
   83716:	bf22      	ittt	cs
   83718:	1ab6      	subcs	r6, r6, r2
   8371a:	4675      	movcs	r5, lr
   8371c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   83720:	ea55 0e06 	orrs.w	lr, r5, r6
   83724:	d018      	beq.n	83758 <__aeabi_ddiv+0x114>
   83726:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8372a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8372e:	ea4f 1606 	mov.w	r6, r6, lsl #4
   83732:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   83736:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8373a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8373e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   83742:	d1c0      	bne.n	836c6 <__aeabi_ddiv+0x82>
   83744:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83748:	d10b      	bne.n	83762 <__aeabi_ddiv+0x11e>
   8374a:	ea41 0100 	orr.w	r1, r1, r0
   8374e:	f04f 0000 	mov.w	r0, #0
   83752:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   83756:	e7b6      	b.n	836c6 <__aeabi_ddiv+0x82>
   83758:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8375c:	bf04      	itt	eq
   8375e:	4301      	orreq	r1, r0
   83760:	2000      	moveq	r0, #0
   83762:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   83766:	bf88      	it	hi
   83768:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8376c:	f63f aeaf 	bhi.w	834ce <__aeabi_dmul+0xde>
   83770:	ebb5 0c03 	subs.w	ip, r5, r3
   83774:	bf04      	itt	eq
   83776:	ebb6 0c02 	subseq.w	ip, r6, r2
   8377a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8377e:	f150 0000 	adcs.w	r0, r0, #0
   83782:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   83786:	bd70      	pop	{r4, r5, r6, pc}
   83788:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   8378c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   83790:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   83794:	bfc2      	ittt	gt
   83796:	ebd4 050c 	rsbsgt	r5, r4, ip
   8379a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8379e:	bd70      	popgt	{r4, r5, r6, pc}
   837a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   837a4:	f04f 0e00 	mov.w	lr, #0
   837a8:	3c01      	subs	r4, #1
   837aa:	e690      	b.n	834ce <__aeabi_dmul+0xde>
   837ac:	ea45 0e06 	orr.w	lr, r5, r6
   837b0:	e68d      	b.n	834ce <__aeabi_dmul+0xde>
   837b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   837b6:	ea94 0f0c 	teq	r4, ip
   837ba:	bf08      	it	eq
   837bc:	ea95 0f0c 	teqeq	r5, ip
   837c0:	f43f af3b 	beq.w	8363a <__aeabi_dmul+0x24a>
   837c4:	ea94 0f0c 	teq	r4, ip
   837c8:	d10a      	bne.n	837e0 <__aeabi_ddiv+0x19c>
   837ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   837ce:	f47f af34 	bne.w	8363a <__aeabi_dmul+0x24a>
   837d2:	ea95 0f0c 	teq	r5, ip
   837d6:	f47f af25 	bne.w	83624 <__aeabi_dmul+0x234>
   837da:	4610      	mov	r0, r2
   837dc:	4619      	mov	r1, r3
   837de:	e72c      	b.n	8363a <__aeabi_dmul+0x24a>
   837e0:	ea95 0f0c 	teq	r5, ip
   837e4:	d106      	bne.n	837f4 <__aeabi_ddiv+0x1b0>
   837e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   837ea:	f43f aefd 	beq.w	835e8 <__aeabi_dmul+0x1f8>
   837ee:	4610      	mov	r0, r2
   837f0:	4619      	mov	r1, r3
   837f2:	e722      	b.n	8363a <__aeabi_dmul+0x24a>
   837f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   837f8:	bf18      	it	ne
   837fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   837fe:	f47f aec5 	bne.w	8358c <__aeabi_dmul+0x19c>
   83802:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   83806:	f47f af0d 	bne.w	83624 <__aeabi_dmul+0x234>
   8380a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8380e:	f47f aeeb 	bne.w	835e8 <__aeabi_dmul+0x1f8>
   83812:	e712      	b.n	8363a <__aeabi_dmul+0x24a>

00083814 <__aeabi_d2iz>:
   83814:	ea4f 0241 	mov.w	r2, r1, lsl #1
   83818:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   8381c:	d215      	bcs.n	8384a <__aeabi_d2iz+0x36>
   8381e:	d511      	bpl.n	83844 <__aeabi_d2iz+0x30>
   83820:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   83824:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   83828:	d912      	bls.n	83850 <__aeabi_d2iz+0x3c>
   8382a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8382e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   83832:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   83836:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8383a:	fa23 f002 	lsr.w	r0, r3, r2
   8383e:	bf18      	it	ne
   83840:	4240      	negne	r0, r0
   83842:	4770      	bx	lr
   83844:	f04f 0000 	mov.w	r0, #0
   83848:	4770      	bx	lr
   8384a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8384e:	d105      	bne.n	8385c <__aeabi_d2iz+0x48>
   83850:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   83854:	bf08      	it	eq
   83856:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8385a:	4770      	bx	lr
   8385c:	f04f 0000 	mov.w	r0, #0
   83860:	4770      	bx	lr
   83862:	bf00      	nop

00083864 <__aeabi_d2uiz>:
   83864:	004a      	lsls	r2, r1, #1
   83866:	d211      	bcs.n	8388c <__aeabi_d2uiz+0x28>
   83868:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   8386c:	d211      	bcs.n	83892 <__aeabi_d2uiz+0x2e>
   8386e:	d50d      	bpl.n	8388c <__aeabi_d2uiz+0x28>
   83870:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   83874:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   83878:	d40e      	bmi.n	83898 <__aeabi_d2uiz+0x34>
   8387a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8387e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   83882:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   83886:	fa23 f002 	lsr.w	r0, r3, r2
   8388a:	4770      	bx	lr
   8388c:	f04f 0000 	mov.w	r0, #0
   83890:	4770      	bx	lr
   83892:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   83896:	d102      	bne.n	8389e <__aeabi_d2uiz+0x3a>
   83898:	f04f 30ff 	mov.w	r0, #4294967295
   8389c:	4770      	bx	lr
   8389e:	f04f 0000 	mov.w	r0, #0
   838a2:	4770      	bx	lr

000838a4 <__libc_init_array>:
   838a4:	b570      	push	{r4, r5, r6, lr}
   838a6:	4e0f      	ldr	r6, [pc, #60]	; (838e4 <__libc_init_array+0x40>)
   838a8:	4d0f      	ldr	r5, [pc, #60]	; (838e8 <__libc_init_array+0x44>)
   838aa:	1b76      	subs	r6, r6, r5
   838ac:	10b6      	asrs	r6, r6, #2
   838ae:	d007      	beq.n	838c0 <__libc_init_array+0x1c>
   838b0:	3d04      	subs	r5, #4
   838b2:	2400      	movs	r4, #0
   838b4:	3401      	adds	r4, #1
   838b6:	f855 3f04 	ldr.w	r3, [r5, #4]!
   838ba:	4798      	blx	r3
   838bc:	42a6      	cmp	r6, r4
   838be:	d1f9      	bne.n	838b4 <__libc_init_array+0x10>
   838c0:	4e0a      	ldr	r6, [pc, #40]	; (838ec <__libc_init_array+0x48>)
   838c2:	4d0b      	ldr	r5, [pc, #44]	; (838f0 <__libc_init_array+0x4c>)
   838c4:	f003 f982 	bl	86bcc <_init>
   838c8:	1b76      	subs	r6, r6, r5
   838ca:	10b6      	asrs	r6, r6, #2
   838cc:	d008      	beq.n	838e0 <__libc_init_array+0x3c>
   838ce:	3d04      	subs	r5, #4
   838d0:	2400      	movs	r4, #0
   838d2:	3401      	adds	r4, #1
   838d4:	f855 3f04 	ldr.w	r3, [r5, #4]!
   838d8:	4798      	blx	r3
   838da:	42a6      	cmp	r6, r4
   838dc:	d1f9      	bne.n	838d2 <__libc_init_array+0x2e>
   838de:	bd70      	pop	{r4, r5, r6, pc}
   838e0:	bd70      	pop	{r4, r5, r6, pc}
   838e2:	bf00      	nop
   838e4:	00086bd8 	.word	0x00086bd8
   838e8:	00086bd8 	.word	0x00086bd8
   838ec:	00086be0 	.word	0x00086be0
   838f0:	00086bd8 	.word	0x00086bd8

000838f4 <iprintf>:
   838f4:	b40f      	push	{r0, r1, r2, r3}
   838f6:	b510      	push	{r4, lr}
   838f8:	4b07      	ldr	r3, [pc, #28]	; (83918 <iprintf+0x24>)
   838fa:	b082      	sub	sp, #8
   838fc:	ac04      	add	r4, sp, #16
   838fe:	f854 2b04 	ldr.w	r2, [r4], #4
   83902:	6818      	ldr	r0, [r3, #0]
   83904:	4623      	mov	r3, r4
   83906:	6881      	ldr	r1, [r0, #8]
   83908:	9401      	str	r4, [sp, #4]
   8390a:	f000 f9ed 	bl	83ce8 <_vfiprintf_r>
   8390e:	b002      	add	sp, #8
   83910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83914:	b004      	add	sp, #16
   83916:	4770      	bx	lr
   83918:	20070578 	.word	0x20070578

0008391c <memcpy>:
   8391c:	4684      	mov	ip, r0
   8391e:	ea41 0300 	orr.w	r3, r1, r0
   83922:	f013 0303 	ands.w	r3, r3, #3
   83926:	d149      	bne.n	839bc <memcpy+0xa0>
   83928:	3a40      	subs	r2, #64	; 0x40
   8392a:	d323      	bcc.n	83974 <memcpy+0x58>
   8392c:	680b      	ldr	r3, [r1, #0]
   8392e:	6003      	str	r3, [r0, #0]
   83930:	684b      	ldr	r3, [r1, #4]
   83932:	6043      	str	r3, [r0, #4]
   83934:	688b      	ldr	r3, [r1, #8]
   83936:	6083      	str	r3, [r0, #8]
   83938:	68cb      	ldr	r3, [r1, #12]
   8393a:	60c3      	str	r3, [r0, #12]
   8393c:	690b      	ldr	r3, [r1, #16]
   8393e:	6103      	str	r3, [r0, #16]
   83940:	694b      	ldr	r3, [r1, #20]
   83942:	6143      	str	r3, [r0, #20]
   83944:	698b      	ldr	r3, [r1, #24]
   83946:	6183      	str	r3, [r0, #24]
   83948:	69cb      	ldr	r3, [r1, #28]
   8394a:	61c3      	str	r3, [r0, #28]
   8394c:	6a0b      	ldr	r3, [r1, #32]
   8394e:	6203      	str	r3, [r0, #32]
   83950:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   83952:	6243      	str	r3, [r0, #36]	; 0x24
   83954:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   83956:	6283      	str	r3, [r0, #40]	; 0x28
   83958:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8395a:	62c3      	str	r3, [r0, #44]	; 0x2c
   8395c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8395e:	6303      	str	r3, [r0, #48]	; 0x30
   83960:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   83962:	6343      	str	r3, [r0, #52]	; 0x34
   83964:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   83966:	6383      	str	r3, [r0, #56]	; 0x38
   83968:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   8396a:	63c3      	str	r3, [r0, #60]	; 0x3c
   8396c:	3040      	adds	r0, #64	; 0x40
   8396e:	3140      	adds	r1, #64	; 0x40
   83970:	3a40      	subs	r2, #64	; 0x40
   83972:	d2db      	bcs.n	8392c <memcpy+0x10>
   83974:	3230      	adds	r2, #48	; 0x30
   83976:	d30b      	bcc.n	83990 <memcpy+0x74>
   83978:	680b      	ldr	r3, [r1, #0]
   8397a:	6003      	str	r3, [r0, #0]
   8397c:	684b      	ldr	r3, [r1, #4]
   8397e:	6043      	str	r3, [r0, #4]
   83980:	688b      	ldr	r3, [r1, #8]
   83982:	6083      	str	r3, [r0, #8]
   83984:	68cb      	ldr	r3, [r1, #12]
   83986:	60c3      	str	r3, [r0, #12]
   83988:	3010      	adds	r0, #16
   8398a:	3110      	adds	r1, #16
   8398c:	3a10      	subs	r2, #16
   8398e:	d2f3      	bcs.n	83978 <memcpy+0x5c>
   83990:	320c      	adds	r2, #12
   83992:	d305      	bcc.n	839a0 <memcpy+0x84>
   83994:	f851 3b04 	ldr.w	r3, [r1], #4
   83998:	f840 3b04 	str.w	r3, [r0], #4
   8399c:	3a04      	subs	r2, #4
   8399e:	d2f9      	bcs.n	83994 <memcpy+0x78>
   839a0:	3204      	adds	r2, #4
   839a2:	d008      	beq.n	839b6 <memcpy+0x9a>
   839a4:	07d2      	lsls	r2, r2, #31
   839a6:	bf1c      	itt	ne
   839a8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   839ac:	f800 3b01 	strbne.w	r3, [r0], #1
   839b0:	d301      	bcc.n	839b6 <memcpy+0x9a>
   839b2:	880b      	ldrh	r3, [r1, #0]
   839b4:	8003      	strh	r3, [r0, #0]
   839b6:	4660      	mov	r0, ip
   839b8:	4770      	bx	lr
   839ba:	bf00      	nop
   839bc:	2a08      	cmp	r2, #8
   839be:	d313      	bcc.n	839e8 <memcpy+0xcc>
   839c0:	078b      	lsls	r3, r1, #30
   839c2:	d0b1      	beq.n	83928 <memcpy+0xc>
   839c4:	f010 0303 	ands.w	r3, r0, #3
   839c8:	d0ae      	beq.n	83928 <memcpy+0xc>
   839ca:	f1c3 0304 	rsb	r3, r3, #4
   839ce:	1ad2      	subs	r2, r2, r3
   839d0:	07db      	lsls	r3, r3, #31
   839d2:	bf1c      	itt	ne
   839d4:	f811 3b01 	ldrbne.w	r3, [r1], #1
   839d8:	f800 3b01 	strbne.w	r3, [r0], #1
   839dc:	d3a4      	bcc.n	83928 <memcpy+0xc>
   839de:	f831 3b02 	ldrh.w	r3, [r1], #2
   839e2:	f820 3b02 	strh.w	r3, [r0], #2
   839e6:	e79f      	b.n	83928 <memcpy+0xc>
   839e8:	3a04      	subs	r2, #4
   839ea:	d3d9      	bcc.n	839a0 <memcpy+0x84>
   839ec:	3a01      	subs	r2, #1
   839ee:	f811 3b01 	ldrb.w	r3, [r1], #1
   839f2:	f800 3b01 	strb.w	r3, [r0], #1
   839f6:	d2f9      	bcs.n	839ec <memcpy+0xd0>
   839f8:	780b      	ldrb	r3, [r1, #0]
   839fa:	7003      	strb	r3, [r0, #0]
   839fc:	784b      	ldrb	r3, [r1, #1]
   839fe:	7043      	strb	r3, [r0, #1]
   83a00:	788b      	ldrb	r3, [r1, #2]
   83a02:	7083      	strb	r3, [r0, #2]
   83a04:	4660      	mov	r0, ip
   83a06:	4770      	bx	lr

00083a08 <memset>:
   83a08:	b4f0      	push	{r4, r5, r6, r7}
   83a0a:	0784      	lsls	r4, r0, #30
   83a0c:	d043      	beq.n	83a96 <memset+0x8e>
   83a0e:	1e54      	subs	r4, r2, #1
   83a10:	2a00      	cmp	r2, #0
   83a12:	d03e      	beq.n	83a92 <memset+0x8a>
   83a14:	b2cd      	uxtb	r5, r1
   83a16:	4603      	mov	r3, r0
   83a18:	e003      	b.n	83a22 <memset+0x1a>
   83a1a:	1e62      	subs	r2, r4, #1
   83a1c:	2c00      	cmp	r4, #0
   83a1e:	d038      	beq.n	83a92 <memset+0x8a>
   83a20:	4614      	mov	r4, r2
   83a22:	f803 5b01 	strb.w	r5, [r3], #1
   83a26:	079a      	lsls	r2, r3, #30
   83a28:	d1f7      	bne.n	83a1a <memset+0x12>
   83a2a:	2c03      	cmp	r4, #3
   83a2c:	d92a      	bls.n	83a84 <memset+0x7c>
   83a2e:	b2cd      	uxtb	r5, r1
   83a30:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   83a34:	2c0f      	cmp	r4, #15
   83a36:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   83a3a:	d915      	bls.n	83a68 <memset+0x60>
   83a3c:	f1a4 0710 	sub.w	r7, r4, #16
   83a40:	093f      	lsrs	r7, r7, #4
   83a42:	f103 0610 	add.w	r6, r3, #16
   83a46:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   83a4a:	461a      	mov	r2, r3
   83a4c:	6015      	str	r5, [r2, #0]
   83a4e:	6055      	str	r5, [r2, #4]
   83a50:	6095      	str	r5, [r2, #8]
   83a52:	60d5      	str	r5, [r2, #12]
   83a54:	3210      	adds	r2, #16
   83a56:	42b2      	cmp	r2, r6
   83a58:	d1f8      	bne.n	83a4c <memset+0x44>
   83a5a:	f004 040f 	and.w	r4, r4, #15
   83a5e:	3701      	adds	r7, #1
   83a60:	2c03      	cmp	r4, #3
   83a62:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   83a66:	d90d      	bls.n	83a84 <memset+0x7c>
   83a68:	461e      	mov	r6, r3
   83a6a:	4622      	mov	r2, r4
   83a6c:	3a04      	subs	r2, #4
   83a6e:	2a03      	cmp	r2, #3
   83a70:	f846 5b04 	str.w	r5, [r6], #4
   83a74:	d8fa      	bhi.n	83a6c <memset+0x64>
   83a76:	1f22      	subs	r2, r4, #4
   83a78:	f022 0203 	bic.w	r2, r2, #3
   83a7c:	3204      	adds	r2, #4
   83a7e:	4413      	add	r3, r2
   83a80:	f004 0403 	and.w	r4, r4, #3
   83a84:	b12c      	cbz	r4, 83a92 <memset+0x8a>
   83a86:	b2c9      	uxtb	r1, r1
   83a88:	441c      	add	r4, r3
   83a8a:	f803 1b01 	strb.w	r1, [r3], #1
   83a8e:	42a3      	cmp	r3, r4
   83a90:	d1fb      	bne.n	83a8a <memset+0x82>
   83a92:	bcf0      	pop	{r4, r5, r6, r7}
   83a94:	4770      	bx	lr
   83a96:	4614      	mov	r4, r2
   83a98:	4603      	mov	r3, r0
   83a9a:	e7c6      	b.n	83a2a <memset+0x22>

00083a9c <setbuf>:
   83a9c:	2900      	cmp	r1, #0
   83a9e:	bf0c      	ite	eq
   83aa0:	2202      	moveq	r2, #2
   83aa2:	2200      	movne	r2, #0
   83aa4:	f44f 6380 	mov.w	r3, #1024	; 0x400
   83aa8:	f000 b800 	b.w	83aac <setvbuf>

00083aac <setvbuf>:
   83aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83ab0:	4d3c      	ldr	r5, [pc, #240]	; (83ba4 <setvbuf+0xf8>)
   83ab2:	4604      	mov	r4, r0
   83ab4:	682d      	ldr	r5, [r5, #0]
   83ab6:	4688      	mov	r8, r1
   83ab8:	4616      	mov	r6, r2
   83aba:	461f      	mov	r7, r3
   83abc:	b115      	cbz	r5, 83ac4 <setvbuf+0x18>
   83abe:	6bab      	ldr	r3, [r5, #56]	; 0x38
   83ac0:	2b00      	cmp	r3, #0
   83ac2:	d04f      	beq.n	83b64 <setvbuf+0xb8>
   83ac4:	2e02      	cmp	r6, #2
   83ac6:	d830      	bhi.n	83b2a <setvbuf+0x7e>
   83ac8:	2f00      	cmp	r7, #0
   83aca:	db2e      	blt.n	83b2a <setvbuf+0x7e>
   83acc:	4628      	mov	r0, r5
   83ace:	4621      	mov	r1, r4
   83ad0:	f001 f888 	bl	84be4 <_fflush_r>
   83ad4:	89a3      	ldrh	r3, [r4, #12]
   83ad6:	2200      	movs	r2, #0
   83ad8:	6062      	str	r2, [r4, #4]
   83ada:	61a2      	str	r2, [r4, #24]
   83adc:	061a      	lsls	r2, r3, #24
   83ade:	d428      	bmi.n	83b32 <setvbuf+0x86>
   83ae0:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   83ae4:	b29b      	uxth	r3, r3
   83ae6:	2e02      	cmp	r6, #2
   83ae8:	81a3      	strh	r3, [r4, #12]
   83aea:	d02d      	beq.n	83b48 <setvbuf+0x9c>
   83aec:	f1b8 0f00 	cmp.w	r8, #0
   83af0:	d03c      	beq.n	83b6c <setvbuf+0xc0>
   83af2:	2e01      	cmp	r6, #1
   83af4:	d013      	beq.n	83b1e <setvbuf+0x72>
   83af6:	b29b      	uxth	r3, r3
   83af8:	f003 0008 	and.w	r0, r3, #8
   83afc:	4a2a      	ldr	r2, [pc, #168]	; (83ba8 <setvbuf+0xfc>)
   83afe:	b280      	uxth	r0, r0
   83b00:	63ea      	str	r2, [r5, #60]	; 0x3c
   83b02:	f8c4 8000 	str.w	r8, [r4]
   83b06:	f8c4 8010 	str.w	r8, [r4, #16]
   83b0a:	6167      	str	r7, [r4, #20]
   83b0c:	b178      	cbz	r0, 83b2e <setvbuf+0x82>
   83b0e:	f013 0f03 	tst.w	r3, #3
   83b12:	bf18      	it	ne
   83b14:	2700      	movne	r7, #0
   83b16:	60a7      	str	r7, [r4, #8]
   83b18:	2000      	movs	r0, #0
   83b1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83b1e:	f043 0301 	orr.w	r3, r3, #1
   83b22:	427a      	negs	r2, r7
   83b24:	81a3      	strh	r3, [r4, #12]
   83b26:	61a2      	str	r2, [r4, #24]
   83b28:	e7e5      	b.n	83af6 <setvbuf+0x4a>
   83b2a:	f04f 30ff 	mov.w	r0, #4294967295
   83b2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83b32:	4628      	mov	r0, r5
   83b34:	6921      	ldr	r1, [r4, #16]
   83b36:	f001 f9b5 	bl	84ea4 <_free_r>
   83b3a:	89a3      	ldrh	r3, [r4, #12]
   83b3c:	2e02      	cmp	r6, #2
   83b3e:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   83b42:	b29b      	uxth	r3, r3
   83b44:	81a3      	strh	r3, [r4, #12]
   83b46:	d1d1      	bne.n	83aec <setvbuf+0x40>
   83b48:	2000      	movs	r0, #0
   83b4a:	f104 0243 	add.w	r2, r4, #67	; 0x43
   83b4e:	f043 0302 	orr.w	r3, r3, #2
   83b52:	2500      	movs	r5, #0
   83b54:	2101      	movs	r1, #1
   83b56:	81a3      	strh	r3, [r4, #12]
   83b58:	60a5      	str	r5, [r4, #8]
   83b5a:	6022      	str	r2, [r4, #0]
   83b5c:	6122      	str	r2, [r4, #16]
   83b5e:	6161      	str	r1, [r4, #20]
   83b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83b64:	4628      	mov	r0, r5
   83b66:	f001 f859 	bl	84c1c <__sinit>
   83b6a:	e7ab      	b.n	83ac4 <setvbuf+0x18>
   83b6c:	2f00      	cmp	r7, #0
   83b6e:	bf08      	it	eq
   83b70:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   83b74:	4638      	mov	r0, r7
   83b76:	f001 fc8b 	bl	85490 <malloc>
   83b7a:	4680      	mov	r8, r0
   83b7c:	b128      	cbz	r0, 83b8a <setvbuf+0xde>
   83b7e:	89a3      	ldrh	r3, [r4, #12]
   83b80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83b84:	b29b      	uxth	r3, r3
   83b86:	81a3      	strh	r3, [r4, #12]
   83b88:	e7b3      	b.n	83af2 <setvbuf+0x46>
   83b8a:	f44f 6080 	mov.w	r0, #1024	; 0x400
   83b8e:	f001 fc7f 	bl	85490 <malloc>
   83b92:	4680      	mov	r8, r0
   83b94:	b918      	cbnz	r0, 83b9e <setvbuf+0xf2>
   83b96:	89a3      	ldrh	r3, [r4, #12]
   83b98:	f04f 30ff 	mov.w	r0, #4294967295
   83b9c:	e7d5      	b.n	83b4a <setvbuf+0x9e>
   83b9e:	f44f 6780 	mov.w	r7, #1024	; 0x400
   83ba2:	e7ec      	b.n	83b7e <setvbuf+0xd2>
   83ba4:	20070578 	.word	0x20070578
   83ba8:	00084c11 	.word	0x00084c11

00083bac <strlen>:
   83bac:	f020 0103 	bic.w	r1, r0, #3
   83bb0:	f010 0003 	ands.w	r0, r0, #3
   83bb4:	f1c0 0000 	rsb	r0, r0, #0
   83bb8:	f851 3b04 	ldr.w	r3, [r1], #4
   83bbc:	f100 0c04 	add.w	ip, r0, #4
   83bc0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   83bc4:	f06f 0200 	mvn.w	r2, #0
   83bc8:	bf1c      	itt	ne
   83bca:	fa22 f20c 	lsrne.w	r2, r2, ip
   83bce:	4313      	orrne	r3, r2
   83bd0:	f04f 0c01 	mov.w	ip, #1
   83bd4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   83bd8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   83bdc:	eba3 020c 	sub.w	r2, r3, ip
   83be0:	ea22 0203 	bic.w	r2, r2, r3
   83be4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   83be8:	bf04      	itt	eq
   83bea:	f851 3b04 	ldreq.w	r3, [r1], #4
   83bee:	3004      	addeq	r0, #4
   83bf0:	d0f4      	beq.n	83bdc <strlen+0x30>
   83bf2:	f013 0fff 	tst.w	r3, #255	; 0xff
   83bf6:	bf1f      	itttt	ne
   83bf8:	3001      	addne	r0, #1
   83bfa:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   83bfe:	3001      	addne	r0, #1
   83c00:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   83c04:	bf18      	it	ne
   83c06:	3001      	addne	r0, #1
   83c08:	4770      	bx	lr
   83c0a:	bf00      	nop

00083c0c <strncpy>:
   83c0c:	ea40 0301 	orr.w	r3, r0, r1
   83c10:	079b      	lsls	r3, r3, #30
   83c12:	b470      	push	{r4, r5, r6}
   83c14:	d12a      	bne.n	83c6c <strncpy+0x60>
   83c16:	2a03      	cmp	r2, #3
   83c18:	d928      	bls.n	83c6c <strncpy+0x60>
   83c1a:	460c      	mov	r4, r1
   83c1c:	4603      	mov	r3, r0
   83c1e:	4621      	mov	r1, r4
   83c20:	f854 5b04 	ldr.w	r5, [r4], #4
   83c24:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   83c28:	ea26 0605 	bic.w	r6, r6, r5
   83c2c:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   83c30:	d105      	bne.n	83c3e <strncpy+0x32>
   83c32:	3a04      	subs	r2, #4
   83c34:	2a03      	cmp	r2, #3
   83c36:	f843 5b04 	str.w	r5, [r3], #4
   83c3a:	4621      	mov	r1, r4
   83c3c:	d8ef      	bhi.n	83c1e <strncpy+0x12>
   83c3e:	b19a      	cbz	r2, 83c68 <strncpy+0x5c>
   83c40:	780c      	ldrb	r4, [r1, #0]
   83c42:	3a01      	subs	r2, #1
   83c44:	701c      	strb	r4, [r3, #0]
   83c46:	3301      	adds	r3, #1
   83c48:	b13c      	cbz	r4, 83c5a <strncpy+0x4e>
   83c4a:	b16a      	cbz	r2, 83c68 <strncpy+0x5c>
   83c4c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   83c50:	3a01      	subs	r2, #1
   83c52:	f803 4b01 	strb.w	r4, [r3], #1
   83c56:	2c00      	cmp	r4, #0
   83c58:	d1f7      	bne.n	83c4a <strncpy+0x3e>
   83c5a:	b12a      	cbz	r2, 83c68 <strncpy+0x5c>
   83c5c:	441a      	add	r2, r3
   83c5e:	2100      	movs	r1, #0
   83c60:	f803 1b01 	strb.w	r1, [r3], #1
   83c64:	4293      	cmp	r3, r2
   83c66:	d1fb      	bne.n	83c60 <strncpy+0x54>
   83c68:	bc70      	pop	{r4, r5, r6}
   83c6a:	4770      	bx	lr
   83c6c:	4603      	mov	r3, r0
   83c6e:	e7e6      	b.n	83c3e <strncpy+0x32>

00083c70 <__sprint_r.part.0>:
   83c70:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   83c72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83c76:	049c      	lsls	r4, r3, #18
   83c78:	460e      	mov	r6, r1
   83c7a:	4680      	mov	r8, r0
   83c7c:	4691      	mov	r9, r2
   83c7e:	d52a      	bpl.n	83cd6 <__sprint_r.part.0+0x66>
   83c80:	6893      	ldr	r3, [r2, #8]
   83c82:	6812      	ldr	r2, [r2, #0]
   83c84:	f102 0a08 	add.w	sl, r2, #8
   83c88:	b31b      	cbz	r3, 83cd2 <__sprint_r.part.0+0x62>
   83c8a:	e91a 00a0 	ldmdb	sl, {r5, r7}
   83c8e:	08bf      	lsrs	r7, r7, #2
   83c90:	d017      	beq.n	83cc2 <__sprint_r.part.0+0x52>
   83c92:	3d04      	subs	r5, #4
   83c94:	2400      	movs	r4, #0
   83c96:	e001      	b.n	83c9c <__sprint_r.part.0+0x2c>
   83c98:	42a7      	cmp	r7, r4
   83c9a:	d010      	beq.n	83cbe <__sprint_r.part.0+0x4e>
   83c9c:	4640      	mov	r0, r8
   83c9e:	f855 1f04 	ldr.w	r1, [r5, #4]!
   83ca2:	4632      	mov	r2, r6
   83ca4:	f001 f850 	bl	84d48 <_fputwc_r>
   83ca8:	1c43      	adds	r3, r0, #1
   83caa:	f104 0401 	add.w	r4, r4, #1
   83cae:	d1f3      	bne.n	83c98 <__sprint_r.part.0+0x28>
   83cb0:	2300      	movs	r3, #0
   83cb2:	f8c9 3008 	str.w	r3, [r9, #8]
   83cb6:	f8c9 3004 	str.w	r3, [r9, #4]
   83cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83cbe:	f8d9 3008 	ldr.w	r3, [r9, #8]
   83cc2:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   83cc6:	f8c9 3008 	str.w	r3, [r9, #8]
   83cca:	f10a 0a08 	add.w	sl, sl, #8
   83cce:	2b00      	cmp	r3, #0
   83cd0:	d1db      	bne.n	83c8a <__sprint_r.part.0+0x1a>
   83cd2:	2000      	movs	r0, #0
   83cd4:	e7ec      	b.n	83cb0 <__sprint_r.part.0+0x40>
   83cd6:	f001 f9b1 	bl	8503c <__sfvwrite_r>
   83cda:	2300      	movs	r3, #0
   83cdc:	f8c9 3008 	str.w	r3, [r9, #8]
   83ce0:	f8c9 3004 	str.w	r3, [r9, #4]
   83ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00083ce8 <_vfiprintf_r>:
   83ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83cec:	b0b1      	sub	sp, #196	; 0xc4
   83cee:	461c      	mov	r4, r3
   83cf0:	9102      	str	r1, [sp, #8]
   83cf2:	4690      	mov	r8, r2
   83cf4:	9308      	str	r3, [sp, #32]
   83cf6:	9006      	str	r0, [sp, #24]
   83cf8:	b118      	cbz	r0, 83d02 <_vfiprintf_r+0x1a>
   83cfa:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83cfc:	2b00      	cmp	r3, #0
   83cfe:	f000 80e8 	beq.w	83ed2 <_vfiprintf_r+0x1ea>
   83d02:	9d02      	ldr	r5, [sp, #8]
   83d04:	89ab      	ldrh	r3, [r5, #12]
   83d06:	b29a      	uxth	r2, r3
   83d08:	0490      	lsls	r0, r2, #18
   83d0a:	d407      	bmi.n	83d1c <_vfiprintf_r+0x34>
   83d0c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   83d0e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   83d12:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   83d16:	81ab      	strh	r3, [r5, #12]
   83d18:	b29a      	uxth	r2, r3
   83d1a:	6669      	str	r1, [r5, #100]	; 0x64
   83d1c:	0711      	lsls	r1, r2, #28
   83d1e:	f140 80b7 	bpl.w	83e90 <_vfiprintf_r+0x1a8>
   83d22:	f8dd b008 	ldr.w	fp, [sp, #8]
   83d26:	f8db 3010 	ldr.w	r3, [fp, #16]
   83d2a:	2b00      	cmp	r3, #0
   83d2c:	f000 80b0 	beq.w	83e90 <_vfiprintf_r+0x1a8>
   83d30:	f002 021a 	and.w	r2, r2, #26
   83d34:	2a0a      	cmp	r2, #10
   83d36:	f000 80b7 	beq.w	83ea8 <_vfiprintf_r+0x1c0>
   83d3a:	2300      	movs	r3, #0
   83d3c:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   83d40:	930a      	str	r3, [sp, #40]	; 0x28
   83d42:	9315      	str	r3, [sp, #84]	; 0x54
   83d44:	9314      	str	r3, [sp, #80]	; 0x50
   83d46:	9309      	str	r3, [sp, #36]	; 0x24
   83d48:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   83d4c:	464e      	mov	r6, r9
   83d4e:	f898 3000 	ldrb.w	r3, [r8]
   83d52:	2b00      	cmp	r3, #0
   83d54:	f000 84c8 	beq.w	846e8 <_vfiprintf_r+0xa00>
   83d58:	2b25      	cmp	r3, #37	; 0x25
   83d5a:	f000 84c5 	beq.w	846e8 <_vfiprintf_r+0xa00>
   83d5e:	f108 0201 	add.w	r2, r8, #1
   83d62:	e001      	b.n	83d68 <_vfiprintf_r+0x80>
   83d64:	2b25      	cmp	r3, #37	; 0x25
   83d66:	d004      	beq.n	83d72 <_vfiprintf_r+0x8a>
   83d68:	7813      	ldrb	r3, [r2, #0]
   83d6a:	4614      	mov	r4, r2
   83d6c:	3201      	adds	r2, #1
   83d6e:	2b00      	cmp	r3, #0
   83d70:	d1f8      	bne.n	83d64 <_vfiprintf_r+0x7c>
   83d72:	ebc8 0504 	rsb	r5, r8, r4
   83d76:	b195      	cbz	r5, 83d9e <_vfiprintf_r+0xb6>
   83d78:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83d7a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83d7c:	3301      	adds	r3, #1
   83d7e:	442a      	add	r2, r5
   83d80:	2b07      	cmp	r3, #7
   83d82:	f8c6 8000 	str.w	r8, [r6]
   83d86:	6075      	str	r5, [r6, #4]
   83d88:	9215      	str	r2, [sp, #84]	; 0x54
   83d8a:	9314      	str	r3, [sp, #80]	; 0x50
   83d8c:	dd7b      	ble.n	83e86 <_vfiprintf_r+0x19e>
   83d8e:	2a00      	cmp	r2, #0
   83d90:	f040 84d5 	bne.w	8473e <_vfiprintf_r+0xa56>
   83d94:	9809      	ldr	r0, [sp, #36]	; 0x24
   83d96:	9214      	str	r2, [sp, #80]	; 0x50
   83d98:	4428      	add	r0, r5
   83d9a:	464e      	mov	r6, r9
   83d9c:	9009      	str	r0, [sp, #36]	; 0x24
   83d9e:	7823      	ldrb	r3, [r4, #0]
   83da0:	2b00      	cmp	r3, #0
   83da2:	f000 83ed 	beq.w	84580 <_vfiprintf_r+0x898>
   83da6:	2100      	movs	r1, #0
   83da8:	f04f 0200 	mov.w	r2, #0
   83dac:	f04f 3cff 	mov.w	ip, #4294967295
   83db0:	7863      	ldrb	r3, [r4, #1]
   83db2:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   83db6:	9104      	str	r1, [sp, #16]
   83db8:	468a      	mov	sl, r1
   83dba:	f104 0801 	add.w	r8, r4, #1
   83dbe:	4608      	mov	r0, r1
   83dc0:	4665      	mov	r5, ip
   83dc2:	f108 0801 	add.w	r8, r8, #1
   83dc6:	f1a3 0220 	sub.w	r2, r3, #32
   83dca:	2a58      	cmp	r2, #88	; 0x58
   83dcc:	f200 82d9 	bhi.w	84382 <_vfiprintf_r+0x69a>
   83dd0:	e8df f012 	tbh	[pc, r2, lsl #1]
   83dd4:	02d702cb 	.word	0x02d702cb
   83dd8:	02d202d7 	.word	0x02d202d7
   83ddc:	02d702d7 	.word	0x02d702d7
   83de0:	02d702d7 	.word	0x02d702d7
   83de4:	02d702d7 	.word	0x02d702d7
   83de8:	028f0282 	.word	0x028f0282
   83dec:	008402d7 	.word	0x008402d7
   83df0:	02d70293 	.word	0x02d70293
   83df4:	0196012b 	.word	0x0196012b
   83df8:	01960196 	.word	0x01960196
   83dfc:	01960196 	.word	0x01960196
   83e00:	01960196 	.word	0x01960196
   83e04:	01960196 	.word	0x01960196
   83e08:	02d702d7 	.word	0x02d702d7
   83e0c:	02d702d7 	.word	0x02d702d7
   83e10:	02d702d7 	.word	0x02d702d7
   83e14:	02d702d7 	.word	0x02d702d7
   83e18:	02d702d7 	.word	0x02d702d7
   83e1c:	02d70130 	.word	0x02d70130
   83e20:	02d702d7 	.word	0x02d702d7
   83e24:	02d702d7 	.word	0x02d702d7
   83e28:	02d702d7 	.word	0x02d702d7
   83e2c:	02d702d7 	.word	0x02d702d7
   83e30:	017b02d7 	.word	0x017b02d7
   83e34:	02d702d7 	.word	0x02d702d7
   83e38:	02d702d7 	.word	0x02d702d7
   83e3c:	01a402d7 	.word	0x01a402d7
   83e40:	02d702d7 	.word	0x02d702d7
   83e44:	02d701bf 	.word	0x02d701bf
   83e48:	02d702d7 	.word	0x02d702d7
   83e4c:	02d702d7 	.word	0x02d702d7
   83e50:	02d702d7 	.word	0x02d702d7
   83e54:	02d702d7 	.word	0x02d702d7
   83e58:	01e402d7 	.word	0x01e402d7
   83e5c:	02d701fa 	.word	0x02d701fa
   83e60:	02d702d7 	.word	0x02d702d7
   83e64:	01fa0216 	.word	0x01fa0216
   83e68:	02d702d7 	.word	0x02d702d7
   83e6c:	02d7021b 	.word	0x02d7021b
   83e70:	00890228 	.word	0x00890228
   83e74:	027d0266 	.word	0x027d0266
   83e78:	023a02d7 	.word	0x023a02d7
   83e7c:	011902d7 	.word	0x011902d7
   83e80:	02d702d7 	.word	0x02d702d7
   83e84:	02af      	.short	0x02af
   83e86:	3608      	adds	r6, #8
   83e88:	9809      	ldr	r0, [sp, #36]	; 0x24
   83e8a:	4428      	add	r0, r5
   83e8c:	9009      	str	r0, [sp, #36]	; 0x24
   83e8e:	e786      	b.n	83d9e <_vfiprintf_r+0xb6>
   83e90:	9806      	ldr	r0, [sp, #24]
   83e92:	9902      	ldr	r1, [sp, #8]
   83e94:	f000 fd90 	bl	849b8 <__swsetup_r>
   83e98:	b9b0      	cbnz	r0, 83ec8 <_vfiprintf_r+0x1e0>
   83e9a:	9d02      	ldr	r5, [sp, #8]
   83e9c:	89aa      	ldrh	r2, [r5, #12]
   83e9e:	f002 021a 	and.w	r2, r2, #26
   83ea2:	2a0a      	cmp	r2, #10
   83ea4:	f47f af49 	bne.w	83d3a <_vfiprintf_r+0x52>
   83ea8:	f8dd b008 	ldr.w	fp, [sp, #8]
   83eac:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   83eb0:	2b00      	cmp	r3, #0
   83eb2:	f6ff af42 	blt.w	83d3a <_vfiprintf_r+0x52>
   83eb6:	9806      	ldr	r0, [sp, #24]
   83eb8:	4659      	mov	r1, fp
   83eba:	4642      	mov	r2, r8
   83ebc:	4623      	mov	r3, r4
   83ebe:	f000 fd3d 	bl	8493c <__sbprintf>
   83ec2:	b031      	add	sp, #196	; 0xc4
   83ec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83ec8:	f04f 30ff 	mov.w	r0, #4294967295
   83ecc:	b031      	add	sp, #196	; 0xc4
   83ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83ed2:	f000 fea3 	bl	84c1c <__sinit>
   83ed6:	e714      	b.n	83d02 <_vfiprintf_r+0x1a>
   83ed8:	4240      	negs	r0, r0
   83eda:	9308      	str	r3, [sp, #32]
   83edc:	f04a 0a04 	orr.w	sl, sl, #4
   83ee0:	f898 3000 	ldrb.w	r3, [r8]
   83ee4:	e76d      	b.n	83dc2 <_vfiprintf_r+0xda>
   83ee6:	f01a 0320 	ands.w	r3, sl, #32
   83eea:	9004      	str	r0, [sp, #16]
   83eec:	46ac      	mov	ip, r5
   83eee:	f000 80f4 	beq.w	840da <_vfiprintf_r+0x3f2>
   83ef2:	f8dd b020 	ldr.w	fp, [sp, #32]
   83ef6:	f10b 0307 	add.w	r3, fp, #7
   83efa:	f023 0307 	bic.w	r3, r3, #7
   83efe:	f103 0408 	add.w	r4, r3, #8
   83f02:	9408      	str	r4, [sp, #32]
   83f04:	e9d3 4500 	ldrd	r4, r5, [r3]
   83f08:	2300      	movs	r3, #0
   83f0a:	f04f 0000 	mov.w	r0, #0
   83f0e:	2100      	movs	r1, #0
   83f10:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   83f14:	f8cd c014 	str.w	ip, [sp, #20]
   83f18:	9107      	str	r1, [sp, #28]
   83f1a:	f1bc 0f00 	cmp.w	ip, #0
   83f1e:	bfa8      	it	ge
   83f20:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   83f24:	ea54 0205 	orrs.w	r2, r4, r5
   83f28:	f040 80ad 	bne.w	84086 <_vfiprintf_r+0x39e>
   83f2c:	f1bc 0f00 	cmp.w	ip, #0
   83f30:	f040 80a9 	bne.w	84086 <_vfiprintf_r+0x39e>
   83f34:	2b00      	cmp	r3, #0
   83f36:	f040 83c0 	bne.w	846ba <_vfiprintf_r+0x9d2>
   83f3a:	f01a 0f01 	tst.w	sl, #1
   83f3e:	f000 83bc 	beq.w	846ba <_vfiprintf_r+0x9d2>
   83f42:	2330      	movs	r3, #48	; 0x30
   83f44:	af30      	add	r7, sp, #192	; 0xc0
   83f46:	f807 3d41 	strb.w	r3, [r7, #-65]!
   83f4a:	ebc7 0409 	rsb	r4, r7, r9
   83f4e:	9405      	str	r4, [sp, #20]
   83f50:	f8dd b014 	ldr.w	fp, [sp, #20]
   83f54:	9c07      	ldr	r4, [sp, #28]
   83f56:	45e3      	cmp	fp, ip
   83f58:	bfb8      	it	lt
   83f5a:	46e3      	movlt	fp, ip
   83f5c:	f8cd b00c 	str.w	fp, [sp, #12]
   83f60:	b11c      	cbz	r4, 83f6a <_vfiprintf_r+0x282>
   83f62:	f10b 0b01 	add.w	fp, fp, #1
   83f66:	f8cd b00c 	str.w	fp, [sp, #12]
   83f6a:	f01a 0502 	ands.w	r5, sl, #2
   83f6e:	9507      	str	r5, [sp, #28]
   83f70:	d005      	beq.n	83f7e <_vfiprintf_r+0x296>
   83f72:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83f76:	f10b 0b02 	add.w	fp, fp, #2
   83f7a:	f8cd b00c 	str.w	fp, [sp, #12]
   83f7e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   83f82:	930b      	str	r3, [sp, #44]	; 0x2c
   83f84:	f040 821b 	bne.w	843be <_vfiprintf_r+0x6d6>
   83f88:	9d04      	ldr	r5, [sp, #16]
   83f8a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83f8e:	ebcb 0405 	rsb	r4, fp, r5
   83f92:	2c00      	cmp	r4, #0
   83f94:	f340 8213 	ble.w	843be <_vfiprintf_r+0x6d6>
   83f98:	2c10      	cmp	r4, #16
   83f9a:	f340 8489 	ble.w	848b0 <_vfiprintf_r+0xbc8>
   83f9e:	4dbe      	ldr	r5, [pc, #760]	; (84298 <_vfiprintf_r+0x5b0>)
   83fa0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83fa2:	462b      	mov	r3, r5
   83fa4:	9814      	ldr	r0, [sp, #80]	; 0x50
   83fa6:	4625      	mov	r5, r4
   83fa8:	f04f 0b10 	mov.w	fp, #16
   83fac:	4664      	mov	r4, ip
   83fae:	46b4      	mov	ip, r6
   83fb0:	461e      	mov	r6, r3
   83fb2:	e006      	b.n	83fc2 <_vfiprintf_r+0x2da>
   83fb4:	1c83      	adds	r3, r0, #2
   83fb6:	f10c 0c08 	add.w	ip, ip, #8
   83fba:	4608      	mov	r0, r1
   83fbc:	3d10      	subs	r5, #16
   83fbe:	2d10      	cmp	r5, #16
   83fc0:	dd11      	ble.n	83fe6 <_vfiprintf_r+0x2fe>
   83fc2:	1c41      	adds	r1, r0, #1
   83fc4:	3210      	adds	r2, #16
   83fc6:	2907      	cmp	r1, #7
   83fc8:	9215      	str	r2, [sp, #84]	; 0x54
   83fca:	e88c 0840 	stmia.w	ip, {r6, fp}
   83fce:	9114      	str	r1, [sp, #80]	; 0x50
   83fd0:	ddf0      	ble.n	83fb4 <_vfiprintf_r+0x2cc>
   83fd2:	2a00      	cmp	r2, #0
   83fd4:	f040 81e6 	bne.w	843a4 <_vfiprintf_r+0x6bc>
   83fd8:	3d10      	subs	r5, #16
   83fda:	2d10      	cmp	r5, #16
   83fdc:	f04f 0301 	mov.w	r3, #1
   83fe0:	4610      	mov	r0, r2
   83fe2:	46cc      	mov	ip, r9
   83fe4:	dced      	bgt.n	83fc2 <_vfiprintf_r+0x2da>
   83fe6:	4631      	mov	r1, r6
   83fe8:	4666      	mov	r6, ip
   83fea:	46a4      	mov	ip, r4
   83fec:	462c      	mov	r4, r5
   83fee:	460d      	mov	r5, r1
   83ff0:	4422      	add	r2, r4
   83ff2:	2b07      	cmp	r3, #7
   83ff4:	9215      	str	r2, [sp, #84]	; 0x54
   83ff6:	6035      	str	r5, [r6, #0]
   83ff8:	6074      	str	r4, [r6, #4]
   83ffa:	9314      	str	r3, [sp, #80]	; 0x50
   83ffc:	f300 836d 	bgt.w	846da <_vfiprintf_r+0x9f2>
   84000:	3608      	adds	r6, #8
   84002:	1c59      	adds	r1, r3, #1
   84004:	e1de      	b.n	843c4 <_vfiprintf_r+0x6dc>
   84006:	f01a 0f20 	tst.w	sl, #32
   8400a:	9004      	str	r0, [sp, #16]
   8400c:	46ac      	mov	ip, r5
   8400e:	f000 808d 	beq.w	8412c <_vfiprintf_r+0x444>
   84012:	9d08      	ldr	r5, [sp, #32]
   84014:	1deb      	adds	r3, r5, #7
   84016:	f023 0307 	bic.w	r3, r3, #7
   8401a:	f103 0b08 	add.w	fp, r3, #8
   8401e:	e9d3 4500 	ldrd	r4, r5, [r3]
   84022:	f8cd b020 	str.w	fp, [sp, #32]
   84026:	2301      	movs	r3, #1
   84028:	e76f      	b.n	83f0a <_vfiprintf_r+0x222>
   8402a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   8402e:	f898 3000 	ldrb.w	r3, [r8]
   84032:	e6c6      	b.n	83dc2 <_vfiprintf_r+0xda>
   84034:	f04a 0a10 	orr.w	sl, sl, #16
   84038:	f01a 0f20 	tst.w	sl, #32
   8403c:	9004      	str	r0, [sp, #16]
   8403e:	46ac      	mov	ip, r5
   84040:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84044:	f000 80c8 	beq.w	841d8 <_vfiprintf_r+0x4f0>
   84048:	9c08      	ldr	r4, [sp, #32]
   8404a:	1de1      	adds	r1, r4, #7
   8404c:	f021 0107 	bic.w	r1, r1, #7
   84050:	e9d1 2300 	ldrd	r2, r3, [r1]
   84054:	3108      	adds	r1, #8
   84056:	9108      	str	r1, [sp, #32]
   84058:	4614      	mov	r4, r2
   8405a:	461d      	mov	r5, r3
   8405c:	2a00      	cmp	r2, #0
   8405e:	f173 0b00 	sbcs.w	fp, r3, #0
   84062:	f2c0 83ce 	blt.w	84802 <_vfiprintf_r+0xb1a>
   84066:	f1bc 0f00 	cmp.w	ip, #0
   8406a:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   8406e:	bfa8      	it	ge
   84070:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   84074:	ea54 0205 	orrs.w	r2, r4, r5
   84078:	9007      	str	r0, [sp, #28]
   8407a:	f8cd c014 	str.w	ip, [sp, #20]
   8407e:	f04f 0301 	mov.w	r3, #1
   84082:	f43f af53 	beq.w	83f2c <_vfiprintf_r+0x244>
   84086:	2b01      	cmp	r3, #1
   84088:	f000 8319 	beq.w	846be <_vfiprintf_r+0x9d6>
   8408c:	2b02      	cmp	r3, #2
   8408e:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   84092:	f040 824c 	bne.w	8452e <_vfiprintf_r+0x846>
   84096:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   8409a:	4619      	mov	r1, r3
   8409c:	f004 000f 	and.w	r0, r4, #15
   840a0:	0922      	lsrs	r2, r4, #4
   840a2:	f81b 0000 	ldrb.w	r0, [fp, r0]
   840a6:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   840aa:	092b      	lsrs	r3, r5, #4
   840ac:	7008      	strb	r0, [r1, #0]
   840ae:	ea52 0003 	orrs.w	r0, r2, r3
   840b2:	460f      	mov	r7, r1
   840b4:	4614      	mov	r4, r2
   840b6:	461d      	mov	r5, r3
   840b8:	f101 31ff 	add.w	r1, r1, #4294967295
   840bc:	d1ee      	bne.n	8409c <_vfiprintf_r+0x3b4>
   840be:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   840c2:	ebc7 0309 	rsb	r3, r7, r9
   840c6:	9305      	str	r3, [sp, #20]
   840c8:	e742      	b.n	83f50 <_vfiprintf_r+0x268>
   840ca:	f04a 0a10 	orr.w	sl, sl, #16
   840ce:	f01a 0320 	ands.w	r3, sl, #32
   840d2:	9004      	str	r0, [sp, #16]
   840d4:	46ac      	mov	ip, r5
   840d6:	f47f af0c 	bne.w	83ef2 <_vfiprintf_r+0x20a>
   840da:	f01a 0210 	ands.w	r2, sl, #16
   840de:	f040 8311 	bne.w	84704 <_vfiprintf_r+0xa1c>
   840e2:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   840e6:	f000 830d 	beq.w	84704 <_vfiprintf_r+0xa1c>
   840ea:	f8dd b020 	ldr.w	fp, [sp, #32]
   840ee:	4613      	mov	r3, r2
   840f0:	f8bb 4000 	ldrh.w	r4, [fp]
   840f4:	f10b 0b04 	add.w	fp, fp, #4
   840f8:	2500      	movs	r5, #0
   840fa:	f8cd b020 	str.w	fp, [sp, #32]
   840fe:	e704      	b.n	83f0a <_vfiprintf_r+0x222>
   84100:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84104:	2000      	movs	r0, #0
   84106:	f818 3b01 	ldrb.w	r3, [r8], #1
   8410a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8410e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   84112:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84116:	2a09      	cmp	r2, #9
   84118:	d9f5      	bls.n	84106 <_vfiprintf_r+0x41e>
   8411a:	e654      	b.n	83dc6 <_vfiprintf_r+0xde>
   8411c:	f04a 0a10 	orr.w	sl, sl, #16
   84120:	f01a 0f20 	tst.w	sl, #32
   84124:	9004      	str	r0, [sp, #16]
   84126:	46ac      	mov	ip, r5
   84128:	f47f af73 	bne.w	84012 <_vfiprintf_r+0x32a>
   8412c:	f01a 0f10 	tst.w	sl, #16
   84130:	f040 82ef 	bne.w	84712 <_vfiprintf_r+0xa2a>
   84134:	f01a 0f40 	tst.w	sl, #64	; 0x40
   84138:	f000 82eb 	beq.w	84712 <_vfiprintf_r+0xa2a>
   8413c:	f8dd b020 	ldr.w	fp, [sp, #32]
   84140:	2500      	movs	r5, #0
   84142:	f8bb 4000 	ldrh.w	r4, [fp]
   84146:	f10b 0b04 	add.w	fp, fp, #4
   8414a:	2301      	movs	r3, #1
   8414c:	f8cd b020 	str.w	fp, [sp, #32]
   84150:	e6db      	b.n	83f0a <_vfiprintf_r+0x222>
   84152:	46ac      	mov	ip, r5
   84154:	4d51      	ldr	r5, [pc, #324]	; (8429c <_vfiprintf_r+0x5b4>)
   84156:	f01a 0f20 	tst.w	sl, #32
   8415a:	9004      	str	r0, [sp, #16]
   8415c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84160:	950a      	str	r5, [sp, #40]	; 0x28
   84162:	f000 80f0 	beq.w	84346 <_vfiprintf_r+0x65e>
   84166:	9d08      	ldr	r5, [sp, #32]
   84168:	1dea      	adds	r2, r5, #7
   8416a:	f022 0207 	bic.w	r2, r2, #7
   8416e:	f102 0b08 	add.w	fp, r2, #8
   84172:	f8cd b020 	str.w	fp, [sp, #32]
   84176:	e9d2 4500 	ldrd	r4, r5, [r2]
   8417a:	f01a 0f01 	tst.w	sl, #1
   8417e:	f000 82aa 	beq.w	846d6 <_vfiprintf_r+0x9ee>
   84182:	ea54 0b05 	orrs.w	fp, r4, r5
   84186:	f000 82a6 	beq.w	846d6 <_vfiprintf_r+0x9ee>
   8418a:	2230      	movs	r2, #48	; 0x30
   8418c:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   84190:	f04a 0a02 	orr.w	sl, sl, #2
   84194:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   84198:	2302      	movs	r3, #2
   8419a:	e6b6      	b.n	83f0a <_vfiprintf_r+0x222>
   8419c:	9b08      	ldr	r3, [sp, #32]
   8419e:	f8dd b020 	ldr.w	fp, [sp, #32]
   841a2:	681b      	ldr	r3, [r3, #0]
   841a4:	2401      	movs	r4, #1
   841a6:	f04f 0500 	mov.w	r5, #0
   841aa:	f10b 0b04 	add.w	fp, fp, #4
   841ae:	9004      	str	r0, [sp, #16]
   841b0:	9403      	str	r4, [sp, #12]
   841b2:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   841b6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   841ba:	f8cd b020 	str.w	fp, [sp, #32]
   841be:	9405      	str	r4, [sp, #20]
   841c0:	af16      	add	r7, sp, #88	; 0x58
   841c2:	f04f 0c00 	mov.w	ip, #0
   841c6:	e6d0      	b.n	83f6a <_vfiprintf_r+0x282>
   841c8:	f01a 0f20 	tst.w	sl, #32
   841cc:	9004      	str	r0, [sp, #16]
   841ce:	46ac      	mov	ip, r5
   841d0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   841d4:	f47f af38 	bne.w	84048 <_vfiprintf_r+0x360>
   841d8:	f01a 0f10 	tst.w	sl, #16
   841dc:	f040 82a7 	bne.w	8472e <_vfiprintf_r+0xa46>
   841e0:	f01a 0f40 	tst.w	sl, #64	; 0x40
   841e4:	f000 82a3 	beq.w	8472e <_vfiprintf_r+0xa46>
   841e8:	f8dd b020 	ldr.w	fp, [sp, #32]
   841ec:	f9bb 4000 	ldrsh.w	r4, [fp]
   841f0:	f10b 0b04 	add.w	fp, fp, #4
   841f4:	17e5      	asrs	r5, r4, #31
   841f6:	4622      	mov	r2, r4
   841f8:	462b      	mov	r3, r5
   841fa:	f8cd b020 	str.w	fp, [sp, #32]
   841fe:	e72d      	b.n	8405c <_vfiprintf_r+0x374>
   84200:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   84204:	f898 3000 	ldrb.w	r3, [r8]
   84208:	e5db      	b.n	83dc2 <_vfiprintf_r+0xda>
   8420a:	f898 3000 	ldrb.w	r3, [r8]
   8420e:	4642      	mov	r2, r8
   84210:	2b6c      	cmp	r3, #108	; 0x6c
   84212:	bf03      	ittte	eq
   84214:	f108 0801 	addeq.w	r8, r8, #1
   84218:	f04a 0a20 	orreq.w	sl, sl, #32
   8421c:	7853      	ldrbeq	r3, [r2, #1]
   8421e:	f04a 0a10 	orrne.w	sl, sl, #16
   84222:	e5ce      	b.n	83dc2 <_vfiprintf_r+0xda>
   84224:	f01a 0f20 	tst.w	sl, #32
   84228:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8422c:	f000 82f7 	beq.w	8481e <_vfiprintf_r+0xb36>
   84230:	9c08      	ldr	r4, [sp, #32]
   84232:	6821      	ldr	r1, [r4, #0]
   84234:	9c09      	ldr	r4, [sp, #36]	; 0x24
   84236:	17e5      	asrs	r5, r4, #31
   84238:	462b      	mov	r3, r5
   8423a:	9d08      	ldr	r5, [sp, #32]
   8423c:	4622      	mov	r2, r4
   8423e:	3504      	adds	r5, #4
   84240:	9508      	str	r5, [sp, #32]
   84242:	e9c1 2300 	strd	r2, r3, [r1]
   84246:	e582      	b.n	83d4e <_vfiprintf_r+0x66>
   84248:	9c08      	ldr	r4, [sp, #32]
   8424a:	46ac      	mov	ip, r5
   8424c:	6827      	ldr	r7, [r4, #0]
   8424e:	f04f 0500 	mov.w	r5, #0
   84252:	9004      	str	r0, [sp, #16]
   84254:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   84258:	3404      	adds	r4, #4
   8425a:	2f00      	cmp	r7, #0
   8425c:	f000 8332 	beq.w	848c4 <_vfiprintf_r+0xbdc>
   84260:	f1bc 0f00 	cmp.w	ip, #0
   84264:	4638      	mov	r0, r7
   84266:	f2c0 8307 	blt.w	84878 <_vfiprintf_r+0xb90>
   8426a:	4662      	mov	r2, ip
   8426c:	2100      	movs	r1, #0
   8426e:	f8cd c004 	str.w	ip, [sp, #4]
   84272:	f001 fbb1 	bl	859d8 <memchr>
   84276:	f8dd c004 	ldr.w	ip, [sp, #4]
   8427a:	2800      	cmp	r0, #0
   8427c:	f000 833a 	beq.w	848f4 <_vfiprintf_r+0xc0c>
   84280:	1bc0      	subs	r0, r0, r7
   84282:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   84286:	4560      	cmp	r0, ip
   84288:	bfa8      	it	ge
   8428a:	4660      	movge	r0, ip
   8428c:	9005      	str	r0, [sp, #20]
   8428e:	9408      	str	r4, [sp, #32]
   84290:	9507      	str	r5, [sp, #28]
   84292:	f04f 0c00 	mov.w	ip, #0
   84296:	e65b      	b.n	83f50 <_vfiprintf_r+0x268>
   84298:	00086bbc 	.word	0x00086bbc
   8429c:	00086b7c 	.word	0x00086b7c
   842a0:	9b08      	ldr	r3, [sp, #32]
   842a2:	f8dd b020 	ldr.w	fp, [sp, #32]
   842a6:	9004      	str	r0, [sp, #16]
   842a8:	48b2      	ldr	r0, [pc, #712]	; (84574 <_vfiprintf_r+0x88c>)
   842aa:	681c      	ldr	r4, [r3, #0]
   842ac:	2230      	movs	r2, #48	; 0x30
   842ae:	2378      	movs	r3, #120	; 0x78
   842b0:	f10b 0b04 	add.w	fp, fp, #4
   842b4:	46ac      	mov	ip, r5
   842b6:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   842ba:	f04a 0a02 	orr.w	sl, sl, #2
   842be:	f8cd b020 	str.w	fp, [sp, #32]
   842c2:	2500      	movs	r5, #0
   842c4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   842c8:	900a      	str	r0, [sp, #40]	; 0x28
   842ca:	2302      	movs	r3, #2
   842cc:	e61d      	b.n	83f0a <_vfiprintf_r+0x222>
   842ce:	f04a 0a20 	orr.w	sl, sl, #32
   842d2:	f898 3000 	ldrb.w	r3, [r8]
   842d6:	e574      	b.n	83dc2 <_vfiprintf_r+0xda>
   842d8:	f8dd b020 	ldr.w	fp, [sp, #32]
   842dc:	f8db 0000 	ldr.w	r0, [fp]
   842e0:	f10b 0304 	add.w	r3, fp, #4
   842e4:	2800      	cmp	r0, #0
   842e6:	f6ff adf7 	blt.w	83ed8 <_vfiprintf_r+0x1f0>
   842ea:	9308      	str	r3, [sp, #32]
   842ec:	f898 3000 	ldrb.w	r3, [r8]
   842f0:	e567      	b.n	83dc2 <_vfiprintf_r+0xda>
   842f2:	f898 3000 	ldrb.w	r3, [r8]
   842f6:	212b      	movs	r1, #43	; 0x2b
   842f8:	e563      	b.n	83dc2 <_vfiprintf_r+0xda>
   842fa:	f898 3000 	ldrb.w	r3, [r8]
   842fe:	f108 0401 	add.w	r4, r8, #1
   84302:	2b2a      	cmp	r3, #42	; 0x2a
   84304:	f000 8305 	beq.w	84912 <_vfiprintf_r+0xc2a>
   84308:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8430c:	2a09      	cmp	r2, #9
   8430e:	bf98      	it	ls
   84310:	2500      	movls	r5, #0
   84312:	f200 82fa 	bhi.w	8490a <_vfiprintf_r+0xc22>
   84316:	f814 3b01 	ldrb.w	r3, [r4], #1
   8431a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8431e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   84322:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84326:	2a09      	cmp	r2, #9
   84328:	d9f5      	bls.n	84316 <_vfiprintf_r+0x62e>
   8432a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   8432e:	46a0      	mov	r8, r4
   84330:	e549      	b.n	83dc6 <_vfiprintf_r+0xde>
   84332:	4c90      	ldr	r4, [pc, #576]	; (84574 <_vfiprintf_r+0x88c>)
   84334:	f01a 0f20 	tst.w	sl, #32
   84338:	9004      	str	r0, [sp, #16]
   8433a:	46ac      	mov	ip, r5
   8433c:	940a      	str	r4, [sp, #40]	; 0x28
   8433e:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84342:	f47f af10 	bne.w	84166 <_vfiprintf_r+0x47e>
   84346:	f01a 0f10 	tst.w	sl, #16
   8434a:	f040 81ea 	bne.w	84722 <_vfiprintf_r+0xa3a>
   8434e:	f01a 0f40 	tst.w	sl, #64	; 0x40
   84352:	f000 81e6 	beq.w	84722 <_vfiprintf_r+0xa3a>
   84356:	f8dd b020 	ldr.w	fp, [sp, #32]
   8435a:	2500      	movs	r5, #0
   8435c:	f8bb 4000 	ldrh.w	r4, [fp]
   84360:	f10b 0b04 	add.w	fp, fp, #4
   84364:	f8cd b020 	str.w	fp, [sp, #32]
   84368:	e707      	b.n	8417a <_vfiprintf_r+0x492>
   8436a:	f898 3000 	ldrb.w	r3, [r8]
   8436e:	2900      	cmp	r1, #0
   84370:	f47f ad27 	bne.w	83dc2 <_vfiprintf_r+0xda>
   84374:	2120      	movs	r1, #32
   84376:	e524      	b.n	83dc2 <_vfiprintf_r+0xda>
   84378:	f04a 0a01 	orr.w	sl, sl, #1
   8437c:	f898 3000 	ldrb.w	r3, [r8]
   84380:	e51f      	b.n	83dc2 <_vfiprintf_r+0xda>
   84382:	9004      	str	r0, [sp, #16]
   84384:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84388:	2b00      	cmp	r3, #0
   8438a:	f000 80f9 	beq.w	84580 <_vfiprintf_r+0x898>
   8438e:	2501      	movs	r5, #1
   84390:	f04f 0b00 	mov.w	fp, #0
   84394:	9503      	str	r5, [sp, #12]
   84396:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8439a:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   8439e:	9505      	str	r5, [sp, #20]
   843a0:	af16      	add	r7, sp, #88	; 0x58
   843a2:	e70e      	b.n	841c2 <_vfiprintf_r+0x4da>
   843a4:	9806      	ldr	r0, [sp, #24]
   843a6:	9902      	ldr	r1, [sp, #8]
   843a8:	aa13      	add	r2, sp, #76	; 0x4c
   843aa:	f7ff fc61 	bl	83c70 <__sprint_r.part.0>
   843ae:	2800      	cmp	r0, #0
   843b0:	f040 80ed 	bne.w	8458e <_vfiprintf_r+0x8a6>
   843b4:	9814      	ldr	r0, [sp, #80]	; 0x50
   843b6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   843b8:	1c43      	adds	r3, r0, #1
   843ba:	46cc      	mov	ip, r9
   843bc:	e5fe      	b.n	83fbc <_vfiprintf_r+0x2d4>
   843be:	9b14      	ldr	r3, [sp, #80]	; 0x50
   843c0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   843c2:	1c59      	adds	r1, r3, #1
   843c4:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   843c8:	b168      	cbz	r0, 843e6 <_vfiprintf_r+0x6fe>
   843ca:	3201      	adds	r2, #1
   843cc:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   843d0:	2301      	movs	r3, #1
   843d2:	2907      	cmp	r1, #7
   843d4:	9215      	str	r2, [sp, #84]	; 0x54
   843d6:	9114      	str	r1, [sp, #80]	; 0x50
   843d8:	e886 0009 	stmia.w	r6, {r0, r3}
   843dc:	f300 8160 	bgt.w	846a0 <_vfiprintf_r+0x9b8>
   843e0:	460b      	mov	r3, r1
   843e2:	3608      	adds	r6, #8
   843e4:	3101      	adds	r1, #1
   843e6:	9c07      	ldr	r4, [sp, #28]
   843e8:	b164      	cbz	r4, 84404 <_vfiprintf_r+0x71c>
   843ea:	3202      	adds	r2, #2
   843ec:	a812      	add	r0, sp, #72	; 0x48
   843ee:	2302      	movs	r3, #2
   843f0:	2907      	cmp	r1, #7
   843f2:	9215      	str	r2, [sp, #84]	; 0x54
   843f4:	9114      	str	r1, [sp, #80]	; 0x50
   843f6:	e886 0009 	stmia.w	r6, {r0, r3}
   843fa:	f300 8157 	bgt.w	846ac <_vfiprintf_r+0x9c4>
   843fe:	460b      	mov	r3, r1
   84400:	3608      	adds	r6, #8
   84402:	3101      	adds	r1, #1
   84404:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   84406:	2d80      	cmp	r5, #128	; 0x80
   84408:	f000 8101 	beq.w	8460e <_vfiprintf_r+0x926>
   8440c:	9d05      	ldr	r5, [sp, #20]
   8440e:	ebc5 040c 	rsb	r4, r5, ip
   84412:	2c00      	cmp	r4, #0
   84414:	dd2f      	ble.n	84476 <_vfiprintf_r+0x78e>
   84416:	2c10      	cmp	r4, #16
   84418:	4d57      	ldr	r5, [pc, #348]	; (84578 <_vfiprintf_r+0x890>)
   8441a:	dd22      	ble.n	84462 <_vfiprintf_r+0x77a>
   8441c:	4630      	mov	r0, r6
   8441e:	f04f 0b10 	mov.w	fp, #16
   84422:	462e      	mov	r6, r5
   84424:	4625      	mov	r5, r4
   84426:	9c06      	ldr	r4, [sp, #24]
   84428:	e006      	b.n	84438 <_vfiprintf_r+0x750>
   8442a:	f103 0c02 	add.w	ip, r3, #2
   8442e:	3008      	adds	r0, #8
   84430:	460b      	mov	r3, r1
   84432:	3d10      	subs	r5, #16
   84434:	2d10      	cmp	r5, #16
   84436:	dd10      	ble.n	8445a <_vfiprintf_r+0x772>
   84438:	1c59      	adds	r1, r3, #1
   8443a:	3210      	adds	r2, #16
   8443c:	2907      	cmp	r1, #7
   8443e:	9215      	str	r2, [sp, #84]	; 0x54
   84440:	e880 0840 	stmia.w	r0, {r6, fp}
   84444:	9114      	str	r1, [sp, #80]	; 0x50
   84446:	ddf0      	ble.n	8442a <_vfiprintf_r+0x742>
   84448:	2a00      	cmp	r2, #0
   8444a:	d163      	bne.n	84514 <_vfiprintf_r+0x82c>
   8444c:	3d10      	subs	r5, #16
   8444e:	2d10      	cmp	r5, #16
   84450:	f04f 0c01 	mov.w	ip, #1
   84454:	4613      	mov	r3, r2
   84456:	4648      	mov	r0, r9
   84458:	dcee      	bgt.n	84438 <_vfiprintf_r+0x750>
   8445a:	462c      	mov	r4, r5
   8445c:	4661      	mov	r1, ip
   8445e:	4635      	mov	r5, r6
   84460:	4606      	mov	r6, r0
   84462:	4422      	add	r2, r4
   84464:	2907      	cmp	r1, #7
   84466:	9215      	str	r2, [sp, #84]	; 0x54
   84468:	6035      	str	r5, [r6, #0]
   8446a:	6074      	str	r4, [r6, #4]
   8446c:	9114      	str	r1, [sp, #80]	; 0x50
   8446e:	f300 80c1 	bgt.w	845f4 <_vfiprintf_r+0x90c>
   84472:	3608      	adds	r6, #8
   84474:	3101      	adds	r1, #1
   84476:	9d05      	ldr	r5, [sp, #20]
   84478:	2907      	cmp	r1, #7
   8447a:	442a      	add	r2, r5
   8447c:	9215      	str	r2, [sp, #84]	; 0x54
   8447e:	6037      	str	r7, [r6, #0]
   84480:	6075      	str	r5, [r6, #4]
   84482:	9114      	str	r1, [sp, #80]	; 0x50
   84484:	f340 80c1 	ble.w	8460a <_vfiprintf_r+0x922>
   84488:	2a00      	cmp	r2, #0
   8448a:	f040 8130 	bne.w	846ee <_vfiprintf_r+0xa06>
   8448e:	9214      	str	r2, [sp, #80]	; 0x50
   84490:	464e      	mov	r6, r9
   84492:	f01a 0f04 	tst.w	sl, #4
   84496:	f000 808b 	beq.w	845b0 <_vfiprintf_r+0x8c8>
   8449a:	9d04      	ldr	r5, [sp, #16]
   8449c:	f8dd b00c 	ldr.w	fp, [sp, #12]
   844a0:	ebcb 0405 	rsb	r4, fp, r5
   844a4:	2c00      	cmp	r4, #0
   844a6:	f340 8083 	ble.w	845b0 <_vfiprintf_r+0x8c8>
   844aa:	2c10      	cmp	r4, #16
   844ac:	f340 821e 	ble.w	848ec <_vfiprintf_r+0xc04>
   844b0:	9914      	ldr	r1, [sp, #80]	; 0x50
   844b2:	4d32      	ldr	r5, [pc, #200]	; (8457c <_vfiprintf_r+0x894>)
   844b4:	2710      	movs	r7, #16
   844b6:	f8dd a018 	ldr.w	sl, [sp, #24]
   844ba:	f8dd b008 	ldr.w	fp, [sp, #8]
   844be:	e005      	b.n	844cc <_vfiprintf_r+0x7e4>
   844c0:	1c88      	adds	r0, r1, #2
   844c2:	3608      	adds	r6, #8
   844c4:	4619      	mov	r1, r3
   844c6:	3c10      	subs	r4, #16
   844c8:	2c10      	cmp	r4, #16
   844ca:	dd10      	ble.n	844ee <_vfiprintf_r+0x806>
   844cc:	1c4b      	adds	r3, r1, #1
   844ce:	3210      	adds	r2, #16
   844d0:	2b07      	cmp	r3, #7
   844d2:	9215      	str	r2, [sp, #84]	; 0x54
   844d4:	e886 00a0 	stmia.w	r6, {r5, r7}
   844d8:	9314      	str	r3, [sp, #80]	; 0x50
   844da:	ddf1      	ble.n	844c0 <_vfiprintf_r+0x7d8>
   844dc:	2a00      	cmp	r2, #0
   844de:	d17d      	bne.n	845dc <_vfiprintf_r+0x8f4>
   844e0:	3c10      	subs	r4, #16
   844e2:	2c10      	cmp	r4, #16
   844e4:	f04f 0001 	mov.w	r0, #1
   844e8:	4611      	mov	r1, r2
   844ea:	464e      	mov	r6, r9
   844ec:	dcee      	bgt.n	844cc <_vfiprintf_r+0x7e4>
   844ee:	4422      	add	r2, r4
   844f0:	2807      	cmp	r0, #7
   844f2:	9215      	str	r2, [sp, #84]	; 0x54
   844f4:	6035      	str	r5, [r6, #0]
   844f6:	6074      	str	r4, [r6, #4]
   844f8:	9014      	str	r0, [sp, #80]	; 0x50
   844fa:	dd59      	ble.n	845b0 <_vfiprintf_r+0x8c8>
   844fc:	2a00      	cmp	r2, #0
   844fe:	d14f      	bne.n	845a0 <_vfiprintf_r+0x8b8>
   84500:	9c09      	ldr	r4, [sp, #36]	; 0x24
   84502:	f8dd b00c 	ldr.w	fp, [sp, #12]
   84506:	9d04      	ldr	r5, [sp, #16]
   84508:	45ab      	cmp	fp, r5
   8450a:	bfac      	ite	ge
   8450c:	445c      	addge	r4, fp
   8450e:	1964      	addlt	r4, r4, r5
   84510:	9409      	str	r4, [sp, #36]	; 0x24
   84512:	e05e      	b.n	845d2 <_vfiprintf_r+0x8ea>
   84514:	4620      	mov	r0, r4
   84516:	9902      	ldr	r1, [sp, #8]
   84518:	aa13      	add	r2, sp, #76	; 0x4c
   8451a:	f7ff fba9 	bl	83c70 <__sprint_r.part.0>
   8451e:	2800      	cmp	r0, #0
   84520:	d135      	bne.n	8458e <_vfiprintf_r+0x8a6>
   84522:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84524:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84526:	f103 0c01 	add.w	ip, r3, #1
   8452a:	4648      	mov	r0, r9
   8452c:	e781      	b.n	84432 <_vfiprintf_r+0x74a>
   8452e:	08e0      	lsrs	r0, r4, #3
   84530:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   84534:	f004 0207 	and.w	r2, r4, #7
   84538:	08e9      	lsrs	r1, r5, #3
   8453a:	3230      	adds	r2, #48	; 0x30
   8453c:	ea50 0b01 	orrs.w	fp, r0, r1
   84540:	461f      	mov	r7, r3
   84542:	701a      	strb	r2, [r3, #0]
   84544:	4604      	mov	r4, r0
   84546:	460d      	mov	r5, r1
   84548:	f103 33ff 	add.w	r3, r3, #4294967295
   8454c:	d1ef      	bne.n	8452e <_vfiprintf_r+0x846>
   8454e:	f01a 0f01 	tst.w	sl, #1
   84552:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   84556:	4639      	mov	r1, r7
   84558:	f000 80b9 	beq.w	846ce <_vfiprintf_r+0x9e6>
   8455c:	2a30      	cmp	r2, #48	; 0x30
   8455e:	f43f acf4 	beq.w	83f4a <_vfiprintf_r+0x262>
   84562:	461f      	mov	r7, r3
   84564:	ebc7 0509 	rsb	r5, r7, r9
   84568:	2330      	movs	r3, #48	; 0x30
   8456a:	9505      	str	r5, [sp, #20]
   8456c:	f801 3c01 	strb.w	r3, [r1, #-1]
   84570:	e4ee      	b.n	83f50 <_vfiprintf_r+0x268>
   84572:	bf00      	nop
   84574:	00086b90 	.word	0x00086b90
   84578:	00086bac 	.word	0x00086bac
   8457c:	00086bbc 	.word	0x00086bbc
   84580:	9b15      	ldr	r3, [sp, #84]	; 0x54
   84582:	b123      	cbz	r3, 8458e <_vfiprintf_r+0x8a6>
   84584:	9806      	ldr	r0, [sp, #24]
   84586:	9902      	ldr	r1, [sp, #8]
   84588:	aa13      	add	r2, sp, #76	; 0x4c
   8458a:	f7ff fb71 	bl	83c70 <__sprint_r.part.0>
   8458e:	9c02      	ldr	r4, [sp, #8]
   84590:	89a3      	ldrh	r3, [r4, #12]
   84592:	065b      	lsls	r3, r3, #25
   84594:	f53f ac98 	bmi.w	83ec8 <_vfiprintf_r+0x1e0>
   84598:	9809      	ldr	r0, [sp, #36]	; 0x24
   8459a:	b031      	add	sp, #196	; 0xc4
   8459c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   845a0:	9806      	ldr	r0, [sp, #24]
   845a2:	9902      	ldr	r1, [sp, #8]
   845a4:	aa13      	add	r2, sp, #76	; 0x4c
   845a6:	f7ff fb63 	bl	83c70 <__sprint_r.part.0>
   845aa:	2800      	cmp	r0, #0
   845ac:	d1ef      	bne.n	8458e <_vfiprintf_r+0x8a6>
   845ae:	9a15      	ldr	r2, [sp, #84]	; 0x54
   845b0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   845b2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   845b6:	9d04      	ldr	r5, [sp, #16]
   845b8:	45ab      	cmp	fp, r5
   845ba:	bfac      	ite	ge
   845bc:	445c      	addge	r4, fp
   845be:	1964      	addlt	r4, r4, r5
   845c0:	9409      	str	r4, [sp, #36]	; 0x24
   845c2:	b132      	cbz	r2, 845d2 <_vfiprintf_r+0x8ea>
   845c4:	9806      	ldr	r0, [sp, #24]
   845c6:	9902      	ldr	r1, [sp, #8]
   845c8:	aa13      	add	r2, sp, #76	; 0x4c
   845ca:	f7ff fb51 	bl	83c70 <__sprint_r.part.0>
   845ce:	2800      	cmp	r0, #0
   845d0:	d1dd      	bne.n	8458e <_vfiprintf_r+0x8a6>
   845d2:	2000      	movs	r0, #0
   845d4:	9014      	str	r0, [sp, #80]	; 0x50
   845d6:	464e      	mov	r6, r9
   845d8:	f7ff bbb9 	b.w	83d4e <_vfiprintf_r+0x66>
   845dc:	4650      	mov	r0, sl
   845de:	4659      	mov	r1, fp
   845e0:	aa13      	add	r2, sp, #76	; 0x4c
   845e2:	f7ff fb45 	bl	83c70 <__sprint_r.part.0>
   845e6:	2800      	cmp	r0, #0
   845e8:	d1d1      	bne.n	8458e <_vfiprintf_r+0x8a6>
   845ea:	9914      	ldr	r1, [sp, #80]	; 0x50
   845ec:	9a15      	ldr	r2, [sp, #84]	; 0x54
   845ee:	1c48      	adds	r0, r1, #1
   845f0:	464e      	mov	r6, r9
   845f2:	e768      	b.n	844c6 <_vfiprintf_r+0x7de>
   845f4:	2a00      	cmp	r2, #0
   845f6:	f040 80f7 	bne.w	847e8 <_vfiprintf_r+0xb00>
   845fa:	9c05      	ldr	r4, [sp, #20]
   845fc:	2301      	movs	r3, #1
   845fe:	9720      	str	r7, [sp, #128]	; 0x80
   84600:	9421      	str	r4, [sp, #132]	; 0x84
   84602:	9415      	str	r4, [sp, #84]	; 0x54
   84604:	4622      	mov	r2, r4
   84606:	9314      	str	r3, [sp, #80]	; 0x50
   84608:	464e      	mov	r6, r9
   8460a:	3608      	adds	r6, #8
   8460c:	e741      	b.n	84492 <_vfiprintf_r+0x7aa>
   8460e:	9d04      	ldr	r5, [sp, #16]
   84610:	f8dd b00c 	ldr.w	fp, [sp, #12]
   84614:	ebcb 0405 	rsb	r4, fp, r5
   84618:	2c00      	cmp	r4, #0
   8461a:	f77f aef7 	ble.w	8440c <_vfiprintf_r+0x724>
   8461e:	2c10      	cmp	r4, #16
   84620:	4da6      	ldr	r5, [pc, #664]	; (848bc <_vfiprintf_r+0xbd4>)
   84622:	f340 8170 	ble.w	84906 <_vfiprintf_r+0xc1e>
   84626:	4629      	mov	r1, r5
   84628:	f04f 0b10 	mov.w	fp, #16
   8462c:	4625      	mov	r5, r4
   8462e:	4664      	mov	r4, ip
   84630:	46b4      	mov	ip, r6
   84632:	460e      	mov	r6, r1
   84634:	e006      	b.n	84644 <_vfiprintf_r+0x95c>
   84636:	1c98      	adds	r0, r3, #2
   84638:	f10c 0c08 	add.w	ip, ip, #8
   8463c:	460b      	mov	r3, r1
   8463e:	3d10      	subs	r5, #16
   84640:	2d10      	cmp	r5, #16
   84642:	dd0f      	ble.n	84664 <_vfiprintf_r+0x97c>
   84644:	1c59      	adds	r1, r3, #1
   84646:	3210      	adds	r2, #16
   84648:	2907      	cmp	r1, #7
   8464a:	9215      	str	r2, [sp, #84]	; 0x54
   8464c:	e88c 0840 	stmia.w	ip, {r6, fp}
   84650:	9114      	str	r1, [sp, #80]	; 0x50
   84652:	ddf0      	ble.n	84636 <_vfiprintf_r+0x94e>
   84654:	b9ba      	cbnz	r2, 84686 <_vfiprintf_r+0x99e>
   84656:	3d10      	subs	r5, #16
   84658:	2d10      	cmp	r5, #16
   8465a:	f04f 0001 	mov.w	r0, #1
   8465e:	4613      	mov	r3, r2
   84660:	46cc      	mov	ip, r9
   84662:	dcef      	bgt.n	84644 <_vfiprintf_r+0x95c>
   84664:	4633      	mov	r3, r6
   84666:	4666      	mov	r6, ip
   84668:	46a4      	mov	ip, r4
   8466a:	462c      	mov	r4, r5
   8466c:	461d      	mov	r5, r3
   8466e:	4422      	add	r2, r4
   84670:	2807      	cmp	r0, #7
   84672:	9215      	str	r2, [sp, #84]	; 0x54
   84674:	6035      	str	r5, [r6, #0]
   84676:	6074      	str	r4, [r6, #4]
   84678:	9014      	str	r0, [sp, #80]	; 0x50
   8467a:	f300 80af 	bgt.w	847dc <_vfiprintf_r+0xaf4>
   8467e:	3608      	adds	r6, #8
   84680:	1c41      	adds	r1, r0, #1
   84682:	4603      	mov	r3, r0
   84684:	e6c2      	b.n	8440c <_vfiprintf_r+0x724>
   84686:	9806      	ldr	r0, [sp, #24]
   84688:	9902      	ldr	r1, [sp, #8]
   8468a:	aa13      	add	r2, sp, #76	; 0x4c
   8468c:	f7ff faf0 	bl	83c70 <__sprint_r.part.0>
   84690:	2800      	cmp	r0, #0
   84692:	f47f af7c 	bne.w	8458e <_vfiprintf_r+0x8a6>
   84696:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84698:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8469a:	1c58      	adds	r0, r3, #1
   8469c:	46cc      	mov	ip, r9
   8469e:	e7ce      	b.n	8463e <_vfiprintf_r+0x956>
   846a0:	2a00      	cmp	r2, #0
   846a2:	d179      	bne.n	84798 <_vfiprintf_r+0xab0>
   846a4:	4619      	mov	r1, r3
   846a6:	464e      	mov	r6, r9
   846a8:	4613      	mov	r3, r2
   846aa:	e69c      	b.n	843e6 <_vfiprintf_r+0x6fe>
   846ac:	2a00      	cmp	r2, #0
   846ae:	f040 8084 	bne.w	847ba <_vfiprintf_r+0xad2>
   846b2:	2101      	movs	r1, #1
   846b4:	4613      	mov	r3, r2
   846b6:	464e      	mov	r6, r9
   846b8:	e6a4      	b.n	84404 <_vfiprintf_r+0x71c>
   846ba:	464f      	mov	r7, r9
   846bc:	e448      	b.n	83f50 <_vfiprintf_r+0x268>
   846be:	2d00      	cmp	r5, #0
   846c0:	bf08      	it	eq
   846c2:	2c0a      	cmpeq	r4, #10
   846c4:	d246      	bcs.n	84754 <_vfiprintf_r+0xa6c>
   846c6:	3430      	adds	r4, #48	; 0x30
   846c8:	af30      	add	r7, sp, #192	; 0xc0
   846ca:	f807 4d41 	strb.w	r4, [r7, #-65]!
   846ce:	ebc7 0309 	rsb	r3, r7, r9
   846d2:	9305      	str	r3, [sp, #20]
   846d4:	e43c      	b.n	83f50 <_vfiprintf_r+0x268>
   846d6:	2302      	movs	r3, #2
   846d8:	e417      	b.n	83f0a <_vfiprintf_r+0x222>
   846da:	2a00      	cmp	r2, #0
   846dc:	f040 80af 	bne.w	8483e <_vfiprintf_r+0xb56>
   846e0:	4613      	mov	r3, r2
   846e2:	2101      	movs	r1, #1
   846e4:	464e      	mov	r6, r9
   846e6:	e66d      	b.n	843c4 <_vfiprintf_r+0x6dc>
   846e8:	4644      	mov	r4, r8
   846ea:	f7ff bb58 	b.w	83d9e <_vfiprintf_r+0xb6>
   846ee:	9806      	ldr	r0, [sp, #24]
   846f0:	9902      	ldr	r1, [sp, #8]
   846f2:	aa13      	add	r2, sp, #76	; 0x4c
   846f4:	f7ff fabc 	bl	83c70 <__sprint_r.part.0>
   846f8:	2800      	cmp	r0, #0
   846fa:	f47f af48 	bne.w	8458e <_vfiprintf_r+0x8a6>
   846fe:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84700:	464e      	mov	r6, r9
   84702:	e6c6      	b.n	84492 <_vfiprintf_r+0x7aa>
   84704:	9d08      	ldr	r5, [sp, #32]
   84706:	682c      	ldr	r4, [r5, #0]
   84708:	3504      	adds	r5, #4
   8470a:	9508      	str	r5, [sp, #32]
   8470c:	2500      	movs	r5, #0
   8470e:	f7ff bbfc 	b.w	83f0a <_vfiprintf_r+0x222>
   84712:	9d08      	ldr	r5, [sp, #32]
   84714:	2301      	movs	r3, #1
   84716:	682c      	ldr	r4, [r5, #0]
   84718:	3504      	adds	r5, #4
   8471a:	9508      	str	r5, [sp, #32]
   8471c:	2500      	movs	r5, #0
   8471e:	f7ff bbf4 	b.w	83f0a <_vfiprintf_r+0x222>
   84722:	9d08      	ldr	r5, [sp, #32]
   84724:	682c      	ldr	r4, [r5, #0]
   84726:	3504      	adds	r5, #4
   84728:	9508      	str	r5, [sp, #32]
   8472a:	2500      	movs	r5, #0
   8472c:	e525      	b.n	8417a <_vfiprintf_r+0x492>
   8472e:	9d08      	ldr	r5, [sp, #32]
   84730:	682c      	ldr	r4, [r5, #0]
   84732:	3504      	adds	r5, #4
   84734:	9508      	str	r5, [sp, #32]
   84736:	17e5      	asrs	r5, r4, #31
   84738:	4622      	mov	r2, r4
   8473a:	462b      	mov	r3, r5
   8473c:	e48e      	b.n	8405c <_vfiprintf_r+0x374>
   8473e:	9806      	ldr	r0, [sp, #24]
   84740:	9902      	ldr	r1, [sp, #8]
   84742:	aa13      	add	r2, sp, #76	; 0x4c
   84744:	f7ff fa94 	bl	83c70 <__sprint_r.part.0>
   84748:	2800      	cmp	r0, #0
   8474a:	f47f af20 	bne.w	8458e <_vfiprintf_r+0x8a6>
   8474e:	464e      	mov	r6, r9
   84750:	f7ff bb9a 	b.w	83e88 <_vfiprintf_r+0x1a0>
   84754:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   84758:	9603      	str	r6, [sp, #12]
   8475a:	465e      	mov	r6, fp
   8475c:	46e3      	mov	fp, ip
   8475e:	4620      	mov	r0, r4
   84760:	4629      	mov	r1, r5
   84762:	220a      	movs	r2, #10
   84764:	2300      	movs	r3, #0
   84766:	f001 fdb9 	bl	862dc <__aeabi_uldivmod>
   8476a:	3230      	adds	r2, #48	; 0x30
   8476c:	7032      	strb	r2, [r6, #0]
   8476e:	4620      	mov	r0, r4
   84770:	4629      	mov	r1, r5
   84772:	220a      	movs	r2, #10
   84774:	2300      	movs	r3, #0
   84776:	f001 fdb1 	bl	862dc <__aeabi_uldivmod>
   8477a:	4604      	mov	r4, r0
   8477c:	460d      	mov	r5, r1
   8477e:	ea54 0005 	orrs.w	r0, r4, r5
   84782:	4637      	mov	r7, r6
   84784:	f106 36ff 	add.w	r6, r6, #4294967295
   84788:	d1e9      	bne.n	8475e <_vfiprintf_r+0xa76>
   8478a:	ebc7 0309 	rsb	r3, r7, r9
   8478e:	46dc      	mov	ip, fp
   84790:	9e03      	ldr	r6, [sp, #12]
   84792:	9305      	str	r3, [sp, #20]
   84794:	f7ff bbdc 	b.w	83f50 <_vfiprintf_r+0x268>
   84798:	9806      	ldr	r0, [sp, #24]
   8479a:	9902      	ldr	r1, [sp, #8]
   8479c:	aa13      	add	r2, sp, #76	; 0x4c
   8479e:	f8cd c004 	str.w	ip, [sp, #4]
   847a2:	f7ff fa65 	bl	83c70 <__sprint_r.part.0>
   847a6:	f8dd c004 	ldr.w	ip, [sp, #4]
   847aa:	2800      	cmp	r0, #0
   847ac:	f47f aeef 	bne.w	8458e <_vfiprintf_r+0x8a6>
   847b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   847b2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   847b4:	1c59      	adds	r1, r3, #1
   847b6:	464e      	mov	r6, r9
   847b8:	e615      	b.n	843e6 <_vfiprintf_r+0x6fe>
   847ba:	9806      	ldr	r0, [sp, #24]
   847bc:	9902      	ldr	r1, [sp, #8]
   847be:	aa13      	add	r2, sp, #76	; 0x4c
   847c0:	f8cd c004 	str.w	ip, [sp, #4]
   847c4:	f7ff fa54 	bl	83c70 <__sprint_r.part.0>
   847c8:	f8dd c004 	ldr.w	ip, [sp, #4]
   847cc:	2800      	cmp	r0, #0
   847ce:	f47f aede 	bne.w	8458e <_vfiprintf_r+0x8a6>
   847d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   847d4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   847d6:	1c59      	adds	r1, r3, #1
   847d8:	464e      	mov	r6, r9
   847da:	e613      	b.n	84404 <_vfiprintf_r+0x71c>
   847dc:	2a00      	cmp	r2, #0
   847de:	d156      	bne.n	8488e <_vfiprintf_r+0xba6>
   847e0:	2101      	movs	r1, #1
   847e2:	4613      	mov	r3, r2
   847e4:	464e      	mov	r6, r9
   847e6:	e611      	b.n	8440c <_vfiprintf_r+0x724>
   847e8:	9806      	ldr	r0, [sp, #24]
   847ea:	9902      	ldr	r1, [sp, #8]
   847ec:	aa13      	add	r2, sp, #76	; 0x4c
   847ee:	f7ff fa3f 	bl	83c70 <__sprint_r.part.0>
   847f2:	2800      	cmp	r0, #0
   847f4:	f47f aecb 	bne.w	8458e <_vfiprintf_r+0x8a6>
   847f8:	9914      	ldr	r1, [sp, #80]	; 0x50
   847fa:	9a15      	ldr	r2, [sp, #84]	; 0x54
   847fc:	3101      	adds	r1, #1
   847fe:	464e      	mov	r6, r9
   84800:	e639      	b.n	84476 <_vfiprintf_r+0x78e>
   84802:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   84806:	4264      	negs	r4, r4
   84808:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   8480c:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   84810:	f8cd b01c 	str.w	fp, [sp, #28]
   84814:	f8cd c014 	str.w	ip, [sp, #20]
   84818:	2301      	movs	r3, #1
   8481a:	f7ff bb7e 	b.w	83f1a <_vfiprintf_r+0x232>
   8481e:	f01a 0f10 	tst.w	sl, #16
   84822:	d11d      	bne.n	84860 <_vfiprintf_r+0xb78>
   84824:	f01a 0f40 	tst.w	sl, #64	; 0x40
   84828:	d058      	beq.n	848dc <_vfiprintf_r+0xbf4>
   8482a:	9d08      	ldr	r5, [sp, #32]
   8482c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   84830:	682b      	ldr	r3, [r5, #0]
   84832:	3504      	adds	r5, #4
   84834:	9508      	str	r5, [sp, #32]
   84836:	f8a3 b000 	strh.w	fp, [r3]
   8483a:	f7ff ba88 	b.w	83d4e <_vfiprintf_r+0x66>
   8483e:	9806      	ldr	r0, [sp, #24]
   84840:	9902      	ldr	r1, [sp, #8]
   84842:	aa13      	add	r2, sp, #76	; 0x4c
   84844:	f8cd c004 	str.w	ip, [sp, #4]
   84848:	f7ff fa12 	bl	83c70 <__sprint_r.part.0>
   8484c:	f8dd c004 	ldr.w	ip, [sp, #4]
   84850:	2800      	cmp	r0, #0
   84852:	f47f ae9c 	bne.w	8458e <_vfiprintf_r+0x8a6>
   84856:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84858:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8485a:	1c59      	adds	r1, r3, #1
   8485c:	464e      	mov	r6, r9
   8485e:	e5b1      	b.n	843c4 <_vfiprintf_r+0x6dc>
   84860:	f8dd b020 	ldr.w	fp, [sp, #32]
   84864:	9c09      	ldr	r4, [sp, #36]	; 0x24
   84866:	f8db 3000 	ldr.w	r3, [fp]
   8486a:	f10b 0b04 	add.w	fp, fp, #4
   8486e:	f8cd b020 	str.w	fp, [sp, #32]
   84872:	601c      	str	r4, [r3, #0]
   84874:	f7ff ba6b 	b.w	83d4e <_vfiprintf_r+0x66>
   84878:	9408      	str	r4, [sp, #32]
   8487a:	f7ff f997 	bl	83bac <strlen>
   8487e:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   84882:	9005      	str	r0, [sp, #20]
   84884:	9407      	str	r4, [sp, #28]
   84886:	f04f 0c00 	mov.w	ip, #0
   8488a:	f7ff bb61 	b.w	83f50 <_vfiprintf_r+0x268>
   8488e:	9806      	ldr	r0, [sp, #24]
   84890:	9902      	ldr	r1, [sp, #8]
   84892:	aa13      	add	r2, sp, #76	; 0x4c
   84894:	f8cd c004 	str.w	ip, [sp, #4]
   84898:	f7ff f9ea 	bl	83c70 <__sprint_r.part.0>
   8489c:	f8dd c004 	ldr.w	ip, [sp, #4]
   848a0:	2800      	cmp	r0, #0
   848a2:	f47f ae74 	bne.w	8458e <_vfiprintf_r+0x8a6>
   848a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   848a8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   848aa:	1c59      	adds	r1, r3, #1
   848ac:	464e      	mov	r6, r9
   848ae:	e5ad      	b.n	8440c <_vfiprintf_r+0x724>
   848b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   848b2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   848b4:	3301      	adds	r3, #1
   848b6:	4d02      	ldr	r5, [pc, #8]	; (848c0 <_vfiprintf_r+0xbd8>)
   848b8:	f7ff bb9a 	b.w	83ff0 <_vfiprintf_r+0x308>
   848bc:	00086bac 	.word	0x00086bac
   848c0:	00086bbc 	.word	0x00086bbc
   848c4:	f1bc 0f06 	cmp.w	ip, #6
   848c8:	bf34      	ite	cc
   848ca:	4663      	movcc	r3, ip
   848cc:	2306      	movcs	r3, #6
   848ce:	9408      	str	r4, [sp, #32]
   848d0:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   848d4:	9305      	str	r3, [sp, #20]
   848d6:	9403      	str	r4, [sp, #12]
   848d8:	4f16      	ldr	r7, [pc, #88]	; (84934 <_vfiprintf_r+0xc4c>)
   848da:	e472      	b.n	841c2 <_vfiprintf_r+0x4da>
   848dc:	9c08      	ldr	r4, [sp, #32]
   848de:	9d09      	ldr	r5, [sp, #36]	; 0x24
   848e0:	6823      	ldr	r3, [r4, #0]
   848e2:	3404      	adds	r4, #4
   848e4:	9408      	str	r4, [sp, #32]
   848e6:	601d      	str	r5, [r3, #0]
   848e8:	f7ff ba31 	b.w	83d4e <_vfiprintf_r+0x66>
   848ec:	9814      	ldr	r0, [sp, #80]	; 0x50
   848ee:	4d12      	ldr	r5, [pc, #72]	; (84938 <_vfiprintf_r+0xc50>)
   848f0:	3001      	adds	r0, #1
   848f2:	e5fc      	b.n	844ee <_vfiprintf_r+0x806>
   848f4:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   848f8:	f8cd c014 	str.w	ip, [sp, #20]
   848fc:	9507      	str	r5, [sp, #28]
   848fe:	9408      	str	r4, [sp, #32]
   84900:	4684      	mov	ip, r0
   84902:	f7ff bb25 	b.w	83f50 <_vfiprintf_r+0x268>
   84906:	4608      	mov	r0, r1
   84908:	e6b1      	b.n	8466e <_vfiprintf_r+0x986>
   8490a:	46a0      	mov	r8, r4
   8490c:	2500      	movs	r5, #0
   8490e:	f7ff ba5a 	b.w	83dc6 <_vfiprintf_r+0xde>
   84912:	f8dd b020 	ldr.w	fp, [sp, #32]
   84916:	f898 3001 	ldrb.w	r3, [r8, #1]
   8491a:	f8db 5000 	ldr.w	r5, [fp]
   8491e:	f10b 0204 	add.w	r2, fp, #4
   84922:	2d00      	cmp	r5, #0
   84924:	9208      	str	r2, [sp, #32]
   84926:	46a0      	mov	r8, r4
   84928:	f6bf aa4b 	bge.w	83dc2 <_vfiprintf_r+0xda>
   8492c:	f04f 35ff 	mov.w	r5, #4294967295
   84930:	f7ff ba47 	b.w	83dc2 <_vfiprintf_r+0xda>
   84934:	00086ba4 	.word	0x00086ba4
   84938:	00086bbc 	.word	0x00086bbc

0008493c <__sbprintf>:
   8493c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84940:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   84942:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   84946:	4688      	mov	r8, r1
   84948:	9719      	str	r7, [sp, #100]	; 0x64
   8494a:	f8d8 701c 	ldr.w	r7, [r8, #28]
   8494e:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   84952:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   84956:	9707      	str	r7, [sp, #28]
   84958:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   8495c:	ac1a      	add	r4, sp, #104	; 0x68
   8495e:	f44f 6580 	mov.w	r5, #1024	; 0x400
   84962:	f02a 0a02 	bic.w	sl, sl, #2
   84966:	2600      	movs	r6, #0
   84968:	4669      	mov	r1, sp
   8496a:	9400      	str	r4, [sp, #0]
   8496c:	9404      	str	r4, [sp, #16]
   8496e:	9502      	str	r5, [sp, #8]
   84970:	9505      	str	r5, [sp, #20]
   84972:	f8ad a00c 	strh.w	sl, [sp, #12]
   84976:	f8ad 900e 	strh.w	r9, [sp, #14]
   8497a:	9709      	str	r7, [sp, #36]	; 0x24
   8497c:	9606      	str	r6, [sp, #24]
   8497e:	4605      	mov	r5, r0
   84980:	f7ff f9b2 	bl	83ce8 <_vfiprintf_r>
   84984:	1e04      	subs	r4, r0, #0
   84986:	db07      	blt.n	84998 <__sbprintf+0x5c>
   84988:	4628      	mov	r0, r5
   8498a:	4669      	mov	r1, sp
   8498c:	f000 f92a 	bl	84be4 <_fflush_r>
   84990:	42b0      	cmp	r0, r6
   84992:	bf18      	it	ne
   84994:	f04f 34ff 	movne.w	r4, #4294967295
   84998:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   8499c:	065b      	lsls	r3, r3, #25
   8499e:	d505      	bpl.n	849ac <__sbprintf+0x70>
   849a0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   849a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   849a8:	f8a8 300c 	strh.w	r3, [r8, #12]
   849ac:	4620      	mov	r0, r4
   849ae:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   849b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   849b6:	bf00      	nop

000849b8 <__swsetup_r>:
   849b8:	4b2f      	ldr	r3, [pc, #188]	; (84a78 <__swsetup_r+0xc0>)
   849ba:	b570      	push	{r4, r5, r6, lr}
   849bc:	4606      	mov	r6, r0
   849be:	6818      	ldr	r0, [r3, #0]
   849c0:	460c      	mov	r4, r1
   849c2:	b110      	cbz	r0, 849ca <__swsetup_r+0x12>
   849c4:	6b82      	ldr	r2, [r0, #56]	; 0x38
   849c6:	2a00      	cmp	r2, #0
   849c8:	d036      	beq.n	84a38 <__swsetup_r+0x80>
   849ca:	89a5      	ldrh	r5, [r4, #12]
   849cc:	b2ab      	uxth	r3, r5
   849ce:	0719      	lsls	r1, r3, #28
   849d0:	d50c      	bpl.n	849ec <__swsetup_r+0x34>
   849d2:	6922      	ldr	r2, [r4, #16]
   849d4:	b1aa      	cbz	r2, 84a02 <__swsetup_r+0x4a>
   849d6:	f013 0101 	ands.w	r1, r3, #1
   849da:	d01e      	beq.n	84a1a <__swsetup_r+0x62>
   849dc:	6963      	ldr	r3, [r4, #20]
   849de:	2100      	movs	r1, #0
   849e0:	425b      	negs	r3, r3
   849e2:	61a3      	str	r3, [r4, #24]
   849e4:	60a1      	str	r1, [r4, #8]
   849e6:	b1f2      	cbz	r2, 84a26 <__swsetup_r+0x6e>
   849e8:	2000      	movs	r0, #0
   849ea:	bd70      	pop	{r4, r5, r6, pc}
   849ec:	06da      	lsls	r2, r3, #27
   849ee:	d53a      	bpl.n	84a66 <__swsetup_r+0xae>
   849f0:	075b      	lsls	r3, r3, #29
   849f2:	d424      	bmi.n	84a3e <__swsetup_r+0x86>
   849f4:	6922      	ldr	r2, [r4, #16]
   849f6:	f045 0308 	orr.w	r3, r5, #8
   849fa:	81a3      	strh	r3, [r4, #12]
   849fc:	b29b      	uxth	r3, r3
   849fe:	2a00      	cmp	r2, #0
   84a00:	d1e9      	bne.n	849d6 <__swsetup_r+0x1e>
   84a02:	f403 7120 	and.w	r1, r3, #640	; 0x280
   84a06:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   84a0a:	d0e4      	beq.n	849d6 <__swsetup_r+0x1e>
   84a0c:	4630      	mov	r0, r6
   84a0e:	4621      	mov	r1, r4
   84a10:	f000 fcce 	bl	853b0 <__smakebuf_r>
   84a14:	89a3      	ldrh	r3, [r4, #12]
   84a16:	6922      	ldr	r2, [r4, #16]
   84a18:	e7dd      	b.n	849d6 <__swsetup_r+0x1e>
   84a1a:	0798      	lsls	r0, r3, #30
   84a1c:	bf58      	it	pl
   84a1e:	6961      	ldrpl	r1, [r4, #20]
   84a20:	60a1      	str	r1, [r4, #8]
   84a22:	2a00      	cmp	r2, #0
   84a24:	d1e0      	bne.n	849e8 <__swsetup_r+0x30>
   84a26:	89a3      	ldrh	r3, [r4, #12]
   84a28:	061a      	lsls	r2, r3, #24
   84a2a:	d5dd      	bpl.n	849e8 <__swsetup_r+0x30>
   84a2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84a30:	81a3      	strh	r3, [r4, #12]
   84a32:	f04f 30ff 	mov.w	r0, #4294967295
   84a36:	bd70      	pop	{r4, r5, r6, pc}
   84a38:	f000 f8f0 	bl	84c1c <__sinit>
   84a3c:	e7c5      	b.n	849ca <__swsetup_r+0x12>
   84a3e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84a40:	b149      	cbz	r1, 84a56 <__swsetup_r+0x9e>
   84a42:	f104 0340 	add.w	r3, r4, #64	; 0x40
   84a46:	4299      	cmp	r1, r3
   84a48:	d003      	beq.n	84a52 <__swsetup_r+0x9a>
   84a4a:	4630      	mov	r0, r6
   84a4c:	f000 fa2a 	bl	84ea4 <_free_r>
   84a50:	89a5      	ldrh	r5, [r4, #12]
   84a52:	2300      	movs	r3, #0
   84a54:	6323      	str	r3, [r4, #48]	; 0x30
   84a56:	6922      	ldr	r2, [r4, #16]
   84a58:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   84a5c:	2100      	movs	r1, #0
   84a5e:	b2ad      	uxth	r5, r5
   84a60:	6022      	str	r2, [r4, #0]
   84a62:	6061      	str	r1, [r4, #4]
   84a64:	e7c7      	b.n	849f6 <__swsetup_r+0x3e>
   84a66:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   84a6a:	2309      	movs	r3, #9
   84a6c:	6033      	str	r3, [r6, #0]
   84a6e:	f04f 30ff 	mov.w	r0, #4294967295
   84a72:	81a5      	strh	r5, [r4, #12]
   84a74:	bd70      	pop	{r4, r5, r6, pc}
   84a76:	bf00      	nop
   84a78:	20070578 	.word	0x20070578

00084a7c <register_fini>:
   84a7c:	4b02      	ldr	r3, [pc, #8]	; (84a88 <register_fini+0xc>)
   84a7e:	b113      	cbz	r3, 84a86 <register_fini+0xa>
   84a80:	4802      	ldr	r0, [pc, #8]	; (84a8c <register_fini+0x10>)
   84a82:	f000 b805 	b.w	84a90 <atexit>
   84a86:	4770      	bx	lr
   84a88:	00000000 	.word	0x00000000
   84a8c:	00084d19 	.word	0x00084d19

00084a90 <atexit>:
   84a90:	4601      	mov	r1, r0
   84a92:	2000      	movs	r0, #0
   84a94:	4602      	mov	r2, r0
   84a96:	4603      	mov	r3, r0
   84a98:	f001 bb24 	b.w	860e4 <__register_exitproc>

00084a9c <__sflush_r>:
   84a9c:	898b      	ldrh	r3, [r1, #12]
   84a9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84aa2:	b29a      	uxth	r2, r3
   84aa4:	460d      	mov	r5, r1
   84aa6:	0711      	lsls	r1, r2, #28
   84aa8:	4680      	mov	r8, r0
   84aaa:	d43c      	bmi.n	84b26 <__sflush_r+0x8a>
   84aac:	686a      	ldr	r2, [r5, #4]
   84aae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84ab2:	2a00      	cmp	r2, #0
   84ab4:	81ab      	strh	r3, [r5, #12]
   84ab6:	dd59      	ble.n	84b6c <__sflush_r+0xd0>
   84ab8:	6aac      	ldr	r4, [r5, #40]	; 0x28
   84aba:	2c00      	cmp	r4, #0
   84abc:	d04b      	beq.n	84b56 <__sflush_r+0xba>
   84abe:	b29b      	uxth	r3, r3
   84ac0:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   84ac4:	2100      	movs	r1, #0
   84ac6:	b292      	uxth	r2, r2
   84ac8:	f8d8 6000 	ldr.w	r6, [r8]
   84acc:	f8c8 1000 	str.w	r1, [r8]
   84ad0:	2a00      	cmp	r2, #0
   84ad2:	d04f      	beq.n	84b74 <__sflush_r+0xd8>
   84ad4:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   84ad6:	075f      	lsls	r7, r3, #29
   84ad8:	d505      	bpl.n	84ae6 <__sflush_r+0x4a>
   84ada:	6869      	ldr	r1, [r5, #4]
   84adc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   84ade:	1a52      	subs	r2, r2, r1
   84ae0:	b10b      	cbz	r3, 84ae6 <__sflush_r+0x4a>
   84ae2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   84ae4:	1ad2      	subs	r2, r2, r3
   84ae6:	4640      	mov	r0, r8
   84ae8:	69e9      	ldr	r1, [r5, #28]
   84aea:	2300      	movs	r3, #0
   84aec:	47a0      	blx	r4
   84aee:	1c44      	adds	r4, r0, #1
   84af0:	d04a      	beq.n	84b88 <__sflush_r+0xec>
   84af2:	89ab      	ldrh	r3, [r5, #12]
   84af4:	692a      	ldr	r2, [r5, #16]
   84af6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   84afa:	b29b      	uxth	r3, r3
   84afc:	2100      	movs	r1, #0
   84afe:	602a      	str	r2, [r5, #0]
   84b00:	04da      	lsls	r2, r3, #19
   84b02:	81ab      	strh	r3, [r5, #12]
   84b04:	6069      	str	r1, [r5, #4]
   84b06:	d44c      	bmi.n	84ba2 <__sflush_r+0x106>
   84b08:	6b29      	ldr	r1, [r5, #48]	; 0x30
   84b0a:	f8c8 6000 	str.w	r6, [r8]
   84b0e:	b311      	cbz	r1, 84b56 <__sflush_r+0xba>
   84b10:	f105 0340 	add.w	r3, r5, #64	; 0x40
   84b14:	4299      	cmp	r1, r3
   84b16:	d002      	beq.n	84b1e <__sflush_r+0x82>
   84b18:	4640      	mov	r0, r8
   84b1a:	f000 f9c3 	bl	84ea4 <_free_r>
   84b1e:	2000      	movs	r0, #0
   84b20:	6328      	str	r0, [r5, #48]	; 0x30
   84b22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84b26:	692e      	ldr	r6, [r5, #16]
   84b28:	b1ae      	cbz	r6, 84b56 <__sflush_r+0xba>
   84b2a:	0791      	lsls	r1, r2, #30
   84b2c:	682c      	ldr	r4, [r5, #0]
   84b2e:	bf0c      	ite	eq
   84b30:	696b      	ldreq	r3, [r5, #20]
   84b32:	2300      	movne	r3, #0
   84b34:	602e      	str	r6, [r5, #0]
   84b36:	1ba4      	subs	r4, r4, r6
   84b38:	60ab      	str	r3, [r5, #8]
   84b3a:	e00a      	b.n	84b52 <__sflush_r+0xb6>
   84b3c:	4632      	mov	r2, r6
   84b3e:	4623      	mov	r3, r4
   84b40:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   84b42:	4640      	mov	r0, r8
   84b44:	69e9      	ldr	r1, [r5, #28]
   84b46:	47b8      	blx	r7
   84b48:	2800      	cmp	r0, #0
   84b4a:	ebc0 0404 	rsb	r4, r0, r4
   84b4e:	4406      	add	r6, r0
   84b50:	dd04      	ble.n	84b5c <__sflush_r+0xc0>
   84b52:	2c00      	cmp	r4, #0
   84b54:	dcf2      	bgt.n	84b3c <__sflush_r+0xa0>
   84b56:	2000      	movs	r0, #0
   84b58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84b5c:	89ab      	ldrh	r3, [r5, #12]
   84b5e:	f04f 30ff 	mov.w	r0, #4294967295
   84b62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84b66:	81ab      	strh	r3, [r5, #12]
   84b68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84b6c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   84b6e:	2a00      	cmp	r2, #0
   84b70:	dca2      	bgt.n	84ab8 <__sflush_r+0x1c>
   84b72:	e7f0      	b.n	84b56 <__sflush_r+0xba>
   84b74:	2301      	movs	r3, #1
   84b76:	4640      	mov	r0, r8
   84b78:	69e9      	ldr	r1, [r5, #28]
   84b7a:	47a0      	blx	r4
   84b7c:	1c43      	adds	r3, r0, #1
   84b7e:	4602      	mov	r2, r0
   84b80:	d01e      	beq.n	84bc0 <__sflush_r+0x124>
   84b82:	89ab      	ldrh	r3, [r5, #12]
   84b84:	6aac      	ldr	r4, [r5, #40]	; 0x28
   84b86:	e7a6      	b.n	84ad6 <__sflush_r+0x3a>
   84b88:	f8d8 3000 	ldr.w	r3, [r8]
   84b8c:	b95b      	cbnz	r3, 84ba6 <__sflush_r+0x10a>
   84b8e:	89aa      	ldrh	r2, [r5, #12]
   84b90:	6929      	ldr	r1, [r5, #16]
   84b92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   84b96:	b292      	uxth	r2, r2
   84b98:	606b      	str	r3, [r5, #4]
   84b9a:	04d3      	lsls	r3, r2, #19
   84b9c:	81aa      	strh	r2, [r5, #12]
   84b9e:	6029      	str	r1, [r5, #0]
   84ba0:	d5b2      	bpl.n	84b08 <__sflush_r+0x6c>
   84ba2:	6528      	str	r0, [r5, #80]	; 0x50
   84ba4:	e7b0      	b.n	84b08 <__sflush_r+0x6c>
   84ba6:	2b1d      	cmp	r3, #29
   84ba8:	d001      	beq.n	84bae <__sflush_r+0x112>
   84baa:	2b16      	cmp	r3, #22
   84bac:	d113      	bne.n	84bd6 <__sflush_r+0x13a>
   84bae:	89a9      	ldrh	r1, [r5, #12]
   84bb0:	692b      	ldr	r3, [r5, #16]
   84bb2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   84bb6:	2200      	movs	r2, #0
   84bb8:	81a9      	strh	r1, [r5, #12]
   84bba:	602b      	str	r3, [r5, #0]
   84bbc:	606a      	str	r2, [r5, #4]
   84bbe:	e7a3      	b.n	84b08 <__sflush_r+0x6c>
   84bc0:	f8d8 3000 	ldr.w	r3, [r8]
   84bc4:	2b00      	cmp	r3, #0
   84bc6:	d0dc      	beq.n	84b82 <__sflush_r+0xe6>
   84bc8:	2b1d      	cmp	r3, #29
   84bca:	d001      	beq.n	84bd0 <__sflush_r+0x134>
   84bcc:	2b16      	cmp	r3, #22
   84bce:	d1c5      	bne.n	84b5c <__sflush_r+0xc0>
   84bd0:	f8c8 6000 	str.w	r6, [r8]
   84bd4:	e7bf      	b.n	84b56 <__sflush_r+0xba>
   84bd6:	89ab      	ldrh	r3, [r5, #12]
   84bd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84bdc:	81ab      	strh	r3, [r5, #12]
   84bde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84be2:	bf00      	nop

00084be4 <_fflush_r>:
   84be4:	b510      	push	{r4, lr}
   84be6:	4604      	mov	r4, r0
   84be8:	b082      	sub	sp, #8
   84bea:	b108      	cbz	r0, 84bf0 <_fflush_r+0xc>
   84bec:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84bee:	b153      	cbz	r3, 84c06 <_fflush_r+0x22>
   84bf0:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   84bf4:	b908      	cbnz	r0, 84bfa <_fflush_r+0x16>
   84bf6:	b002      	add	sp, #8
   84bf8:	bd10      	pop	{r4, pc}
   84bfa:	4620      	mov	r0, r4
   84bfc:	b002      	add	sp, #8
   84bfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   84c02:	f7ff bf4b 	b.w	84a9c <__sflush_r>
   84c06:	9101      	str	r1, [sp, #4]
   84c08:	f000 f808 	bl	84c1c <__sinit>
   84c0c:	9901      	ldr	r1, [sp, #4]
   84c0e:	e7ef      	b.n	84bf0 <_fflush_r+0xc>

00084c10 <_cleanup_r>:
   84c10:	4901      	ldr	r1, [pc, #4]	; (84c18 <_cleanup_r+0x8>)
   84c12:	f000 bb9f 	b.w	85354 <_fwalk>
   84c16:	bf00      	nop
   84c18:	00086231 	.word	0x00086231

00084c1c <__sinit>:
   84c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84c20:	6b84      	ldr	r4, [r0, #56]	; 0x38
   84c22:	b083      	sub	sp, #12
   84c24:	4607      	mov	r7, r0
   84c26:	2c00      	cmp	r4, #0
   84c28:	d165      	bne.n	84cf6 <__sinit+0xda>
   84c2a:	687d      	ldr	r5, [r7, #4]
   84c2c:	4833      	ldr	r0, [pc, #204]	; (84cfc <__sinit+0xe0>)
   84c2e:	2304      	movs	r3, #4
   84c30:	2103      	movs	r1, #3
   84c32:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   84c36:	63f8      	str	r0, [r7, #60]	; 0x3c
   84c38:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   84c3c:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   84c40:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   84c44:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   84c48:	81ab      	strh	r3, [r5, #12]
   84c4a:	602c      	str	r4, [r5, #0]
   84c4c:	606c      	str	r4, [r5, #4]
   84c4e:	60ac      	str	r4, [r5, #8]
   84c50:	666c      	str	r4, [r5, #100]	; 0x64
   84c52:	81ec      	strh	r4, [r5, #14]
   84c54:	612c      	str	r4, [r5, #16]
   84c56:	616c      	str	r4, [r5, #20]
   84c58:	61ac      	str	r4, [r5, #24]
   84c5a:	4621      	mov	r1, r4
   84c5c:	2208      	movs	r2, #8
   84c5e:	f7fe fed3 	bl	83a08 <memset>
   84c62:	f8df b09c 	ldr.w	fp, [pc, #156]	; 84d00 <__sinit+0xe4>
   84c66:	68be      	ldr	r6, [r7, #8]
   84c68:	f8df a098 	ldr.w	sl, [pc, #152]	; 84d04 <__sinit+0xe8>
   84c6c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 84d08 <__sinit+0xec>
   84c70:	f8df 8098 	ldr.w	r8, [pc, #152]	; 84d0c <__sinit+0xf0>
   84c74:	2301      	movs	r3, #1
   84c76:	2209      	movs	r2, #9
   84c78:	61ed      	str	r5, [r5, #28]
   84c7a:	f8c5 b020 	str.w	fp, [r5, #32]
   84c7e:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   84c82:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   84c86:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   84c8a:	4621      	mov	r1, r4
   84c8c:	81f3      	strh	r3, [r6, #14]
   84c8e:	81b2      	strh	r2, [r6, #12]
   84c90:	6034      	str	r4, [r6, #0]
   84c92:	6074      	str	r4, [r6, #4]
   84c94:	60b4      	str	r4, [r6, #8]
   84c96:	6674      	str	r4, [r6, #100]	; 0x64
   84c98:	6134      	str	r4, [r6, #16]
   84c9a:	6174      	str	r4, [r6, #20]
   84c9c:	61b4      	str	r4, [r6, #24]
   84c9e:	2208      	movs	r2, #8
   84ca0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   84ca4:	9301      	str	r3, [sp, #4]
   84ca6:	f7fe feaf 	bl	83a08 <memset>
   84caa:	68fd      	ldr	r5, [r7, #12]
   84cac:	2012      	movs	r0, #18
   84cae:	2202      	movs	r2, #2
   84cb0:	61f6      	str	r6, [r6, #28]
   84cb2:	f8c6 b020 	str.w	fp, [r6, #32]
   84cb6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   84cba:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   84cbe:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   84cc2:	4621      	mov	r1, r4
   84cc4:	81a8      	strh	r0, [r5, #12]
   84cc6:	81ea      	strh	r2, [r5, #14]
   84cc8:	602c      	str	r4, [r5, #0]
   84cca:	606c      	str	r4, [r5, #4]
   84ccc:	60ac      	str	r4, [r5, #8]
   84cce:	666c      	str	r4, [r5, #100]	; 0x64
   84cd0:	612c      	str	r4, [r5, #16]
   84cd2:	616c      	str	r4, [r5, #20]
   84cd4:	61ac      	str	r4, [r5, #24]
   84cd6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   84cda:	2208      	movs	r2, #8
   84cdc:	f7fe fe94 	bl	83a08 <memset>
   84ce0:	9b01      	ldr	r3, [sp, #4]
   84ce2:	61ed      	str	r5, [r5, #28]
   84ce4:	f8c5 b020 	str.w	fp, [r5, #32]
   84ce8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   84cec:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   84cf0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   84cf4:	63bb      	str	r3, [r7, #56]	; 0x38
   84cf6:	b003      	add	sp, #12
   84cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84cfc:	00084c11 	.word	0x00084c11
   84d00:	00085f25 	.word	0x00085f25
   84d04:	00085f49 	.word	0x00085f49
   84d08:	00085f81 	.word	0x00085f81
   84d0c:	00085fa1 	.word	0x00085fa1

00084d10 <__sfp_lock_acquire>:
   84d10:	4770      	bx	lr
   84d12:	bf00      	nop

00084d14 <__sfp_lock_release>:
   84d14:	4770      	bx	lr
   84d16:	bf00      	nop

00084d18 <__libc_fini_array>:
   84d18:	b538      	push	{r3, r4, r5, lr}
   84d1a:	4d09      	ldr	r5, [pc, #36]	; (84d40 <__libc_fini_array+0x28>)
   84d1c:	4c09      	ldr	r4, [pc, #36]	; (84d44 <__libc_fini_array+0x2c>)
   84d1e:	1b64      	subs	r4, r4, r5
   84d20:	10a4      	asrs	r4, r4, #2
   84d22:	bf18      	it	ne
   84d24:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   84d28:	d005      	beq.n	84d36 <__libc_fini_array+0x1e>
   84d2a:	3c01      	subs	r4, #1
   84d2c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   84d30:	4798      	blx	r3
   84d32:	2c00      	cmp	r4, #0
   84d34:	d1f9      	bne.n	84d2a <__libc_fini_array+0x12>
   84d36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   84d3a:	f001 bf51 	b.w	86be0 <_fini>
   84d3e:	bf00      	nop
   84d40:	00086bec 	.word	0x00086bec
   84d44:	00086bf0 	.word	0x00086bf0

00084d48 <_fputwc_r>:
   84d48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84d4c:	8993      	ldrh	r3, [r2, #12]
   84d4e:	460f      	mov	r7, r1
   84d50:	0499      	lsls	r1, r3, #18
   84d52:	b082      	sub	sp, #8
   84d54:	4614      	mov	r4, r2
   84d56:	4680      	mov	r8, r0
   84d58:	d406      	bmi.n	84d68 <_fputwc_r+0x20>
   84d5a:	6e52      	ldr	r2, [r2, #100]	; 0x64
   84d5c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   84d60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   84d64:	81a3      	strh	r3, [r4, #12]
   84d66:	6662      	str	r2, [r4, #100]	; 0x64
   84d68:	f000 fb1c 	bl	853a4 <__locale_mb_cur_max>
   84d6c:	2801      	cmp	r0, #1
   84d6e:	d03e      	beq.n	84dee <_fputwc_r+0xa6>
   84d70:	463a      	mov	r2, r7
   84d72:	4640      	mov	r0, r8
   84d74:	a901      	add	r1, sp, #4
   84d76:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   84d7a:	f001 f969 	bl	86050 <_wcrtomb_r>
   84d7e:	1c42      	adds	r2, r0, #1
   84d80:	4606      	mov	r6, r0
   84d82:	d02d      	beq.n	84de0 <_fputwc_r+0x98>
   84d84:	2800      	cmp	r0, #0
   84d86:	d03a      	beq.n	84dfe <_fputwc_r+0xb6>
   84d88:	f89d 1004 	ldrb.w	r1, [sp, #4]
   84d8c:	2500      	movs	r5, #0
   84d8e:	e009      	b.n	84da4 <_fputwc_r+0x5c>
   84d90:	6823      	ldr	r3, [r4, #0]
   84d92:	7019      	strb	r1, [r3, #0]
   84d94:	6823      	ldr	r3, [r4, #0]
   84d96:	3301      	adds	r3, #1
   84d98:	6023      	str	r3, [r4, #0]
   84d9a:	3501      	adds	r5, #1
   84d9c:	42b5      	cmp	r5, r6
   84d9e:	d22e      	bcs.n	84dfe <_fputwc_r+0xb6>
   84da0:	ab01      	add	r3, sp, #4
   84da2:	5ce9      	ldrb	r1, [r5, r3]
   84da4:	68a3      	ldr	r3, [r4, #8]
   84da6:	3b01      	subs	r3, #1
   84da8:	2b00      	cmp	r3, #0
   84daa:	60a3      	str	r3, [r4, #8]
   84dac:	daf0      	bge.n	84d90 <_fputwc_r+0x48>
   84dae:	69a2      	ldr	r2, [r4, #24]
   84db0:	4293      	cmp	r3, r2
   84db2:	db06      	blt.n	84dc2 <_fputwc_r+0x7a>
   84db4:	6823      	ldr	r3, [r4, #0]
   84db6:	7019      	strb	r1, [r3, #0]
   84db8:	6823      	ldr	r3, [r4, #0]
   84dba:	7819      	ldrb	r1, [r3, #0]
   84dbc:	3301      	adds	r3, #1
   84dbe:	290a      	cmp	r1, #10
   84dc0:	d1ea      	bne.n	84d98 <_fputwc_r+0x50>
   84dc2:	4640      	mov	r0, r8
   84dc4:	4622      	mov	r2, r4
   84dc6:	f001 f8ef 	bl	85fa8 <__swbuf_r>
   84dca:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   84dce:	4258      	negs	r0, r3
   84dd0:	4158      	adcs	r0, r3
   84dd2:	2800      	cmp	r0, #0
   84dd4:	d0e1      	beq.n	84d9a <_fputwc_r+0x52>
   84dd6:	f04f 30ff 	mov.w	r0, #4294967295
   84dda:	b002      	add	sp, #8
   84ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84de0:	89a3      	ldrh	r3, [r4, #12]
   84de2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84de6:	81a3      	strh	r3, [r4, #12]
   84de8:	b002      	add	sp, #8
   84dea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84dee:	1e7b      	subs	r3, r7, #1
   84df0:	2bfe      	cmp	r3, #254	; 0xfe
   84df2:	d8bd      	bhi.n	84d70 <_fputwc_r+0x28>
   84df4:	b2f9      	uxtb	r1, r7
   84df6:	4606      	mov	r6, r0
   84df8:	f88d 1004 	strb.w	r1, [sp, #4]
   84dfc:	e7c6      	b.n	84d8c <_fputwc_r+0x44>
   84dfe:	4638      	mov	r0, r7
   84e00:	b002      	add	sp, #8
   84e02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84e06:	bf00      	nop

00084e08 <_malloc_trim_r>:
   84e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84e0a:	4d23      	ldr	r5, [pc, #140]	; (84e98 <_malloc_trim_r+0x90>)
   84e0c:	460f      	mov	r7, r1
   84e0e:	4604      	mov	r4, r0
   84e10:	f000 fe92 	bl	85b38 <__malloc_lock>
   84e14:	68ab      	ldr	r3, [r5, #8]
   84e16:	685e      	ldr	r6, [r3, #4]
   84e18:	f026 0603 	bic.w	r6, r6, #3
   84e1c:	1bf1      	subs	r1, r6, r7
   84e1e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   84e22:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   84e26:	f021 010f 	bic.w	r1, r1, #15
   84e2a:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   84e2e:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   84e32:	db07      	blt.n	84e44 <_malloc_trim_r+0x3c>
   84e34:	4620      	mov	r0, r4
   84e36:	2100      	movs	r1, #0
   84e38:	f001 f862 	bl	85f00 <_sbrk_r>
   84e3c:	68ab      	ldr	r3, [r5, #8]
   84e3e:	4433      	add	r3, r6
   84e40:	4298      	cmp	r0, r3
   84e42:	d004      	beq.n	84e4e <_malloc_trim_r+0x46>
   84e44:	4620      	mov	r0, r4
   84e46:	f000 fe79 	bl	85b3c <__malloc_unlock>
   84e4a:	2000      	movs	r0, #0
   84e4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84e4e:	4620      	mov	r0, r4
   84e50:	4279      	negs	r1, r7
   84e52:	f001 f855 	bl	85f00 <_sbrk_r>
   84e56:	3001      	adds	r0, #1
   84e58:	d00d      	beq.n	84e76 <_malloc_trim_r+0x6e>
   84e5a:	4b10      	ldr	r3, [pc, #64]	; (84e9c <_malloc_trim_r+0x94>)
   84e5c:	68aa      	ldr	r2, [r5, #8]
   84e5e:	6819      	ldr	r1, [r3, #0]
   84e60:	1bf6      	subs	r6, r6, r7
   84e62:	f046 0601 	orr.w	r6, r6, #1
   84e66:	4620      	mov	r0, r4
   84e68:	1bc9      	subs	r1, r1, r7
   84e6a:	6056      	str	r6, [r2, #4]
   84e6c:	6019      	str	r1, [r3, #0]
   84e6e:	f000 fe65 	bl	85b3c <__malloc_unlock>
   84e72:	2001      	movs	r0, #1
   84e74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84e76:	4620      	mov	r0, r4
   84e78:	2100      	movs	r1, #0
   84e7a:	f001 f841 	bl	85f00 <_sbrk_r>
   84e7e:	68ab      	ldr	r3, [r5, #8]
   84e80:	1ac2      	subs	r2, r0, r3
   84e82:	2a0f      	cmp	r2, #15
   84e84:	ddde      	ble.n	84e44 <_malloc_trim_r+0x3c>
   84e86:	4d06      	ldr	r5, [pc, #24]	; (84ea0 <_malloc_trim_r+0x98>)
   84e88:	4904      	ldr	r1, [pc, #16]	; (84e9c <_malloc_trim_r+0x94>)
   84e8a:	682d      	ldr	r5, [r5, #0]
   84e8c:	f042 0201 	orr.w	r2, r2, #1
   84e90:	1b40      	subs	r0, r0, r5
   84e92:	605a      	str	r2, [r3, #4]
   84e94:	6008      	str	r0, [r1, #0]
   84e96:	e7d5      	b.n	84e44 <_malloc_trim_r+0x3c>
   84e98:	200705a0 	.word	0x200705a0
   84e9c:	20078de4 	.word	0x20078de4
   84ea0:	200709ac 	.word	0x200709ac

00084ea4 <_free_r>:
   84ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84ea8:	460d      	mov	r5, r1
   84eaa:	4606      	mov	r6, r0
   84eac:	2900      	cmp	r1, #0
   84eae:	d055      	beq.n	84f5c <_free_r+0xb8>
   84eb0:	f000 fe42 	bl	85b38 <__malloc_lock>
   84eb4:	f855 1c04 	ldr.w	r1, [r5, #-4]
   84eb8:	f8df c170 	ldr.w	ip, [pc, #368]	; 8502c <_free_r+0x188>
   84ebc:	f1a5 0408 	sub.w	r4, r5, #8
   84ec0:	f021 0301 	bic.w	r3, r1, #1
   84ec4:	18e2      	adds	r2, r4, r3
   84ec6:	f8dc 0008 	ldr.w	r0, [ip, #8]
   84eca:	6857      	ldr	r7, [r2, #4]
   84ecc:	4290      	cmp	r0, r2
   84ece:	f027 0703 	bic.w	r7, r7, #3
   84ed2:	d068      	beq.n	84fa6 <_free_r+0x102>
   84ed4:	f011 0101 	ands.w	r1, r1, #1
   84ed8:	6057      	str	r7, [r2, #4]
   84eda:	d032      	beq.n	84f42 <_free_r+0x9e>
   84edc:	2100      	movs	r1, #0
   84ede:	19d0      	adds	r0, r2, r7
   84ee0:	6840      	ldr	r0, [r0, #4]
   84ee2:	07c0      	lsls	r0, r0, #31
   84ee4:	d406      	bmi.n	84ef4 <_free_r+0x50>
   84ee6:	443b      	add	r3, r7
   84ee8:	6890      	ldr	r0, [r2, #8]
   84eea:	2900      	cmp	r1, #0
   84eec:	d04d      	beq.n	84f8a <_free_r+0xe6>
   84eee:	68d2      	ldr	r2, [r2, #12]
   84ef0:	60c2      	str	r2, [r0, #12]
   84ef2:	6090      	str	r0, [r2, #8]
   84ef4:	f043 0201 	orr.w	r2, r3, #1
   84ef8:	6062      	str	r2, [r4, #4]
   84efa:	50e3      	str	r3, [r4, r3]
   84efc:	b9e1      	cbnz	r1, 84f38 <_free_r+0x94>
   84efe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   84f02:	d32d      	bcc.n	84f60 <_free_r+0xbc>
   84f04:	0a5a      	lsrs	r2, r3, #9
   84f06:	2a04      	cmp	r2, #4
   84f08:	d869      	bhi.n	84fde <_free_r+0x13a>
   84f0a:	0998      	lsrs	r0, r3, #6
   84f0c:	3038      	adds	r0, #56	; 0x38
   84f0e:	0041      	lsls	r1, r0, #1
   84f10:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   84f14:	f8dc 2008 	ldr.w	r2, [ip, #8]
   84f18:	4944      	ldr	r1, [pc, #272]	; (8502c <_free_r+0x188>)
   84f1a:	4562      	cmp	r2, ip
   84f1c:	d065      	beq.n	84fea <_free_r+0x146>
   84f1e:	6851      	ldr	r1, [r2, #4]
   84f20:	f021 0103 	bic.w	r1, r1, #3
   84f24:	428b      	cmp	r3, r1
   84f26:	d202      	bcs.n	84f2e <_free_r+0x8a>
   84f28:	6892      	ldr	r2, [r2, #8]
   84f2a:	4594      	cmp	ip, r2
   84f2c:	d1f7      	bne.n	84f1e <_free_r+0x7a>
   84f2e:	68d3      	ldr	r3, [r2, #12]
   84f30:	60e3      	str	r3, [r4, #12]
   84f32:	60a2      	str	r2, [r4, #8]
   84f34:	609c      	str	r4, [r3, #8]
   84f36:	60d4      	str	r4, [r2, #12]
   84f38:	4630      	mov	r0, r6
   84f3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84f3e:	f000 bdfd 	b.w	85b3c <__malloc_unlock>
   84f42:	f855 5c08 	ldr.w	r5, [r5, #-8]
   84f46:	f10c 0808 	add.w	r8, ip, #8
   84f4a:	1b64      	subs	r4, r4, r5
   84f4c:	68a0      	ldr	r0, [r4, #8]
   84f4e:	442b      	add	r3, r5
   84f50:	4540      	cmp	r0, r8
   84f52:	d042      	beq.n	84fda <_free_r+0x136>
   84f54:	68e5      	ldr	r5, [r4, #12]
   84f56:	60c5      	str	r5, [r0, #12]
   84f58:	60a8      	str	r0, [r5, #8]
   84f5a:	e7c0      	b.n	84ede <_free_r+0x3a>
   84f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84f60:	08db      	lsrs	r3, r3, #3
   84f62:	109a      	asrs	r2, r3, #2
   84f64:	2001      	movs	r0, #1
   84f66:	4090      	lsls	r0, r2
   84f68:	f8dc 1004 	ldr.w	r1, [ip, #4]
   84f6c:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   84f70:	689a      	ldr	r2, [r3, #8]
   84f72:	4301      	orrs	r1, r0
   84f74:	60a2      	str	r2, [r4, #8]
   84f76:	60e3      	str	r3, [r4, #12]
   84f78:	f8cc 1004 	str.w	r1, [ip, #4]
   84f7c:	4630      	mov	r0, r6
   84f7e:	609c      	str	r4, [r3, #8]
   84f80:	60d4      	str	r4, [r2, #12]
   84f82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84f86:	f000 bdd9 	b.w	85b3c <__malloc_unlock>
   84f8a:	4d29      	ldr	r5, [pc, #164]	; (85030 <_free_r+0x18c>)
   84f8c:	42a8      	cmp	r0, r5
   84f8e:	d1ae      	bne.n	84eee <_free_r+0x4a>
   84f90:	f043 0201 	orr.w	r2, r3, #1
   84f94:	f8cc 4014 	str.w	r4, [ip, #20]
   84f98:	f8cc 4010 	str.w	r4, [ip, #16]
   84f9c:	60e0      	str	r0, [r4, #12]
   84f9e:	60a0      	str	r0, [r4, #8]
   84fa0:	6062      	str	r2, [r4, #4]
   84fa2:	50e3      	str	r3, [r4, r3]
   84fa4:	e7c8      	b.n	84f38 <_free_r+0x94>
   84fa6:	441f      	add	r7, r3
   84fa8:	07cb      	lsls	r3, r1, #31
   84faa:	d407      	bmi.n	84fbc <_free_r+0x118>
   84fac:	f855 1c08 	ldr.w	r1, [r5, #-8]
   84fb0:	1a64      	subs	r4, r4, r1
   84fb2:	68e3      	ldr	r3, [r4, #12]
   84fb4:	68a2      	ldr	r2, [r4, #8]
   84fb6:	440f      	add	r7, r1
   84fb8:	60d3      	str	r3, [r2, #12]
   84fba:	609a      	str	r2, [r3, #8]
   84fbc:	4b1d      	ldr	r3, [pc, #116]	; (85034 <_free_r+0x190>)
   84fbe:	f047 0201 	orr.w	r2, r7, #1
   84fc2:	681b      	ldr	r3, [r3, #0]
   84fc4:	6062      	str	r2, [r4, #4]
   84fc6:	429f      	cmp	r7, r3
   84fc8:	f8cc 4008 	str.w	r4, [ip, #8]
   84fcc:	d3b4      	bcc.n	84f38 <_free_r+0x94>
   84fce:	4b1a      	ldr	r3, [pc, #104]	; (85038 <_free_r+0x194>)
   84fd0:	4630      	mov	r0, r6
   84fd2:	6819      	ldr	r1, [r3, #0]
   84fd4:	f7ff ff18 	bl	84e08 <_malloc_trim_r>
   84fd8:	e7ae      	b.n	84f38 <_free_r+0x94>
   84fda:	2101      	movs	r1, #1
   84fdc:	e77f      	b.n	84ede <_free_r+0x3a>
   84fde:	2a14      	cmp	r2, #20
   84fe0:	d80b      	bhi.n	84ffa <_free_r+0x156>
   84fe2:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   84fe6:	0041      	lsls	r1, r0, #1
   84fe8:	e792      	b.n	84f10 <_free_r+0x6c>
   84fea:	1080      	asrs	r0, r0, #2
   84fec:	2501      	movs	r5, #1
   84fee:	4085      	lsls	r5, r0
   84ff0:	6848      	ldr	r0, [r1, #4]
   84ff2:	4613      	mov	r3, r2
   84ff4:	4328      	orrs	r0, r5
   84ff6:	6048      	str	r0, [r1, #4]
   84ff8:	e79a      	b.n	84f30 <_free_r+0x8c>
   84ffa:	2a54      	cmp	r2, #84	; 0x54
   84ffc:	d803      	bhi.n	85006 <_free_r+0x162>
   84ffe:	0b18      	lsrs	r0, r3, #12
   85000:	306e      	adds	r0, #110	; 0x6e
   85002:	0041      	lsls	r1, r0, #1
   85004:	e784      	b.n	84f10 <_free_r+0x6c>
   85006:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8500a:	d803      	bhi.n	85014 <_free_r+0x170>
   8500c:	0bd8      	lsrs	r0, r3, #15
   8500e:	3077      	adds	r0, #119	; 0x77
   85010:	0041      	lsls	r1, r0, #1
   85012:	e77d      	b.n	84f10 <_free_r+0x6c>
   85014:	f240 5154 	movw	r1, #1364	; 0x554
   85018:	428a      	cmp	r2, r1
   8501a:	d803      	bhi.n	85024 <_free_r+0x180>
   8501c:	0c98      	lsrs	r0, r3, #18
   8501e:	307c      	adds	r0, #124	; 0x7c
   85020:	0041      	lsls	r1, r0, #1
   85022:	e775      	b.n	84f10 <_free_r+0x6c>
   85024:	21fc      	movs	r1, #252	; 0xfc
   85026:	207e      	movs	r0, #126	; 0x7e
   85028:	e772      	b.n	84f10 <_free_r+0x6c>
   8502a:	bf00      	nop
   8502c:	200705a0 	.word	0x200705a0
   85030:	200705a8 	.word	0x200705a8
   85034:	200709a8 	.word	0x200709a8
   85038:	20078de0 	.word	0x20078de0

0008503c <__sfvwrite_r>:
   8503c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85040:	6893      	ldr	r3, [r2, #8]
   85042:	b083      	sub	sp, #12
   85044:	4616      	mov	r6, r2
   85046:	4681      	mov	r9, r0
   85048:	460c      	mov	r4, r1
   8504a:	b32b      	cbz	r3, 85098 <__sfvwrite_r+0x5c>
   8504c:	898b      	ldrh	r3, [r1, #12]
   8504e:	0719      	lsls	r1, r3, #28
   85050:	d526      	bpl.n	850a0 <__sfvwrite_r+0x64>
   85052:	6922      	ldr	r2, [r4, #16]
   85054:	b322      	cbz	r2, 850a0 <__sfvwrite_r+0x64>
   85056:	f003 0202 	and.w	r2, r3, #2
   8505a:	b292      	uxth	r2, r2
   8505c:	6835      	ldr	r5, [r6, #0]
   8505e:	2a00      	cmp	r2, #0
   85060:	d02c      	beq.n	850bc <__sfvwrite_r+0x80>
   85062:	f04f 0a00 	mov.w	sl, #0
   85066:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 85350 <__sfvwrite_r+0x314>
   8506a:	46d0      	mov	r8, sl
   8506c:	45d8      	cmp	r8, fp
   8506e:	bf34      	ite	cc
   85070:	4643      	movcc	r3, r8
   85072:	465b      	movcs	r3, fp
   85074:	4652      	mov	r2, sl
   85076:	4648      	mov	r0, r9
   85078:	f1b8 0f00 	cmp.w	r8, #0
   8507c:	d04f      	beq.n	8511e <__sfvwrite_r+0xe2>
   8507e:	69e1      	ldr	r1, [r4, #28]
   85080:	6a67      	ldr	r7, [r4, #36]	; 0x24
   85082:	47b8      	blx	r7
   85084:	2800      	cmp	r0, #0
   85086:	dd56      	ble.n	85136 <__sfvwrite_r+0xfa>
   85088:	68b3      	ldr	r3, [r6, #8]
   8508a:	4482      	add	sl, r0
   8508c:	1a1b      	subs	r3, r3, r0
   8508e:	ebc0 0808 	rsb	r8, r0, r8
   85092:	60b3      	str	r3, [r6, #8]
   85094:	2b00      	cmp	r3, #0
   85096:	d1e9      	bne.n	8506c <__sfvwrite_r+0x30>
   85098:	2000      	movs	r0, #0
   8509a:	b003      	add	sp, #12
   8509c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   850a0:	4648      	mov	r0, r9
   850a2:	4621      	mov	r1, r4
   850a4:	f7ff fc88 	bl	849b8 <__swsetup_r>
   850a8:	2800      	cmp	r0, #0
   850aa:	f040 8148 	bne.w	8533e <__sfvwrite_r+0x302>
   850ae:	89a3      	ldrh	r3, [r4, #12]
   850b0:	6835      	ldr	r5, [r6, #0]
   850b2:	f003 0202 	and.w	r2, r3, #2
   850b6:	b292      	uxth	r2, r2
   850b8:	2a00      	cmp	r2, #0
   850ba:	d1d2      	bne.n	85062 <__sfvwrite_r+0x26>
   850bc:	f013 0a01 	ands.w	sl, r3, #1
   850c0:	d142      	bne.n	85148 <__sfvwrite_r+0x10c>
   850c2:	46d0      	mov	r8, sl
   850c4:	f1b8 0f00 	cmp.w	r8, #0
   850c8:	d023      	beq.n	85112 <__sfvwrite_r+0xd6>
   850ca:	059a      	lsls	r2, r3, #22
   850cc:	68a7      	ldr	r7, [r4, #8]
   850ce:	d576      	bpl.n	851be <__sfvwrite_r+0x182>
   850d0:	45b8      	cmp	r8, r7
   850d2:	f0c0 80a4 	bcc.w	8521e <__sfvwrite_r+0x1e2>
   850d6:	f413 6f90 	tst.w	r3, #1152	; 0x480
   850da:	f040 80b2 	bne.w	85242 <__sfvwrite_r+0x206>
   850de:	6820      	ldr	r0, [r4, #0]
   850e0:	46bb      	mov	fp, r7
   850e2:	4651      	mov	r1, sl
   850e4:	465a      	mov	r2, fp
   850e6:	f000 fcc1 	bl	85a6c <memmove>
   850ea:	68a2      	ldr	r2, [r4, #8]
   850ec:	6821      	ldr	r1, [r4, #0]
   850ee:	1bd2      	subs	r2, r2, r7
   850f0:	eb01 030b 	add.w	r3, r1, fp
   850f4:	60a2      	str	r2, [r4, #8]
   850f6:	6023      	str	r3, [r4, #0]
   850f8:	4642      	mov	r2, r8
   850fa:	68b3      	ldr	r3, [r6, #8]
   850fc:	4492      	add	sl, r2
   850fe:	1a9b      	subs	r3, r3, r2
   85100:	ebc2 0808 	rsb	r8, r2, r8
   85104:	60b3      	str	r3, [r6, #8]
   85106:	2b00      	cmp	r3, #0
   85108:	d0c6      	beq.n	85098 <__sfvwrite_r+0x5c>
   8510a:	89a3      	ldrh	r3, [r4, #12]
   8510c:	f1b8 0f00 	cmp.w	r8, #0
   85110:	d1db      	bne.n	850ca <__sfvwrite_r+0x8e>
   85112:	f8d5 a000 	ldr.w	sl, [r5]
   85116:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8511a:	3508      	adds	r5, #8
   8511c:	e7d2      	b.n	850c4 <__sfvwrite_r+0x88>
   8511e:	f8d5 a000 	ldr.w	sl, [r5]
   85122:	f8d5 8004 	ldr.w	r8, [r5, #4]
   85126:	3508      	adds	r5, #8
   85128:	e7a0      	b.n	8506c <__sfvwrite_r+0x30>
   8512a:	4648      	mov	r0, r9
   8512c:	4621      	mov	r1, r4
   8512e:	f7ff fd59 	bl	84be4 <_fflush_r>
   85132:	2800      	cmp	r0, #0
   85134:	d059      	beq.n	851ea <__sfvwrite_r+0x1ae>
   85136:	89a3      	ldrh	r3, [r4, #12]
   85138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8513c:	f04f 30ff 	mov.w	r0, #4294967295
   85140:	81a3      	strh	r3, [r4, #12]
   85142:	b003      	add	sp, #12
   85144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85148:	4692      	mov	sl, r2
   8514a:	9201      	str	r2, [sp, #4]
   8514c:	4693      	mov	fp, r2
   8514e:	4690      	mov	r8, r2
   85150:	f1b8 0f00 	cmp.w	r8, #0
   85154:	d02b      	beq.n	851ae <__sfvwrite_r+0x172>
   85156:	9f01      	ldr	r7, [sp, #4]
   85158:	2f00      	cmp	r7, #0
   8515a:	d064      	beq.n	85226 <__sfvwrite_r+0x1ea>
   8515c:	6820      	ldr	r0, [r4, #0]
   8515e:	6921      	ldr	r1, [r4, #16]
   85160:	45c2      	cmp	sl, r8
   85162:	bf34      	ite	cc
   85164:	4653      	movcc	r3, sl
   85166:	4643      	movcs	r3, r8
   85168:	4288      	cmp	r0, r1
   8516a:	461f      	mov	r7, r3
   8516c:	f8d4 c008 	ldr.w	ip, [r4, #8]
   85170:	6962      	ldr	r2, [r4, #20]
   85172:	d903      	bls.n	8517c <__sfvwrite_r+0x140>
   85174:	4494      	add	ip, r2
   85176:	4563      	cmp	r3, ip
   85178:	f300 80ae 	bgt.w	852d8 <__sfvwrite_r+0x29c>
   8517c:	4293      	cmp	r3, r2
   8517e:	db36      	blt.n	851ee <__sfvwrite_r+0x1b2>
   85180:	4613      	mov	r3, r2
   85182:	6a67      	ldr	r7, [r4, #36]	; 0x24
   85184:	4648      	mov	r0, r9
   85186:	69e1      	ldr	r1, [r4, #28]
   85188:	465a      	mov	r2, fp
   8518a:	47b8      	blx	r7
   8518c:	1e07      	subs	r7, r0, #0
   8518e:	ddd2      	ble.n	85136 <__sfvwrite_r+0xfa>
   85190:	ebba 0a07 	subs.w	sl, sl, r7
   85194:	d03a      	beq.n	8520c <__sfvwrite_r+0x1d0>
   85196:	68b3      	ldr	r3, [r6, #8]
   85198:	44bb      	add	fp, r7
   8519a:	1bdb      	subs	r3, r3, r7
   8519c:	ebc7 0808 	rsb	r8, r7, r8
   851a0:	60b3      	str	r3, [r6, #8]
   851a2:	2b00      	cmp	r3, #0
   851a4:	f43f af78 	beq.w	85098 <__sfvwrite_r+0x5c>
   851a8:	f1b8 0f00 	cmp.w	r8, #0
   851ac:	d1d3      	bne.n	85156 <__sfvwrite_r+0x11a>
   851ae:	2700      	movs	r7, #0
   851b0:	f8d5 b000 	ldr.w	fp, [r5]
   851b4:	f8d5 8004 	ldr.w	r8, [r5, #4]
   851b8:	9701      	str	r7, [sp, #4]
   851ba:	3508      	adds	r5, #8
   851bc:	e7c8      	b.n	85150 <__sfvwrite_r+0x114>
   851be:	6820      	ldr	r0, [r4, #0]
   851c0:	6923      	ldr	r3, [r4, #16]
   851c2:	4298      	cmp	r0, r3
   851c4:	d802      	bhi.n	851cc <__sfvwrite_r+0x190>
   851c6:	6963      	ldr	r3, [r4, #20]
   851c8:	4598      	cmp	r8, r3
   851ca:	d272      	bcs.n	852b2 <__sfvwrite_r+0x276>
   851cc:	45b8      	cmp	r8, r7
   851ce:	bf38      	it	cc
   851d0:	4647      	movcc	r7, r8
   851d2:	463a      	mov	r2, r7
   851d4:	4651      	mov	r1, sl
   851d6:	f000 fc49 	bl	85a6c <memmove>
   851da:	68a3      	ldr	r3, [r4, #8]
   851dc:	6822      	ldr	r2, [r4, #0]
   851de:	1bdb      	subs	r3, r3, r7
   851e0:	443a      	add	r2, r7
   851e2:	60a3      	str	r3, [r4, #8]
   851e4:	6022      	str	r2, [r4, #0]
   851e6:	2b00      	cmp	r3, #0
   851e8:	d09f      	beq.n	8512a <__sfvwrite_r+0xee>
   851ea:	463a      	mov	r2, r7
   851ec:	e785      	b.n	850fa <__sfvwrite_r+0xbe>
   851ee:	461a      	mov	r2, r3
   851f0:	4659      	mov	r1, fp
   851f2:	9300      	str	r3, [sp, #0]
   851f4:	f000 fc3a 	bl	85a6c <memmove>
   851f8:	9b00      	ldr	r3, [sp, #0]
   851fa:	68a1      	ldr	r1, [r4, #8]
   851fc:	6822      	ldr	r2, [r4, #0]
   851fe:	1ac9      	subs	r1, r1, r3
   85200:	ebba 0a07 	subs.w	sl, sl, r7
   85204:	4413      	add	r3, r2
   85206:	60a1      	str	r1, [r4, #8]
   85208:	6023      	str	r3, [r4, #0]
   8520a:	d1c4      	bne.n	85196 <__sfvwrite_r+0x15a>
   8520c:	4648      	mov	r0, r9
   8520e:	4621      	mov	r1, r4
   85210:	f7ff fce8 	bl	84be4 <_fflush_r>
   85214:	2800      	cmp	r0, #0
   85216:	d18e      	bne.n	85136 <__sfvwrite_r+0xfa>
   85218:	f8cd a004 	str.w	sl, [sp, #4]
   8521c:	e7bb      	b.n	85196 <__sfvwrite_r+0x15a>
   8521e:	6820      	ldr	r0, [r4, #0]
   85220:	4647      	mov	r7, r8
   85222:	46c3      	mov	fp, r8
   85224:	e75d      	b.n	850e2 <__sfvwrite_r+0xa6>
   85226:	4658      	mov	r0, fp
   85228:	210a      	movs	r1, #10
   8522a:	4642      	mov	r2, r8
   8522c:	f000 fbd4 	bl	859d8 <memchr>
   85230:	2800      	cmp	r0, #0
   85232:	d07f      	beq.n	85334 <__sfvwrite_r+0x2f8>
   85234:	f100 0a01 	add.w	sl, r0, #1
   85238:	2701      	movs	r7, #1
   8523a:	ebcb 0a0a 	rsb	sl, fp, sl
   8523e:	9701      	str	r7, [sp, #4]
   85240:	e78c      	b.n	8515c <__sfvwrite_r+0x120>
   85242:	6822      	ldr	r2, [r4, #0]
   85244:	6921      	ldr	r1, [r4, #16]
   85246:	6967      	ldr	r7, [r4, #20]
   85248:	ebc1 0c02 	rsb	ip, r1, r2
   8524c:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   85250:	f10c 0201 	add.w	r2, ip, #1
   85254:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   85258:	4442      	add	r2, r8
   8525a:	107f      	asrs	r7, r7, #1
   8525c:	4297      	cmp	r7, r2
   8525e:	bf34      	ite	cc
   85260:	4617      	movcc	r7, r2
   85262:	463a      	movcs	r2, r7
   85264:	055b      	lsls	r3, r3, #21
   85266:	d54f      	bpl.n	85308 <__sfvwrite_r+0x2cc>
   85268:	4611      	mov	r1, r2
   8526a:	4648      	mov	r0, r9
   8526c:	f8cd c000 	str.w	ip, [sp]
   85270:	f000 f916 	bl	854a0 <_malloc_r>
   85274:	f8dd c000 	ldr.w	ip, [sp]
   85278:	4683      	mov	fp, r0
   8527a:	2800      	cmp	r0, #0
   8527c:	d062      	beq.n	85344 <__sfvwrite_r+0x308>
   8527e:	4662      	mov	r2, ip
   85280:	6921      	ldr	r1, [r4, #16]
   85282:	f8cd c000 	str.w	ip, [sp]
   85286:	f7fe fb49 	bl	8391c <memcpy>
   8528a:	89a2      	ldrh	r2, [r4, #12]
   8528c:	f8dd c000 	ldr.w	ip, [sp]
   85290:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   85294:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   85298:	81a2      	strh	r2, [r4, #12]
   8529a:	eb0b 000c 	add.w	r0, fp, ip
   8529e:	ebcc 0207 	rsb	r2, ip, r7
   852a2:	f8c4 b010 	str.w	fp, [r4, #16]
   852a6:	6167      	str	r7, [r4, #20]
   852a8:	6020      	str	r0, [r4, #0]
   852aa:	60a2      	str	r2, [r4, #8]
   852ac:	4647      	mov	r7, r8
   852ae:	46c3      	mov	fp, r8
   852b0:	e717      	b.n	850e2 <__sfvwrite_r+0xa6>
   852b2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   852b6:	4590      	cmp	r8, r2
   852b8:	bf38      	it	cc
   852ba:	4642      	movcc	r2, r8
   852bc:	fb92 f2f3 	sdiv	r2, r2, r3
   852c0:	fb02 f303 	mul.w	r3, r2, r3
   852c4:	6a67      	ldr	r7, [r4, #36]	; 0x24
   852c6:	4648      	mov	r0, r9
   852c8:	69e1      	ldr	r1, [r4, #28]
   852ca:	4652      	mov	r2, sl
   852cc:	47b8      	blx	r7
   852ce:	2800      	cmp	r0, #0
   852d0:	f77f af31 	ble.w	85136 <__sfvwrite_r+0xfa>
   852d4:	4602      	mov	r2, r0
   852d6:	e710      	b.n	850fa <__sfvwrite_r+0xbe>
   852d8:	4662      	mov	r2, ip
   852da:	4659      	mov	r1, fp
   852dc:	f8cd c000 	str.w	ip, [sp]
   852e0:	f000 fbc4 	bl	85a6c <memmove>
   852e4:	f8dd c000 	ldr.w	ip, [sp]
   852e8:	6823      	ldr	r3, [r4, #0]
   852ea:	4648      	mov	r0, r9
   852ec:	4463      	add	r3, ip
   852ee:	6023      	str	r3, [r4, #0]
   852f0:	4621      	mov	r1, r4
   852f2:	f8cd c000 	str.w	ip, [sp]
   852f6:	f7ff fc75 	bl	84be4 <_fflush_r>
   852fa:	f8dd c000 	ldr.w	ip, [sp]
   852fe:	2800      	cmp	r0, #0
   85300:	f47f af19 	bne.w	85136 <__sfvwrite_r+0xfa>
   85304:	4667      	mov	r7, ip
   85306:	e743      	b.n	85190 <__sfvwrite_r+0x154>
   85308:	4648      	mov	r0, r9
   8530a:	f8cd c000 	str.w	ip, [sp]
   8530e:	f000 fc17 	bl	85b40 <_realloc_r>
   85312:	f8dd c000 	ldr.w	ip, [sp]
   85316:	4683      	mov	fp, r0
   85318:	2800      	cmp	r0, #0
   8531a:	d1be      	bne.n	8529a <__sfvwrite_r+0x25e>
   8531c:	4648      	mov	r0, r9
   8531e:	6921      	ldr	r1, [r4, #16]
   85320:	f7ff fdc0 	bl	84ea4 <_free_r>
   85324:	89a3      	ldrh	r3, [r4, #12]
   85326:	220c      	movs	r2, #12
   85328:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   8532c:	b29b      	uxth	r3, r3
   8532e:	f8c9 2000 	str.w	r2, [r9]
   85332:	e701      	b.n	85138 <__sfvwrite_r+0xfc>
   85334:	2701      	movs	r7, #1
   85336:	f108 0a01 	add.w	sl, r8, #1
   8533a:	9701      	str	r7, [sp, #4]
   8533c:	e70e      	b.n	8515c <__sfvwrite_r+0x120>
   8533e:	f04f 30ff 	mov.w	r0, #4294967295
   85342:	e6aa      	b.n	8509a <__sfvwrite_r+0x5e>
   85344:	230c      	movs	r3, #12
   85346:	f8c9 3000 	str.w	r3, [r9]
   8534a:	89a3      	ldrh	r3, [r4, #12]
   8534c:	e6f4      	b.n	85138 <__sfvwrite_r+0xfc>
   8534e:	bf00      	nop
   85350:	7ffffc00 	.word	0x7ffffc00

00085354 <_fwalk>:
   85354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85358:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   8535c:	4688      	mov	r8, r1
   8535e:	d019      	beq.n	85394 <_fwalk+0x40>
   85360:	2600      	movs	r6, #0
   85362:	687d      	ldr	r5, [r7, #4]
   85364:	68bc      	ldr	r4, [r7, #8]
   85366:	3d01      	subs	r5, #1
   85368:	d40e      	bmi.n	85388 <_fwalk+0x34>
   8536a:	89a3      	ldrh	r3, [r4, #12]
   8536c:	3d01      	subs	r5, #1
   8536e:	2b01      	cmp	r3, #1
   85370:	d906      	bls.n	85380 <_fwalk+0x2c>
   85372:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   85376:	4620      	mov	r0, r4
   85378:	3301      	adds	r3, #1
   8537a:	d001      	beq.n	85380 <_fwalk+0x2c>
   8537c:	47c0      	blx	r8
   8537e:	4306      	orrs	r6, r0
   85380:	1c6b      	adds	r3, r5, #1
   85382:	f104 0468 	add.w	r4, r4, #104	; 0x68
   85386:	d1f0      	bne.n	8536a <_fwalk+0x16>
   85388:	683f      	ldr	r7, [r7, #0]
   8538a:	2f00      	cmp	r7, #0
   8538c:	d1e9      	bne.n	85362 <_fwalk+0xe>
   8538e:	4630      	mov	r0, r6
   85390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85394:	463e      	mov	r6, r7
   85396:	4630      	mov	r0, r6
   85398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0008539c <__locale_charset>:
   8539c:	4800      	ldr	r0, [pc, #0]	; (853a0 <__locale_charset+0x4>)
   8539e:	4770      	bx	lr
   853a0:	2007057c 	.word	0x2007057c

000853a4 <__locale_mb_cur_max>:
   853a4:	4b01      	ldr	r3, [pc, #4]	; (853ac <__locale_mb_cur_max+0x8>)
   853a6:	6818      	ldr	r0, [r3, #0]
   853a8:	4770      	bx	lr
   853aa:	bf00      	nop
   853ac:	2007059c 	.word	0x2007059c

000853b0 <__smakebuf_r>:
   853b0:	b5f0      	push	{r4, r5, r6, r7, lr}
   853b2:	898b      	ldrh	r3, [r1, #12]
   853b4:	b091      	sub	sp, #68	; 0x44
   853b6:	b29a      	uxth	r2, r3
   853b8:	0796      	lsls	r6, r2, #30
   853ba:	460c      	mov	r4, r1
   853bc:	4605      	mov	r5, r0
   853be:	d437      	bmi.n	85430 <__smakebuf_r+0x80>
   853c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   853c4:	2900      	cmp	r1, #0
   853c6:	db17      	blt.n	853f8 <__smakebuf_r+0x48>
   853c8:	aa01      	add	r2, sp, #4
   853ca:	f000 ff39 	bl	86240 <_fstat_r>
   853ce:	2800      	cmp	r0, #0
   853d0:	db10      	blt.n	853f4 <__smakebuf_r+0x44>
   853d2:	9b02      	ldr	r3, [sp, #8]
   853d4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   853d8:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   853dc:	424f      	negs	r7, r1
   853de:	414f      	adcs	r7, r1
   853e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   853e4:	d02c      	beq.n	85440 <__smakebuf_r+0x90>
   853e6:	89a3      	ldrh	r3, [r4, #12]
   853e8:	f44f 6680 	mov.w	r6, #1024	; 0x400
   853ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   853f0:	81a3      	strh	r3, [r4, #12]
   853f2:	e00b      	b.n	8540c <__smakebuf_r+0x5c>
   853f4:	89a3      	ldrh	r3, [r4, #12]
   853f6:	b29a      	uxth	r2, r3
   853f8:	f012 0f80 	tst.w	r2, #128	; 0x80
   853fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   85400:	81a3      	strh	r3, [r4, #12]
   85402:	bf14      	ite	ne
   85404:	2640      	movne	r6, #64	; 0x40
   85406:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   8540a:	2700      	movs	r7, #0
   8540c:	4628      	mov	r0, r5
   8540e:	4631      	mov	r1, r6
   85410:	f000 f846 	bl	854a0 <_malloc_r>
   85414:	89a3      	ldrh	r3, [r4, #12]
   85416:	2800      	cmp	r0, #0
   85418:	d029      	beq.n	8546e <__smakebuf_r+0xbe>
   8541a:	4a1b      	ldr	r2, [pc, #108]	; (85488 <__smakebuf_r+0xd8>)
   8541c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   85420:	63ea      	str	r2, [r5, #60]	; 0x3c
   85422:	81a3      	strh	r3, [r4, #12]
   85424:	6020      	str	r0, [r4, #0]
   85426:	6120      	str	r0, [r4, #16]
   85428:	6166      	str	r6, [r4, #20]
   8542a:	b9a7      	cbnz	r7, 85456 <__smakebuf_r+0xa6>
   8542c:	b011      	add	sp, #68	; 0x44
   8542e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85430:	f101 0343 	add.w	r3, r1, #67	; 0x43
   85434:	2201      	movs	r2, #1
   85436:	600b      	str	r3, [r1, #0]
   85438:	610b      	str	r3, [r1, #16]
   8543a:	614a      	str	r2, [r1, #20]
   8543c:	b011      	add	sp, #68	; 0x44
   8543e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85440:	4a12      	ldr	r2, [pc, #72]	; (8548c <__smakebuf_r+0xdc>)
   85442:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   85444:	4293      	cmp	r3, r2
   85446:	d1ce      	bne.n	853e6 <__smakebuf_r+0x36>
   85448:	89a3      	ldrh	r3, [r4, #12]
   8544a:	f44f 6680 	mov.w	r6, #1024	; 0x400
   8544e:	4333      	orrs	r3, r6
   85450:	81a3      	strh	r3, [r4, #12]
   85452:	64e6      	str	r6, [r4, #76]	; 0x4c
   85454:	e7da      	b.n	8540c <__smakebuf_r+0x5c>
   85456:	4628      	mov	r0, r5
   85458:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8545c:	f000 ff04 	bl	86268 <_isatty_r>
   85460:	2800      	cmp	r0, #0
   85462:	d0e3      	beq.n	8542c <__smakebuf_r+0x7c>
   85464:	89a3      	ldrh	r3, [r4, #12]
   85466:	f043 0301 	orr.w	r3, r3, #1
   8546a:	81a3      	strh	r3, [r4, #12]
   8546c:	e7de      	b.n	8542c <__smakebuf_r+0x7c>
   8546e:	059a      	lsls	r2, r3, #22
   85470:	d4dc      	bmi.n	8542c <__smakebuf_r+0x7c>
   85472:	f104 0243 	add.w	r2, r4, #67	; 0x43
   85476:	f043 0302 	orr.w	r3, r3, #2
   8547a:	2101      	movs	r1, #1
   8547c:	81a3      	strh	r3, [r4, #12]
   8547e:	6022      	str	r2, [r4, #0]
   85480:	6122      	str	r2, [r4, #16]
   85482:	6161      	str	r1, [r4, #20]
   85484:	e7d2      	b.n	8542c <__smakebuf_r+0x7c>
   85486:	bf00      	nop
   85488:	00084c11 	.word	0x00084c11
   8548c:	00085f81 	.word	0x00085f81

00085490 <malloc>:
   85490:	4b02      	ldr	r3, [pc, #8]	; (8549c <malloc+0xc>)
   85492:	4601      	mov	r1, r0
   85494:	6818      	ldr	r0, [r3, #0]
   85496:	f000 b803 	b.w	854a0 <_malloc_r>
   8549a:	bf00      	nop
   8549c:	20070578 	.word	0x20070578

000854a0 <_malloc_r>:
   854a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   854a4:	f101 050b 	add.w	r5, r1, #11
   854a8:	2d16      	cmp	r5, #22
   854aa:	b083      	sub	sp, #12
   854ac:	4606      	mov	r6, r0
   854ae:	d927      	bls.n	85500 <_malloc_r+0x60>
   854b0:	f035 0507 	bics.w	r5, r5, #7
   854b4:	d427      	bmi.n	85506 <_malloc_r+0x66>
   854b6:	42a9      	cmp	r1, r5
   854b8:	d825      	bhi.n	85506 <_malloc_r+0x66>
   854ba:	4630      	mov	r0, r6
   854bc:	f000 fb3c 	bl	85b38 <__malloc_lock>
   854c0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   854c4:	d226      	bcs.n	85514 <_malloc_r+0x74>
   854c6:	4fc1      	ldr	r7, [pc, #772]	; (857cc <_malloc_r+0x32c>)
   854c8:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   854cc:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   854d0:	68dc      	ldr	r4, [r3, #12]
   854d2:	429c      	cmp	r4, r3
   854d4:	f000 81d2 	beq.w	8587c <_malloc_r+0x3dc>
   854d8:	6863      	ldr	r3, [r4, #4]
   854da:	68e2      	ldr	r2, [r4, #12]
   854dc:	f023 0303 	bic.w	r3, r3, #3
   854e0:	4423      	add	r3, r4
   854e2:	6858      	ldr	r0, [r3, #4]
   854e4:	68a1      	ldr	r1, [r4, #8]
   854e6:	f040 0501 	orr.w	r5, r0, #1
   854ea:	60ca      	str	r2, [r1, #12]
   854ec:	4630      	mov	r0, r6
   854ee:	6091      	str	r1, [r2, #8]
   854f0:	605d      	str	r5, [r3, #4]
   854f2:	f000 fb23 	bl	85b3c <__malloc_unlock>
   854f6:	3408      	adds	r4, #8
   854f8:	4620      	mov	r0, r4
   854fa:	b003      	add	sp, #12
   854fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85500:	2510      	movs	r5, #16
   85502:	42a9      	cmp	r1, r5
   85504:	d9d9      	bls.n	854ba <_malloc_r+0x1a>
   85506:	2400      	movs	r4, #0
   85508:	230c      	movs	r3, #12
   8550a:	4620      	mov	r0, r4
   8550c:	6033      	str	r3, [r6, #0]
   8550e:	b003      	add	sp, #12
   85510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85514:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   85518:	f000 8089 	beq.w	8562e <_malloc_r+0x18e>
   8551c:	f1bc 0f04 	cmp.w	ip, #4
   85520:	f200 8160 	bhi.w	857e4 <_malloc_r+0x344>
   85524:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   85528:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   8552c:	ea4f 014c 	mov.w	r1, ip, lsl #1
   85530:	4fa6      	ldr	r7, [pc, #664]	; (857cc <_malloc_r+0x32c>)
   85532:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   85536:	68cc      	ldr	r4, [r1, #12]
   85538:	42a1      	cmp	r1, r4
   8553a:	d105      	bne.n	85548 <_malloc_r+0xa8>
   8553c:	e00c      	b.n	85558 <_malloc_r+0xb8>
   8553e:	2b00      	cmp	r3, #0
   85540:	da79      	bge.n	85636 <_malloc_r+0x196>
   85542:	68e4      	ldr	r4, [r4, #12]
   85544:	42a1      	cmp	r1, r4
   85546:	d007      	beq.n	85558 <_malloc_r+0xb8>
   85548:	6862      	ldr	r2, [r4, #4]
   8554a:	f022 0203 	bic.w	r2, r2, #3
   8554e:	1b53      	subs	r3, r2, r5
   85550:	2b0f      	cmp	r3, #15
   85552:	ddf4      	ble.n	8553e <_malloc_r+0x9e>
   85554:	f10c 3cff 	add.w	ip, ip, #4294967295
   85558:	f10c 0c01 	add.w	ip, ip, #1
   8555c:	4b9b      	ldr	r3, [pc, #620]	; (857cc <_malloc_r+0x32c>)
   8555e:	693c      	ldr	r4, [r7, #16]
   85560:	f103 0e08 	add.w	lr, r3, #8
   85564:	4574      	cmp	r4, lr
   85566:	f000 817e 	beq.w	85866 <_malloc_r+0x3c6>
   8556a:	6861      	ldr	r1, [r4, #4]
   8556c:	f021 0103 	bic.w	r1, r1, #3
   85570:	1b4a      	subs	r2, r1, r5
   85572:	2a0f      	cmp	r2, #15
   85574:	f300 8164 	bgt.w	85840 <_malloc_r+0x3a0>
   85578:	2a00      	cmp	r2, #0
   8557a:	f8c3 e014 	str.w	lr, [r3, #20]
   8557e:	f8c3 e010 	str.w	lr, [r3, #16]
   85582:	da69      	bge.n	85658 <_malloc_r+0x1b8>
   85584:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   85588:	f080 813a 	bcs.w	85800 <_malloc_r+0x360>
   8558c:	08c9      	lsrs	r1, r1, #3
   8558e:	108a      	asrs	r2, r1, #2
   85590:	f04f 0801 	mov.w	r8, #1
   85594:	fa08 f802 	lsl.w	r8, r8, r2
   85598:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   8559c:	685a      	ldr	r2, [r3, #4]
   8559e:	6888      	ldr	r0, [r1, #8]
   855a0:	ea48 0202 	orr.w	r2, r8, r2
   855a4:	60a0      	str	r0, [r4, #8]
   855a6:	60e1      	str	r1, [r4, #12]
   855a8:	605a      	str	r2, [r3, #4]
   855aa:	608c      	str	r4, [r1, #8]
   855ac:	60c4      	str	r4, [r0, #12]
   855ae:	ea4f 03ac 	mov.w	r3, ip, asr #2
   855b2:	2001      	movs	r0, #1
   855b4:	4098      	lsls	r0, r3
   855b6:	4290      	cmp	r0, r2
   855b8:	d85b      	bhi.n	85672 <_malloc_r+0x1d2>
   855ba:	4202      	tst	r2, r0
   855bc:	d106      	bne.n	855cc <_malloc_r+0x12c>
   855be:	f02c 0c03 	bic.w	ip, ip, #3
   855c2:	0040      	lsls	r0, r0, #1
   855c4:	4202      	tst	r2, r0
   855c6:	f10c 0c04 	add.w	ip, ip, #4
   855ca:	d0fa      	beq.n	855c2 <_malloc_r+0x122>
   855cc:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   855d0:	4644      	mov	r4, r8
   855d2:	46e1      	mov	r9, ip
   855d4:	68e3      	ldr	r3, [r4, #12]
   855d6:	429c      	cmp	r4, r3
   855d8:	d107      	bne.n	855ea <_malloc_r+0x14a>
   855da:	e146      	b.n	8586a <_malloc_r+0x3ca>
   855dc:	2a00      	cmp	r2, #0
   855de:	f280 8157 	bge.w	85890 <_malloc_r+0x3f0>
   855e2:	68db      	ldr	r3, [r3, #12]
   855e4:	429c      	cmp	r4, r3
   855e6:	f000 8140 	beq.w	8586a <_malloc_r+0x3ca>
   855ea:	6859      	ldr	r1, [r3, #4]
   855ec:	f021 0103 	bic.w	r1, r1, #3
   855f0:	1b4a      	subs	r2, r1, r5
   855f2:	2a0f      	cmp	r2, #15
   855f4:	ddf2      	ble.n	855dc <_malloc_r+0x13c>
   855f6:	461c      	mov	r4, r3
   855f8:	f854 cf08 	ldr.w	ip, [r4, #8]!
   855fc:	68d9      	ldr	r1, [r3, #12]
   855fe:	f045 0901 	orr.w	r9, r5, #1
   85602:	f042 0801 	orr.w	r8, r2, #1
   85606:	441d      	add	r5, r3
   85608:	f8c3 9004 	str.w	r9, [r3, #4]
   8560c:	4630      	mov	r0, r6
   8560e:	f8cc 100c 	str.w	r1, [ip, #12]
   85612:	f8c1 c008 	str.w	ip, [r1, #8]
   85616:	617d      	str	r5, [r7, #20]
   85618:	613d      	str	r5, [r7, #16]
   8561a:	f8c5 e00c 	str.w	lr, [r5, #12]
   8561e:	f8c5 e008 	str.w	lr, [r5, #8]
   85622:	f8c5 8004 	str.w	r8, [r5, #4]
   85626:	50aa      	str	r2, [r5, r2]
   85628:	f000 fa88 	bl	85b3c <__malloc_unlock>
   8562c:	e764      	b.n	854f8 <_malloc_r+0x58>
   8562e:	217e      	movs	r1, #126	; 0x7e
   85630:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   85634:	e77c      	b.n	85530 <_malloc_r+0x90>
   85636:	4422      	add	r2, r4
   85638:	6850      	ldr	r0, [r2, #4]
   8563a:	68e3      	ldr	r3, [r4, #12]
   8563c:	68a1      	ldr	r1, [r4, #8]
   8563e:	f040 0501 	orr.w	r5, r0, #1
   85642:	60cb      	str	r3, [r1, #12]
   85644:	4630      	mov	r0, r6
   85646:	6099      	str	r1, [r3, #8]
   85648:	6055      	str	r5, [r2, #4]
   8564a:	f000 fa77 	bl	85b3c <__malloc_unlock>
   8564e:	3408      	adds	r4, #8
   85650:	4620      	mov	r0, r4
   85652:	b003      	add	sp, #12
   85654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85658:	4421      	add	r1, r4
   8565a:	684b      	ldr	r3, [r1, #4]
   8565c:	4630      	mov	r0, r6
   8565e:	f043 0301 	orr.w	r3, r3, #1
   85662:	604b      	str	r3, [r1, #4]
   85664:	f000 fa6a 	bl	85b3c <__malloc_unlock>
   85668:	3408      	adds	r4, #8
   8566a:	4620      	mov	r0, r4
   8566c:	b003      	add	sp, #12
   8566e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85672:	68bc      	ldr	r4, [r7, #8]
   85674:	6863      	ldr	r3, [r4, #4]
   85676:	f023 0903 	bic.w	r9, r3, #3
   8567a:	45a9      	cmp	r9, r5
   8567c:	d304      	bcc.n	85688 <_malloc_r+0x1e8>
   8567e:	ebc5 0309 	rsb	r3, r5, r9
   85682:	2b0f      	cmp	r3, #15
   85684:	f300 8091 	bgt.w	857aa <_malloc_r+0x30a>
   85688:	4b51      	ldr	r3, [pc, #324]	; (857d0 <_malloc_r+0x330>)
   8568a:	4a52      	ldr	r2, [pc, #328]	; (857d4 <_malloc_r+0x334>)
   8568c:	6819      	ldr	r1, [r3, #0]
   8568e:	6813      	ldr	r3, [r2, #0]
   85690:	eb05 0a01 	add.w	sl, r5, r1
   85694:	3301      	adds	r3, #1
   85696:	eb04 0b09 	add.w	fp, r4, r9
   8569a:	f000 8161 	beq.w	85960 <_malloc_r+0x4c0>
   8569e:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   856a2:	f10a 0a0f 	add.w	sl, sl, #15
   856a6:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   856aa:	f02a 0a0f 	bic.w	sl, sl, #15
   856ae:	4630      	mov	r0, r6
   856b0:	4651      	mov	r1, sl
   856b2:	9201      	str	r2, [sp, #4]
   856b4:	f000 fc24 	bl	85f00 <_sbrk_r>
   856b8:	f1b0 3fff 	cmp.w	r0, #4294967295
   856bc:	4680      	mov	r8, r0
   856be:	9a01      	ldr	r2, [sp, #4]
   856c0:	f000 8101 	beq.w	858c6 <_malloc_r+0x426>
   856c4:	4583      	cmp	fp, r0
   856c6:	f200 80fb 	bhi.w	858c0 <_malloc_r+0x420>
   856ca:	f8df c114 	ldr.w	ip, [pc, #276]	; 857e0 <_malloc_r+0x340>
   856ce:	45c3      	cmp	fp, r8
   856d0:	f8dc 3000 	ldr.w	r3, [ip]
   856d4:	4453      	add	r3, sl
   856d6:	f8cc 3000 	str.w	r3, [ip]
   856da:	f000 814a 	beq.w	85972 <_malloc_r+0x4d2>
   856de:	6812      	ldr	r2, [r2, #0]
   856e0:	493c      	ldr	r1, [pc, #240]	; (857d4 <_malloc_r+0x334>)
   856e2:	3201      	adds	r2, #1
   856e4:	bf1b      	ittet	ne
   856e6:	ebcb 0b08 	rsbne	fp, fp, r8
   856ea:	445b      	addne	r3, fp
   856ec:	f8c1 8000 	streq.w	r8, [r1]
   856f0:	f8cc 3000 	strne.w	r3, [ip]
   856f4:	f018 0307 	ands.w	r3, r8, #7
   856f8:	f000 8114 	beq.w	85924 <_malloc_r+0x484>
   856fc:	f1c3 0208 	rsb	r2, r3, #8
   85700:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   85704:	4490      	add	r8, r2
   85706:	3308      	adds	r3, #8
   85708:	44c2      	add	sl, r8
   8570a:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   8570e:	ebca 0a03 	rsb	sl, sl, r3
   85712:	4651      	mov	r1, sl
   85714:	4630      	mov	r0, r6
   85716:	f8cd c004 	str.w	ip, [sp, #4]
   8571a:	f000 fbf1 	bl	85f00 <_sbrk_r>
   8571e:	1c43      	adds	r3, r0, #1
   85720:	f8dd c004 	ldr.w	ip, [sp, #4]
   85724:	f000 8135 	beq.w	85992 <_malloc_r+0x4f2>
   85728:	ebc8 0200 	rsb	r2, r8, r0
   8572c:	4452      	add	r2, sl
   8572e:	f042 0201 	orr.w	r2, r2, #1
   85732:	f8dc 3000 	ldr.w	r3, [ip]
   85736:	42bc      	cmp	r4, r7
   85738:	4453      	add	r3, sl
   8573a:	f8c7 8008 	str.w	r8, [r7, #8]
   8573e:	f8cc 3000 	str.w	r3, [ip]
   85742:	f8c8 2004 	str.w	r2, [r8, #4]
   85746:	f8df a098 	ldr.w	sl, [pc, #152]	; 857e0 <_malloc_r+0x340>
   8574a:	d015      	beq.n	85778 <_malloc_r+0x2d8>
   8574c:	f1b9 0f0f 	cmp.w	r9, #15
   85750:	f240 80eb 	bls.w	8592a <_malloc_r+0x48a>
   85754:	6861      	ldr	r1, [r4, #4]
   85756:	f1a9 020c 	sub.w	r2, r9, #12
   8575a:	f022 0207 	bic.w	r2, r2, #7
   8575e:	f001 0101 	and.w	r1, r1, #1
   85762:	ea42 0e01 	orr.w	lr, r2, r1
   85766:	2005      	movs	r0, #5
   85768:	18a1      	adds	r1, r4, r2
   8576a:	2a0f      	cmp	r2, #15
   8576c:	f8c4 e004 	str.w	lr, [r4, #4]
   85770:	6048      	str	r0, [r1, #4]
   85772:	6088      	str	r0, [r1, #8]
   85774:	f200 8111 	bhi.w	8599a <_malloc_r+0x4fa>
   85778:	4a17      	ldr	r2, [pc, #92]	; (857d8 <_malloc_r+0x338>)
   8577a:	68bc      	ldr	r4, [r7, #8]
   8577c:	6811      	ldr	r1, [r2, #0]
   8577e:	428b      	cmp	r3, r1
   85780:	bf88      	it	hi
   85782:	6013      	strhi	r3, [r2, #0]
   85784:	4a15      	ldr	r2, [pc, #84]	; (857dc <_malloc_r+0x33c>)
   85786:	6811      	ldr	r1, [r2, #0]
   85788:	428b      	cmp	r3, r1
   8578a:	bf88      	it	hi
   8578c:	6013      	strhi	r3, [r2, #0]
   8578e:	6862      	ldr	r2, [r4, #4]
   85790:	f022 0203 	bic.w	r2, r2, #3
   85794:	4295      	cmp	r5, r2
   85796:	ebc5 0302 	rsb	r3, r5, r2
   8579a:	d801      	bhi.n	857a0 <_malloc_r+0x300>
   8579c:	2b0f      	cmp	r3, #15
   8579e:	dc04      	bgt.n	857aa <_malloc_r+0x30a>
   857a0:	4630      	mov	r0, r6
   857a2:	f000 f9cb 	bl	85b3c <__malloc_unlock>
   857a6:	2400      	movs	r4, #0
   857a8:	e6a6      	b.n	854f8 <_malloc_r+0x58>
   857aa:	f045 0201 	orr.w	r2, r5, #1
   857ae:	f043 0301 	orr.w	r3, r3, #1
   857b2:	4425      	add	r5, r4
   857b4:	6062      	str	r2, [r4, #4]
   857b6:	4630      	mov	r0, r6
   857b8:	60bd      	str	r5, [r7, #8]
   857ba:	606b      	str	r3, [r5, #4]
   857bc:	f000 f9be 	bl	85b3c <__malloc_unlock>
   857c0:	3408      	adds	r4, #8
   857c2:	4620      	mov	r0, r4
   857c4:	b003      	add	sp, #12
   857c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   857ca:	bf00      	nop
   857cc:	200705a0 	.word	0x200705a0
   857d0:	20078de0 	.word	0x20078de0
   857d4:	200709ac 	.word	0x200709ac
   857d8:	20078ddc 	.word	0x20078ddc
   857dc:	20078dd8 	.word	0x20078dd8
   857e0:	20078de4 	.word	0x20078de4
   857e4:	f1bc 0f14 	cmp.w	ip, #20
   857e8:	d961      	bls.n	858ae <_malloc_r+0x40e>
   857ea:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   857ee:	f200 808f 	bhi.w	85910 <_malloc_r+0x470>
   857f2:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   857f6:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   857fa:	ea4f 014c 	mov.w	r1, ip, lsl #1
   857fe:	e697      	b.n	85530 <_malloc_r+0x90>
   85800:	0a4b      	lsrs	r3, r1, #9
   85802:	2b04      	cmp	r3, #4
   85804:	d958      	bls.n	858b8 <_malloc_r+0x418>
   85806:	2b14      	cmp	r3, #20
   85808:	f200 80ad 	bhi.w	85966 <_malloc_r+0x4c6>
   8580c:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   85810:	0050      	lsls	r0, r2, #1
   85812:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   85816:	6883      	ldr	r3, [r0, #8]
   85818:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 859d4 <_malloc_r+0x534>
   8581c:	4283      	cmp	r3, r0
   8581e:	f000 808a 	beq.w	85936 <_malloc_r+0x496>
   85822:	685a      	ldr	r2, [r3, #4]
   85824:	f022 0203 	bic.w	r2, r2, #3
   85828:	4291      	cmp	r1, r2
   8582a:	d202      	bcs.n	85832 <_malloc_r+0x392>
   8582c:	689b      	ldr	r3, [r3, #8]
   8582e:	4298      	cmp	r0, r3
   85830:	d1f7      	bne.n	85822 <_malloc_r+0x382>
   85832:	68d9      	ldr	r1, [r3, #12]
   85834:	687a      	ldr	r2, [r7, #4]
   85836:	60e1      	str	r1, [r4, #12]
   85838:	60a3      	str	r3, [r4, #8]
   8583a:	608c      	str	r4, [r1, #8]
   8583c:	60dc      	str	r4, [r3, #12]
   8583e:	e6b6      	b.n	855ae <_malloc_r+0x10e>
   85840:	f045 0701 	orr.w	r7, r5, #1
   85844:	f042 0101 	orr.w	r1, r2, #1
   85848:	4425      	add	r5, r4
   8584a:	6067      	str	r7, [r4, #4]
   8584c:	4630      	mov	r0, r6
   8584e:	615d      	str	r5, [r3, #20]
   85850:	611d      	str	r5, [r3, #16]
   85852:	f8c5 e00c 	str.w	lr, [r5, #12]
   85856:	f8c5 e008 	str.w	lr, [r5, #8]
   8585a:	6069      	str	r1, [r5, #4]
   8585c:	50aa      	str	r2, [r5, r2]
   8585e:	3408      	adds	r4, #8
   85860:	f000 f96c 	bl	85b3c <__malloc_unlock>
   85864:	e648      	b.n	854f8 <_malloc_r+0x58>
   85866:	685a      	ldr	r2, [r3, #4]
   85868:	e6a1      	b.n	855ae <_malloc_r+0x10e>
   8586a:	f109 0901 	add.w	r9, r9, #1
   8586e:	f019 0f03 	tst.w	r9, #3
   85872:	f104 0408 	add.w	r4, r4, #8
   85876:	f47f aead 	bne.w	855d4 <_malloc_r+0x134>
   8587a:	e02d      	b.n	858d8 <_malloc_r+0x438>
   8587c:	f104 0308 	add.w	r3, r4, #8
   85880:	6964      	ldr	r4, [r4, #20]
   85882:	42a3      	cmp	r3, r4
   85884:	bf08      	it	eq
   85886:	f10c 0c02 	addeq.w	ip, ip, #2
   8588a:	f43f ae67 	beq.w	8555c <_malloc_r+0xbc>
   8588e:	e623      	b.n	854d8 <_malloc_r+0x38>
   85890:	4419      	add	r1, r3
   85892:	6848      	ldr	r0, [r1, #4]
   85894:	461c      	mov	r4, r3
   85896:	f854 2f08 	ldr.w	r2, [r4, #8]!
   8589a:	68db      	ldr	r3, [r3, #12]
   8589c:	f040 0501 	orr.w	r5, r0, #1
   858a0:	604d      	str	r5, [r1, #4]
   858a2:	4630      	mov	r0, r6
   858a4:	60d3      	str	r3, [r2, #12]
   858a6:	609a      	str	r2, [r3, #8]
   858a8:	f000 f948 	bl	85b3c <__malloc_unlock>
   858ac:	e624      	b.n	854f8 <_malloc_r+0x58>
   858ae:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   858b2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   858b6:	e63b      	b.n	85530 <_malloc_r+0x90>
   858b8:	098a      	lsrs	r2, r1, #6
   858ba:	3238      	adds	r2, #56	; 0x38
   858bc:	0050      	lsls	r0, r2, #1
   858be:	e7a8      	b.n	85812 <_malloc_r+0x372>
   858c0:	42bc      	cmp	r4, r7
   858c2:	f43f af02 	beq.w	856ca <_malloc_r+0x22a>
   858c6:	68bc      	ldr	r4, [r7, #8]
   858c8:	6862      	ldr	r2, [r4, #4]
   858ca:	f022 0203 	bic.w	r2, r2, #3
   858ce:	e761      	b.n	85794 <_malloc_r+0x2f4>
   858d0:	f8d8 8000 	ldr.w	r8, [r8]
   858d4:	4598      	cmp	r8, r3
   858d6:	d17a      	bne.n	859ce <_malloc_r+0x52e>
   858d8:	f01c 0f03 	tst.w	ip, #3
   858dc:	f1a8 0308 	sub.w	r3, r8, #8
   858e0:	f10c 3cff 	add.w	ip, ip, #4294967295
   858e4:	d1f4      	bne.n	858d0 <_malloc_r+0x430>
   858e6:	687b      	ldr	r3, [r7, #4]
   858e8:	ea23 0300 	bic.w	r3, r3, r0
   858ec:	607b      	str	r3, [r7, #4]
   858ee:	0040      	lsls	r0, r0, #1
   858f0:	4298      	cmp	r0, r3
   858f2:	f63f aebe 	bhi.w	85672 <_malloc_r+0x1d2>
   858f6:	2800      	cmp	r0, #0
   858f8:	f43f aebb 	beq.w	85672 <_malloc_r+0x1d2>
   858fc:	4203      	tst	r3, r0
   858fe:	46cc      	mov	ip, r9
   85900:	f47f ae64 	bne.w	855cc <_malloc_r+0x12c>
   85904:	0040      	lsls	r0, r0, #1
   85906:	4203      	tst	r3, r0
   85908:	f10c 0c04 	add.w	ip, ip, #4
   8590c:	d0fa      	beq.n	85904 <_malloc_r+0x464>
   8590e:	e65d      	b.n	855cc <_malloc_r+0x12c>
   85910:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   85914:	d819      	bhi.n	8594a <_malloc_r+0x4aa>
   85916:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   8591a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   8591e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   85922:	e605      	b.n	85530 <_malloc_r+0x90>
   85924:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   85928:	e6ee      	b.n	85708 <_malloc_r+0x268>
   8592a:	2301      	movs	r3, #1
   8592c:	f8c8 3004 	str.w	r3, [r8, #4]
   85930:	4644      	mov	r4, r8
   85932:	2200      	movs	r2, #0
   85934:	e72e      	b.n	85794 <_malloc_r+0x2f4>
   85936:	1092      	asrs	r2, r2, #2
   85938:	2001      	movs	r0, #1
   8593a:	4090      	lsls	r0, r2
   8593c:	f8d8 2004 	ldr.w	r2, [r8, #4]
   85940:	4619      	mov	r1, r3
   85942:	4302      	orrs	r2, r0
   85944:	f8c8 2004 	str.w	r2, [r8, #4]
   85948:	e775      	b.n	85836 <_malloc_r+0x396>
   8594a:	f240 5354 	movw	r3, #1364	; 0x554
   8594e:	459c      	cmp	ip, r3
   85950:	d81b      	bhi.n	8598a <_malloc_r+0x4ea>
   85952:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   85956:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   8595a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8595e:	e5e7      	b.n	85530 <_malloc_r+0x90>
   85960:	f10a 0a10 	add.w	sl, sl, #16
   85964:	e6a3      	b.n	856ae <_malloc_r+0x20e>
   85966:	2b54      	cmp	r3, #84	; 0x54
   85968:	d81f      	bhi.n	859aa <_malloc_r+0x50a>
   8596a:	0b0a      	lsrs	r2, r1, #12
   8596c:	326e      	adds	r2, #110	; 0x6e
   8596e:	0050      	lsls	r0, r2, #1
   85970:	e74f      	b.n	85812 <_malloc_r+0x372>
   85972:	f3cb 010b 	ubfx	r1, fp, #0, #12
   85976:	2900      	cmp	r1, #0
   85978:	f47f aeb1 	bne.w	856de <_malloc_r+0x23e>
   8597c:	eb0a 0109 	add.w	r1, sl, r9
   85980:	68ba      	ldr	r2, [r7, #8]
   85982:	f041 0101 	orr.w	r1, r1, #1
   85986:	6051      	str	r1, [r2, #4]
   85988:	e6f6      	b.n	85778 <_malloc_r+0x2d8>
   8598a:	21fc      	movs	r1, #252	; 0xfc
   8598c:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   85990:	e5ce      	b.n	85530 <_malloc_r+0x90>
   85992:	2201      	movs	r2, #1
   85994:	f04f 0a00 	mov.w	sl, #0
   85998:	e6cb      	b.n	85732 <_malloc_r+0x292>
   8599a:	f104 0108 	add.w	r1, r4, #8
   8599e:	4630      	mov	r0, r6
   859a0:	f7ff fa80 	bl	84ea4 <_free_r>
   859a4:	f8da 3000 	ldr.w	r3, [sl]
   859a8:	e6e6      	b.n	85778 <_malloc_r+0x2d8>
   859aa:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   859ae:	d803      	bhi.n	859b8 <_malloc_r+0x518>
   859b0:	0bca      	lsrs	r2, r1, #15
   859b2:	3277      	adds	r2, #119	; 0x77
   859b4:	0050      	lsls	r0, r2, #1
   859b6:	e72c      	b.n	85812 <_malloc_r+0x372>
   859b8:	f240 5254 	movw	r2, #1364	; 0x554
   859bc:	4293      	cmp	r3, r2
   859be:	d803      	bhi.n	859c8 <_malloc_r+0x528>
   859c0:	0c8a      	lsrs	r2, r1, #18
   859c2:	327c      	adds	r2, #124	; 0x7c
   859c4:	0050      	lsls	r0, r2, #1
   859c6:	e724      	b.n	85812 <_malloc_r+0x372>
   859c8:	20fc      	movs	r0, #252	; 0xfc
   859ca:	227e      	movs	r2, #126	; 0x7e
   859cc:	e721      	b.n	85812 <_malloc_r+0x372>
   859ce:	687b      	ldr	r3, [r7, #4]
   859d0:	e78d      	b.n	858ee <_malloc_r+0x44e>
   859d2:	bf00      	nop
   859d4:	200705a0 	.word	0x200705a0

000859d8 <memchr>:
   859d8:	0783      	lsls	r3, r0, #30
   859da:	b470      	push	{r4, r5, r6}
   859dc:	b2c9      	uxtb	r1, r1
   859de:	d040      	beq.n	85a62 <memchr+0x8a>
   859e0:	1e54      	subs	r4, r2, #1
   859e2:	b32a      	cbz	r2, 85a30 <memchr+0x58>
   859e4:	7803      	ldrb	r3, [r0, #0]
   859e6:	428b      	cmp	r3, r1
   859e8:	d023      	beq.n	85a32 <memchr+0x5a>
   859ea:	1c43      	adds	r3, r0, #1
   859ec:	e004      	b.n	859f8 <memchr+0x20>
   859ee:	b1fc      	cbz	r4, 85a30 <memchr+0x58>
   859f0:	7805      	ldrb	r5, [r0, #0]
   859f2:	4614      	mov	r4, r2
   859f4:	428d      	cmp	r5, r1
   859f6:	d01c      	beq.n	85a32 <memchr+0x5a>
   859f8:	f013 0f03 	tst.w	r3, #3
   859fc:	4618      	mov	r0, r3
   859fe:	f104 32ff 	add.w	r2, r4, #4294967295
   85a02:	f103 0301 	add.w	r3, r3, #1
   85a06:	d1f2      	bne.n	859ee <memchr+0x16>
   85a08:	2c03      	cmp	r4, #3
   85a0a:	d814      	bhi.n	85a36 <memchr+0x5e>
   85a0c:	1e65      	subs	r5, r4, #1
   85a0e:	b354      	cbz	r4, 85a66 <memchr+0x8e>
   85a10:	7803      	ldrb	r3, [r0, #0]
   85a12:	428b      	cmp	r3, r1
   85a14:	d00d      	beq.n	85a32 <memchr+0x5a>
   85a16:	1c42      	adds	r2, r0, #1
   85a18:	2300      	movs	r3, #0
   85a1a:	e002      	b.n	85a22 <memchr+0x4a>
   85a1c:	7804      	ldrb	r4, [r0, #0]
   85a1e:	428c      	cmp	r4, r1
   85a20:	d007      	beq.n	85a32 <memchr+0x5a>
   85a22:	42ab      	cmp	r3, r5
   85a24:	4610      	mov	r0, r2
   85a26:	f103 0301 	add.w	r3, r3, #1
   85a2a:	f102 0201 	add.w	r2, r2, #1
   85a2e:	d1f5      	bne.n	85a1c <memchr+0x44>
   85a30:	2000      	movs	r0, #0
   85a32:	bc70      	pop	{r4, r5, r6}
   85a34:	4770      	bx	lr
   85a36:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   85a3a:	4603      	mov	r3, r0
   85a3c:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   85a40:	681a      	ldr	r2, [r3, #0]
   85a42:	4618      	mov	r0, r3
   85a44:	4072      	eors	r2, r6
   85a46:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   85a4a:	ea25 0202 	bic.w	r2, r5, r2
   85a4e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   85a52:	f103 0304 	add.w	r3, r3, #4
   85a56:	d1d9      	bne.n	85a0c <memchr+0x34>
   85a58:	3c04      	subs	r4, #4
   85a5a:	2c03      	cmp	r4, #3
   85a5c:	4618      	mov	r0, r3
   85a5e:	d8ef      	bhi.n	85a40 <memchr+0x68>
   85a60:	e7d4      	b.n	85a0c <memchr+0x34>
   85a62:	4614      	mov	r4, r2
   85a64:	e7d0      	b.n	85a08 <memchr+0x30>
   85a66:	4620      	mov	r0, r4
   85a68:	e7e3      	b.n	85a32 <memchr+0x5a>
   85a6a:	bf00      	nop

00085a6c <memmove>:
   85a6c:	4288      	cmp	r0, r1
   85a6e:	b4f0      	push	{r4, r5, r6, r7}
   85a70:	d910      	bls.n	85a94 <memmove+0x28>
   85a72:	188c      	adds	r4, r1, r2
   85a74:	42a0      	cmp	r0, r4
   85a76:	d20d      	bcs.n	85a94 <memmove+0x28>
   85a78:	1885      	adds	r5, r0, r2
   85a7a:	1e53      	subs	r3, r2, #1
   85a7c:	b142      	cbz	r2, 85a90 <memmove+0x24>
   85a7e:	4621      	mov	r1, r4
   85a80:	462a      	mov	r2, r5
   85a82:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   85a86:	3b01      	subs	r3, #1
   85a88:	f802 4d01 	strb.w	r4, [r2, #-1]!
   85a8c:	1c5c      	adds	r4, r3, #1
   85a8e:	d1f8      	bne.n	85a82 <memmove+0x16>
   85a90:	bcf0      	pop	{r4, r5, r6, r7}
   85a92:	4770      	bx	lr
   85a94:	2a0f      	cmp	r2, #15
   85a96:	d944      	bls.n	85b22 <memmove+0xb6>
   85a98:	ea40 0301 	orr.w	r3, r0, r1
   85a9c:	079b      	lsls	r3, r3, #30
   85a9e:	d144      	bne.n	85b2a <memmove+0xbe>
   85aa0:	f1a2 0710 	sub.w	r7, r2, #16
   85aa4:	093f      	lsrs	r7, r7, #4
   85aa6:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   85aaa:	3610      	adds	r6, #16
   85aac:	460c      	mov	r4, r1
   85aae:	4603      	mov	r3, r0
   85ab0:	6825      	ldr	r5, [r4, #0]
   85ab2:	3310      	adds	r3, #16
   85ab4:	f843 5c10 	str.w	r5, [r3, #-16]
   85ab8:	6865      	ldr	r5, [r4, #4]
   85aba:	3410      	adds	r4, #16
   85abc:	f843 5c0c 	str.w	r5, [r3, #-12]
   85ac0:	f854 5c08 	ldr.w	r5, [r4, #-8]
   85ac4:	f843 5c08 	str.w	r5, [r3, #-8]
   85ac8:	f854 5c04 	ldr.w	r5, [r4, #-4]
   85acc:	f843 5c04 	str.w	r5, [r3, #-4]
   85ad0:	42b3      	cmp	r3, r6
   85ad2:	d1ed      	bne.n	85ab0 <memmove+0x44>
   85ad4:	1c7b      	adds	r3, r7, #1
   85ad6:	f002 0c0f 	and.w	ip, r2, #15
   85ada:	011b      	lsls	r3, r3, #4
   85adc:	f1bc 0f03 	cmp.w	ip, #3
   85ae0:	4419      	add	r1, r3
   85ae2:	4403      	add	r3, r0
   85ae4:	d923      	bls.n	85b2e <memmove+0xc2>
   85ae6:	460e      	mov	r6, r1
   85ae8:	461d      	mov	r5, r3
   85aea:	4664      	mov	r4, ip
   85aec:	f856 7b04 	ldr.w	r7, [r6], #4
   85af0:	3c04      	subs	r4, #4
   85af2:	2c03      	cmp	r4, #3
   85af4:	f845 7b04 	str.w	r7, [r5], #4
   85af8:	d8f8      	bhi.n	85aec <memmove+0x80>
   85afa:	f1ac 0404 	sub.w	r4, ip, #4
   85afe:	f024 0403 	bic.w	r4, r4, #3
   85b02:	3404      	adds	r4, #4
   85b04:	f002 0203 	and.w	r2, r2, #3
   85b08:	4423      	add	r3, r4
   85b0a:	4421      	add	r1, r4
   85b0c:	2a00      	cmp	r2, #0
   85b0e:	d0bf      	beq.n	85a90 <memmove+0x24>
   85b10:	441a      	add	r2, r3
   85b12:	f811 4b01 	ldrb.w	r4, [r1], #1
   85b16:	f803 4b01 	strb.w	r4, [r3], #1
   85b1a:	4293      	cmp	r3, r2
   85b1c:	d1f9      	bne.n	85b12 <memmove+0xa6>
   85b1e:	bcf0      	pop	{r4, r5, r6, r7}
   85b20:	4770      	bx	lr
   85b22:	4603      	mov	r3, r0
   85b24:	2a00      	cmp	r2, #0
   85b26:	d1f3      	bne.n	85b10 <memmove+0xa4>
   85b28:	e7b2      	b.n	85a90 <memmove+0x24>
   85b2a:	4603      	mov	r3, r0
   85b2c:	e7f0      	b.n	85b10 <memmove+0xa4>
   85b2e:	4662      	mov	r2, ip
   85b30:	2a00      	cmp	r2, #0
   85b32:	d1ed      	bne.n	85b10 <memmove+0xa4>
   85b34:	e7ac      	b.n	85a90 <memmove+0x24>
   85b36:	bf00      	nop

00085b38 <__malloc_lock>:
   85b38:	4770      	bx	lr
   85b3a:	bf00      	nop

00085b3c <__malloc_unlock>:
   85b3c:	4770      	bx	lr
   85b3e:	bf00      	nop

00085b40 <_realloc_r>:
   85b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85b44:	460c      	mov	r4, r1
   85b46:	b083      	sub	sp, #12
   85b48:	4690      	mov	r8, r2
   85b4a:	4681      	mov	r9, r0
   85b4c:	2900      	cmp	r1, #0
   85b4e:	f000 80ba 	beq.w	85cc6 <_realloc_r+0x186>
   85b52:	f7ff fff1 	bl	85b38 <__malloc_lock>
   85b56:	f108 060b 	add.w	r6, r8, #11
   85b5a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   85b5e:	2e16      	cmp	r6, #22
   85b60:	f023 0503 	bic.w	r5, r3, #3
   85b64:	f1a4 0708 	sub.w	r7, r4, #8
   85b68:	d84b      	bhi.n	85c02 <_realloc_r+0xc2>
   85b6a:	2110      	movs	r1, #16
   85b6c:	460e      	mov	r6, r1
   85b6e:	45b0      	cmp	r8, r6
   85b70:	d84c      	bhi.n	85c0c <_realloc_r+0xcc>
   85b72:	428d      	cmp	r5, r1
   85b74:	da51      	bge.n	85c1a <_realloc_r+0xda>
   85b76:	f8df b384 	ldr.w	fp, [pc, #900]	; 85efc <_realloc_r+0x3bc>
   85b7a:	1978      	adds	r0, r7, r5
   85b7c:	f8db e008 	ldr.w	lr, [fp, #8]
   85b80:	4586      	cmp	lr, r0
   85b82:	f000 80a6 	beq.w	85cd2 <_realloc_r+0x192>
   85b86:	6842      	ldr	r2, [r0, #4]
   85b88:	f022 0c01 	bic.w	ip, r2, #1
   85b8c:	4484      	add	ip, r0
   85b8e:	f8dc c004 	ldr.w	ip, [ip, #4]
   85b92:	f01c 0f01 	tst.w	ip, #1
   85b96:	d054      	beq.n	85c42 <_realloc_r+0x102>
   85b98:	2200      	movs	r2, #0
   85b9a:	4610      	mov	r0, r2
   85b9c:	07db      	lsls	r3, r3, #31
   85b9e:	d46f      	bmi.n	85c80 <_realloc_r+0x140>
   85ba0:	f854 3c08 	ldr.w	r3, [r4, #-8]
   85ba4:	ebc3 0a07 	rsb	sl, r3, r7
   85ba8:	f8da 3004 	ldr.w	r3, [sl, #4]
   85bac:	f023 0303 	bic.w	r3, r3, #3
   85bb0:	442b      	add	r3, r5
   85bb2:	2800      	cmp	r0, #0
   85bb4:	d062      	beq.n	85c7c <_realloc_r+0x13c>
   85bb6:	4570      	cmp	r0, lr
   85bb8:	f000 80e9 	beq.w	85d8e <_realloc_r+0x24e>
   85bbc:	eb02 0e03 	add.w	lr, r2, r3
   85bc0:	458e      	cmp	lr, r1
   85bc2:	db5b      	blt.n	85c7c <_realloc_r+0x13c>
   85bc4:	68c3      	ldr	r3, [r0, #12]
   85bc6:	6882      	ldr	r2, [r0, #8]
   85bc8:	46d0      	mov	r8, sl
   85bca:	60d3      	str	r3, [r2, #12]
   85bcc:	609a      	str	r2, [r3, #8]
   85bce:	f858 1f08 	ldr.w	r1, [r8, #8]!
   85bd2:	f8da 300c 	ldr.w	r3, [sl, #12]
   85bd6:	1f2a      	subs	r2, r5, #4
   85bd8:	2a24      	cmp	r2, #36	; 0x24
   85bda:	60cb      	str	r3, [r1, #12]
   85bdc:	6099      	str	r1, [r3, #8]
   85bde:	f200 8123 	bhi.w	85e28 <_realloc_r+0x2e8>
   85be2:	2a13      	cmp	r2, #19
   85be4:	f240 80b0 	bls.w	85d48 <_realloc_r+0x208>
   85be8:	6823      	ldr	r3, [r4, #0]
   85bea:	2a1b      	cmp	r2, #27
   85bec:	f8ca 3008 	str.w	r3, [sl, #8]
   85bf0:	6863      	ldr	r3, [r4, #4]
   85bf2:	f8ca 300c 	str.w	r3, [sl, #12]
   85bf6:	f200 812b 	bhi.w	85e50 <_realloc_r+0x310>
   85bfa:	3408      	adds	r4, #8
   85bfc:	f10a 0310 	add.w	r3, sl, #16
   85c00:	e0a3      	b.n	85d4a <_realloc_r+0x20a>
   85c02:	f026 0607 	bic.w	r6, r6, #7
   85c06:	2e00      	cmp	r6, #0
   85c08:	4631      	mov	r1, r6
   85c0a:	dab0      	bge.n	85b6e <_realloc_r+0x2e>
   85c0c:	230c      	movs	r3, #12
   85c0e:	2000      	movs	r0, #0
   85c10:	f8c9 3000 	str.w	r3, [r9]
   85c14:	b003      	add	sp, #12
   85c16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85c1a:	46a0      	mov	r8, r4
   85c1c:	1baa      	subs	r2, r5, r6
   85c1e:	2a0f      	cmp	r2, #15
   85c20:	f003 0301 	and.w	r3, r3, #1
   85c24:	d81a      	bhi.n	85c5c <_realloc_r+0x11c>
   85c26:	432b      	orrs	r3, r5
   85c28:	607b      	str	r3, [r7, #4]
   85c2a:	443d      	add	r5, r7
   85c2c:	686b      	ldr	r3, [r5, #4]
   85c2e:	f043 0301 	orr.w	r3, r3, #1
   85c32:	606b      	str	r3, [r5, #4]
   85c34:	4648      	mov	r0, r9
   85c36:	f7ff ff81 	bl	85b3c <__malloc_unlock>
   85c3a:	4640      	mov	r0, r8
   85c3c:	b003      	add	sp, #12
   85c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85c42:	f022 0203 	bic.w	r2, r2, #3
   85c46:	eb02 0c05 	add.w	ip, r2, r5
   85c4a:	458c      	cmp	ip, r1
   85c4c:	dba6      	blt.n	85b9c <_realloc_r+0x5c>
   85c4e:	68c2      	ldr	r2, [r0, #12]
   85c50:	6881      	ldr	r1, [r0, #8]
   85c52:	46a0      	mov	r8, r4
   85c54:	60ca      	str	r2, [r1, #12]
   85c56:	4665      	mov	r5, ip
   85c58:	6091      	str	r1, [r2, #8]
   85c5a:	e7df      	b.n	85c1c <_realloc_r+0xdc>
   85c5c:	19b9      	adds	r1, r7, r6
   85c5e:	4333      	orrs	r3, r6
   85c60:	f042 0001 	orr.w	r0, r2, #1
   85c64:	607b      	str	r3, [r7, #4]
   85c66:	440a      	add	r2, r1
   85c68:	6048      	str	r0, [r1, #4]
   85c6a:	6853      	ldr	r3, [r2, #4]
   85c6c:	3108      	adds	r1, #8
   85c6e:	f043 0301 	orr.w	r3, r3, #1
   85c72:	6053      	str	r3, [r2, #4]
   85c74:	4648      	mov	r0, r9
   85c76:	f7ff f915 	bl	84ea4 <_free_r>
   85c7a:	e7db      	b.n	85c34 <_realloc_r+0xf4>
   85c7c:	428b      	cmp	r3, r1
   85c7e:	da33      	bge.n	85ce8 <_realloc_r+0x1a8>
   85c80:	4641      	mov	r1, r8
   85c82:	4648      	mov	r0, r9
   85c84:	f7ff fc0c 	bl	854a0 <_malloc_r>
   85c88:	4680      	mov	r8, r0
   85c8a:	2800      	cmp	r0, #0
   85c8c:	d0d2      	beq.n	85c34 <_realloc_r+0xf4>
   85c8e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   85c92:	f1a0 0108 	sub.w	r1, r0, #8
   85c96:	f023 0201 	bic.w	r2, r3, #1
   85c9a:	443a      	add	r2, r7
   85c9c:	4291      	cmp	r1, r2
   85c9e:	f000 80bc 	beq.w	85e1a <_realloc_r+0x2da>
   85ca2:	1f2a      	subs	r2, r5, #4
   85ca4:	2a24      	cmp	r2, #36	; 0x24
   85ca6:	d86e      	bhi.n	85d86 <_realloc_r+0x246>
   85ca8:	2a13      	cmp	r2, #19
   85caa:	d842      	bhi.n	85d32 <_realloc_r+0x1f2>
   85cac:	4603      	mov	r3, r0
   85cae:	4622      	mov	r2, r4
   85cb0:	6811      	ldr	r1, [r2, #0]
   85cb2:	6019      	str	r1, [r3, #0]
   85cb4:	6851      	ldr	r1, [r2, #4]
   85cb6:	6059      	str	r1, [r3, #4]
   85cb8:	6892      	ldr	r2, [r2, #8]
   85cba:	609a      	str	r2, [r3, #8]
   85cbc:	4621      	mov	r1, r4
   85cbe:	4648      	mov	r0, r9
   85cc0:	f7ff f8f0 	bl	84ea4 <_free_r>
   85cc4:	e7b6      	b.n	85c34 <_realloc_r+0xf4>
   85cc6:	4611      	mov	r1, r2
   85cc8:	b003      	add	sp, #12
   85cca:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85cce:	f7ff bbe7 	b.w	854a0 <_malloc_r>
   85cd2:	f8de 2004 	ldr.w	r2, [lr, #4]
   85cd6:	f106 0c10 	add.w	ip, r6, #16
   85cda:	f022 0203 	bic.w	r2, r2, #3
   85cde:	1950      	adds	r0, r2, r5
   85ce0:	4560      	cmp	r0, ip
   85ce2:	da3d      	bge.n	85d60 <_realloc_r+0x220>
   85ce4:	4670      	mov	r0, lr
   85ce6:	e759      	b.n	85b9c <_realloc_r+0x5c>
   85ce8:	46d0      	mov	r8, sl
   85cea:	f858 0f08 	ldr.w	r0, [r8, #8]!
   85cee:	f8da 100c 	ldr.w	r1, [sl, #12]
   85cf2:	1f2a      	subs	r2, r5, #4
   85cf4:	2a24      	cmp	r2, #36	; 0x24
   85cf6:	60c1      	str	r1, [r0, #12]
   85cf8:	6088      	str	r0, [r1, #8]
   85cfa:	f200 80a0 	bhi.w	85e3e <_realloc_r+0x2fe>
   85cfe:	2a13      	cmp	r2, #19
   85d00:	f240 809b 	bls.w	85e3a <_realloc_r+0x2fa>
   85d04:	6821      	ldr	r1, [r4, #0]
   85d06:	2a1b      	cmp	r2, #27
   85d08:	f8ca 1008 	str.w	r1, [sl, #8]
   85d0c:	6861      	ldr	r1, [r4, #4]
   85d0e:	f8ca 100c 	str.w	r1, [sl, #12]
   85d12:	f200 80b2 	bhi.w	85e7a <_realloc_r+0x33a>
   85d16:	3408      	adds	r4, #8
   85d18:	f10a 0210 	add.w	r2, sl, #16
   85d1c:	6821      	ldr	r1, [r4, #0]
   85d1e:	461d      	mov	r5, r3
   85d20:	6011      	str	r1, [r2, #0]
   85d22:	6861      	ldr	r1, [r4, #4]
   85d24:	4657      	mov	r7, sl
   85d26:	6051      	str	r1, [r2, #4]
   85d28:	68a3      	ldr	r3, [r4, #8]
   85d2a:	6093      	str	r3, [r2, #8]
   85d2c:	f8da 3004 	ldr.w	r3, [sl, #4]
   85d30:	e774      	b.n	85c1c <_realloc_r+0xdc>
   85d32:	6823      	ldr	r3, [r4, #0]
   85d34:	2a1b      	cmp	r2, #27
   85d36:	6003      	str	r3, [r0, #0]
   85d38:	6863      	ldr	r3, [r4, #4]
   85d3a:	6043      	str	r3, [r0, #4]
   85d3c:	d862      	bhi.n	85e04 <_realloc_r+0x2c4>
   85d3e:	f100 0308 	add.w	r3, r0, #8
   85d42:	f104 0208 	add.w	r2, r4, #8
   85d46:	e7b3      	b.n	85cb0 <_realloc_r+0x170>
   85d48:	4643      	mov	r3, r8
   85d4a:	6822      	ldr	r2, [r4, #0]
   85d4c:	4675      	mov	r5, lr
   85d4e:	601a      	str	r2, [r3, #0]
   85d50:	6862      	ldr	r2, [r4, #4]
   85d52:	4657      	mov	r7, sl
   85d54:	605a      	str	r2, [r3, #4]
   85d56:	68a2      	ldr	r2, [r4, #8]
   85d58:	609a      	str	r2, [r3, #8]
   85d5a:	f8da 3004 	ldr.w	r3, [sl, #4]
   85d5e:	e75d      	b.n	85c1c <_realloc_r+0xdc>
   85d60:	1b83      	subs	r3, r0, r6
   85d62:	4437      	add	r7, r6
   85d64:	f043 0301 	orr.w	r3, r3, #1
   85d68:	f8cb 7008 	str.w	r7, [fp, #8]
   85d6c:	607b      	str	r3, [r7, #4]
   85d6e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   85d72:	4648      	mov	r0, r9
   85d74:	f003 0301 	and.w	r3, r3, #1
   85d78:	431e      	orrs	r6, r3
   85d7a:	f844 6c04 	str.w	r6, [r4, #-4]
   85d7e:	f7ff fedd 	bl	85b3c <__malloc_unlock>
   85d82:	4620      	mov	r0, r4
   85d84:	e75a      	b.n	85c3c <_realloc_r+0xfc>
   85d86:	4621      	mov	r1, r4
   85d88:	f7ff fe70 	bl	85a6c <memmove>
   85d8c:	e796      	b.n	85cbc <_realloc_r+0x17c>
   85d8e:	eb02 0c03 	add.w	ip, r2, r3
   85d92:	f106 0210 	add.w	r2, r6, #16
   85d96:	4594      	cmp	ip, r2
   85d98:	f6ff af70 	blt.w	85c7c <_realloc_r+0x13c>
   85d9c:	4657      	mov	r7, sl
   85d9e:	f857 1f08 	ldr.w	r1, [r7, #8]!
   85da2:	f8da 300c 	ldr.w	r3, [sl, #12]
   85da6:	1f2a      	subs	r2, r5, #4
   85da8:	2a24      	cmp	r2, #36	; 0x24
   85daa:	60cb      	str	r3, [r1, #12]
   85dac:	6099      	str	r1, [r3, #8]
   85dae:	f200 8086 	bhi.w	85ebe <_realloc_r+0x37e>
   85db2:	2a13      	cmp	r2, #19
   85db4:	d977      	bls.n	85ea6 <_realloc_r+0x366>
   85db6:	6823      	ldr	r3, [r4, #0]
   85db8:	2a1b      	cmp	r2, #27
   85dba:	f8ca 3008 	str.w	r3, [sl, #8]
   85dbe:	6863      	ldr	r3, [r4, #4]
   85dc0:	f8ca 300c 	str.w	r3, [sl, #12]
   85dc4:	f200 8084 	bhi.w	85ed0 <_realloc_r+0x390>
   85dc8:	3408      	adds	r4, #8
   85dca:	f10a 0310 	add.w	r3, sl, #16
   85dce:	6822      	ldr	r2, [r4, #0]
   85dd0:	601a      	str	r2, [r3, #0]
   85dd2:	6862      	ldr	r2, [r4, #4]
   85dd4:	605a      	str	r2, [r3, #4]
   85dd6:	68a2      	ldr	r2, [r4, #8]
   85dd8:	609a      	str	r2, [r3, #8]
   85dda:	ebc6 020c 	rsb	r2, r6, ip
   85dde:	eb0a 0306 	add.w	r3, sl, r6
   85de2:	f042 0201 	orr.w	r2, r2, #1
   85de6:	f8cb 3008 	str.w	r3, [fp, #8]
   85dea:	605a      	str	r2, [r3, #4]
   85dec:	f8da 3004 	ldr.w	r3, [sl, #4]
   85df0:	4648      	mov	r0, r9
   85df2:	f003 0301 	and.w	r3, r3, #1
   85df6:	431e      	orrs	r6, r3
   85df8:	f8ca 6004 	str.w	r6, [sl, #4]
   85dfc:	f7ff fe9e 	bl	85b3c <__malloc_unlock>
   85e00:	4638      	mov	r0, r7
   85e02:	e71b      	b.n	85c3c <_realloc_r+0xfc>
   85e04:	68a3      	ldr	r3, [r4, #8]
   85e06:	2a24      	cmp	r2, #36	; 0x24
   85e08:	6083      	str	r3, [r0, #8]
   85e0a:	68e3      	ldr	r3, [r4, #12]
   85e0c:	60c3      	str	r3, [r0, #12]
   85e0e:	d02b      	beq.n	85e68 <_realloc_r+0x328>
   85e10:	f100 0310 	add.w	r3, r0, #16
   85e14:	f104 0210 	add.w	r2, r4, #16
   85e18:	e74a      	b.n	85cb0 <_realloc_r+0x170>
   85e1a:	f850 2c04 	ldr.w	r2, [r0, #-4]
   85e1e:	46a0      	mov	r8, r4
   85e20:	f022 0203 	bic.w	r2, r2, #3
   85e24:	4415      	add	r5, r2
   85e26:	e6f9      	b.n	85c1c <_realloc_r+0xdc>
   85e28:	4621      	mov	r1, r4
   85e2a:	4640      	mov	r0, r8
   85e2c:	4675      	mov	r5, lr
   85e2e:	4657      	mov	r7, sl
   85e30:	f7ff fe1c 	bl	85a6c <memmove>
   85e34:	f8da 3004 	ldr.w	r3, [sl, #4]
   85e38:	e6f0      	b.n	85c1c <_realloc_r+0xdc>
   85e3a:	4642      	mov	r2, r8
   85e3c:	e76e      	b.n	85d1c <_realloc_r+0x1dc>
   85e3e:	4621      	mov	r1, r4
   85e40:	4640      	mov	r0, r8
   85e42:	461d      	mov	r5, r3
   85e44:	4657      	mov	r7, sl
   85e46:	f7ff fe11 	bl	85a6c <memmove>
   85e4a:	f8da 3004 	ldr.w	r3, [sl, #4]
   85e4e:	e6e5      	b.n	85c1c <_realloc_r+0xdc>
   85e50:	68a3      	ldr	r3, [r4, #8]
   85e52:	2a24      	cmp	r2, #36	; 0x24
   85e54:	f8ca 3010 	str.w	r3, [sl, #16]
   85e58:	68e3      	ldr	r3, [r4, #12]
   85e5a:	f8ca 3014 	str.w	r3, [sl, #20]
   85e5e:	d018      	beq.n	85e92 <_realloc_r+0x352>
   85e60:	3410      	adds	r4, #16
   85e62:	f10a 0318 	add.w	r3, sl, #24
   85e66:	e770      	b.n	85d4a <_realloc_r+0x20a>
   85e68:	6922      	ldr	r2, [r4, #16]
   85e6a:	f100 0318 	add.w	r3, r0, #24
   85e6e:	6102      	str	r2, [r0, #16]
   85e70:	6961      	ldr	r1, [r4, #20]
   85e72:	f104 0218 	add.w	r2, r4, #24
   85e76:	6141      	str	r1, [r0, #20]
   85e78:	e71a      	b.n	85cb0 <_realloc_r+0x170>
   85e7a:	68a1      	ldr	r1, [r4, #8]
   85e7c:	2a24      	cmp	r2, #36	; 0x24
   85e7e:	f8ca 1010 	str.w	r1, [sl, #16]
   85e82:	68e1      	ldr	r1, [r4, #12]
   85e84:	f8ca 1014 	str.w	r1, [sl, #20]
   85e88:	d00f      	beq.n	85eaa <_realloc_r+0x36a>
   85e8a:	3410      	adds	r4, #16
   85e8c:	f10a 0218 	add.w	r2, sl, #24
   85e90:	e744      	b.n	85d1c <_realloc_r+0x1dc>
   85e92:	6922      	ldr	r2, [r4, #16]
   85e94:	f10a 0320 	add.w	r3, sl, #32
   85e98:	f8ca 2018 	str.w	r2, [sl, #24]
   85e9c:	6962      	ldr	r2, [r4, #20]
   85e9e:	3418      	adds	r4, #24
   85ea0:	f8ca 201c 	str.w	r2, [sl, #28]
   85ea4:	e751      	b.n	85d4a <_realloc_r+0x20a>
   85ea6:	463b      	mov	r3, r7
   85ea8:	e791      	b.n	85dce <_realloc_r+0x28e>
   85eaa:	6921      	ldr	r1, [r4, #16]
   85eac:	f10a 0220 	add.w	r2, sl, #32
   85eb0:	f8ca 1018 	str.w	r1, [sl, #24]
   85eb4:	6961      	ldr	r1, [r4, #20]
   85eb6:	3418      	adds	r4, #24
   85eb8:	f8ca 101c 	str.w	r1, [sl, #28]
   85ebc:	e72e      	b.n	85d1c <_realloc_r+0x1dc>
   85ebe:	4621      	mov	r1, r4
   85ec0:	4638      	mov	r0, r7
   85ec2:	f8cd c004 	str.w	ip, [sp, #4]
   85ec6:	f7ff fdd1 	bl	85a6c <memmove>
   85eca:	f8dd c004 	ldr.w	ip, [sp, #4]
   85ece:	e784      	b.n	85dda <_realloc_r+0x29a>
   85ed0:	68a3      	ldr	r3, [r4, #8]
   85ed2:	2a24      	cmp	r2, #36	; 0x24
   85ed4:	f8ca 3010 	str.w	r3, [sl, #16]
   85ed8:	68e3      	ldr	r3, [r4, #12]
   85eda:	f8ca 3014 	str.w	r3, [sl, #20]
   85ede:	d003      	beq.n	85ee8 <_realloc_r+0x3a8>
   85ee0:	3410      	adds	r4, #16
   85ee2:	f10a 0318 	add.w	r3, sl, #24
   85ee6:	e772      	b.n	85dce <_realloc_r+0x28e>
   85ee8:	6922      	ldr	r2, [r4, #16]
   85eea:	f10a 0320 	add.w	r3, sl, #32
   85eee:	f8ca 2018 	str.w	r2, [sl, #24]
   85ef2:	6962      	ldr	r2, [r4, #20]
   85ef4:	3418      	adds	r4, #24
   85ef6:	f8ca 201c 	str.w	r2, [sl, #28]
   85efa:	e768      	b.n	85dce <_realloc_r+0x28e>
   85efc:	200705a0 	.word	0x200705a0

00085f00 <_sbrk_r>:
   85f00:	b538      	push	{r3, r4, r5, lr}
   85f02:	4c07      	ldr	r4, [pc, #28]	; (85f20 <_sbrk_r+0x20>)
   85f04:	2300      	movs	r3, #0
   85f06:	4605      	mov	r5, r0
   85f08:	4608      	mov	r0, r1
   85f0a:	6023      	str	r3, [r4, #0]
   85f0c:	f7fd f870 	bl	82ff0 <_sbrk>
   85f10:	1c43      	adds	r3, r0, #1
   85f12:	d000      	beq.n	85f16 <_sbrk_r+0x16>
   85f14:	bd38      	pop	{r3, r4, r5, pc}
   85f16:	6823      	ldr	r3, [r4, #0]
   85f18:	2b00      	cmp	r3, #0
   85f1a:	d0fb      	beq.n	85f14 <_sbrk_r+0x14>
   85f1c:	602b      	str	r3, [r5, #0]
   85f1e:	bd38      	pop	{r3, r4, r5, pc}
   85f20:	20078e28 	.word	0x20078e28

00085f24 <__sread>:
   85f24:	b510      	push	{r4, lr}
   85f26:	460c      	mov	r4, r1
   85f28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85f2c:	f000 f9c2 	bl	862b4 <_read_r>
   85f30:	2800      	cmp	r0, #0
   85f32:	db03      	blt.n	85f3c <__sread+0x18>
   85f34:	6d23      	ldr	r3, [r4, #80]	; 0x50
   85f36:	4403      	add	r3, r0
   85f38:	6523      	str	r3, [r4, #80]	; 0x50
   85f3a:	bd10      	pop	{r4, pc}
   85f3c:	89a3      	ldrh	r3, [r4, #12]
   85f3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   85f42:	81a3      	strh	r3, [r4, #12]
   85f44:	bd10      	pop	{r4, pc}
   85f46:	bf00      	nop

00085f48 <__swrite>:
   85f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85f4c:	460c      	mov	r4, r1
   85f4e:	8989      	ldrh	r1, [r1, #12]
   85f50:	461d      	mov	r5, r3
   85f52:	05cb      	lsls	r3, r1, #23
   85f54:	4616      	mov	r6, r2
   85f56:	4607      	mov	r7, r0
   85f58:	d506      	bpl.n	85f68 <__swrite+0x20>
   85f5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85f5e:	2200      	movs	r2, #0
   85f60:	2302      	movs	r3, #2
   85f62:	f000 f993 	bl	8628c <_lseek_r>
   85f66:	89a1      	ldrh	r1, [r4, #12]
   85f68:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   85f6c:	81a1      	strh	r1, [r4, #12]
   85f6e:	4638      	mov	r0, r7
   85f70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85f74:	4632      	mov	r2, r6
   85f76:	462b      	mov	r3, r5
   85f78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   85f7c:	f000 b89e 	b.w	860bc <_write_r>

00085f80 <__sseek>:
   85f80:	b510      	push	{r4, lr}
   85f82:	460c      	mov	r4, r1
   85f84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85f88:	f000 f980 	bl	8628c <_lseek_r>
   85f8c:	89a3      	ldrh	r3, [r4, #12]
   85f8e:	1c42      	adds	r2, r0, #1
   85f90:	bf0e      	itee	eq
   85f92:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   85f96:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   85f9a:	6520      	strne	r0, [r4, #80]	; 0x50
   85f9c:	81a3      	strh	r3, [r4, #12]
   85f9e:	bd10      	pop	{r4, pc}

00085fa0 <__sclose>:
   85fa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85fa4:	f000 b8f2 	b.w	8618c <_close_r>

00085fa8 <__swbuf_r>:
   85fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   85faa:	460d      	mov	r5, r1
   85fac:	4614      	mov	r4, r2
   85fae:	4607      	mov	r7, r0
   85fb0:	b110      	cbz	r0, 85fb8 <__swbuf_r+0x10>
   85fb2:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85fb4:	2b00      	cmp	r3, #0
   85fb6:	d048      	beq.n	8604a <__swbuf_r+0xa2>
   85fb8:	89a2      	ldrh	r2, [r4, #12]
   85fba:	69a0      	ldr	r0, [r4, #24]
   85fbc:	b293      	uxth	r3, r2
   85fbe:	60a0      	str	r0, [r4, #8]
   85fc0:	0718      	lsls	r0, r3, #28
   85fc2:	d538      	bpl.n	86036 <__swbuf_r+0x8e>
   85fc4:	6926      	ldr	r6, [r4, #16]
   85fc6:	2e00      	cmp	r6, #0
   85fc8:	d035      	beq.n	86036 <__swbuf_r+0x8e>
   85fca:	0499      	lsls	r1, r3, #18
   85fcc:	b2ed      	uxtb	r5, r5
   85fce:	d515      	bpl.n	85ffc <__swbuf_r+0x54>
   85fd0:	6823      	ldr	r3, [r4, #0]
   85fd2:	6962      	ldr	r2, [r4, #20]
   85fd4:	1b9e      	subs	r6, r3, r6
   85fd6:	4296      	cmp	r6, r2
   85fd8:	da1c      	bge.n	86014 <__swbuf_r+0x6c>
   85fda:	3601      	adds	r6, #1
   85fdc:	68a2      	ldr	r2, [r4, #8]
   85fde:	1c59      	adds	r1, r3, #1
   85fe0:	3a01      	subs	r2, #1
   85fe2:	60a2      	str	r2, [r4, #8]
   85fe4:	6021      	str	r1, [r4, #0]
   85fe6:	701d      	strb	r5, [r3, #0]
   85fe8:	6963      	ldr	r3, [r4, #20]
   85fea:	42b3      	cmp	r3, r6
   85fec:	d01a      	beq.n	86024 <__swbuf_r+0x7c>
   85fee:	89a3      	ldrh	r3, [r4, #12]
   85ff0:	07db      	lsls	r3, r3, #31
   85ff2:	d501      	bpl.n	85ff8 <__swbuf_r+0x50>
   85ff4:	2d0a      	cmp	r5, #10
   85ff6:	d015      	beq.n	86024 <__swbuf_r+0x7c>
   85ff8:	4628      	mov	r0, r5
   85ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85ffc:	6e63      	ldr	r3, [r4, #100]	; 0x64
   85ffe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   86002:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   86006:	6663      	str	r3, [r4, #100]	; 0x64
   86008:	6823      	ldr	r3, [r4, #0]
   8600a:	81a2      	strh	r2, [r4, #12]
   8600c:	6962      	ldr	r2, [r4, #20]
   8600e:	1b9e      	subs	r6, r3, r6
   86010:	4296      	cmp	r6, r2
   86012:	dbe2      	blt.n	85fda <__swbuf_r+0x32>
   86014:	4638      	mov	r0, r7
   86016:	4621      	mov	r1, r4
   86018:	f7fe fde4 	bl	84be4 <_fflush_r>
   8601c:	b940      	cbnz	r0, 86030 <__swbuf_r+0x88>
   8601e:	6823      	ldr	r3, [r4, #0]
   86020:	2601      	movs	r6, #1
   86022:	e7db      	b.n	85fdc <__swbuf_r+0x34>
   86024:	4638      	mov	r0, r7
   86026:	4621      	mov	r1, r4
   86028:	f7fe fddc 	bl	84be4 <_fflush_r>
   8602c:	2800      	cmp	r0, #0
   8602e:	d0e3      	beq.n	85ff8 <__swbuf_r+0x50>
   86030:	f04f 30ff 	mov.w	r0, #4294967295
   86034:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   86036:	4638      	mov	r0, r7
   86038:	4621      	mov	r1, r4
   8603a:	f7fe fcbd 	bl	849b8 <__swsetup_r>
   8603e:	2800      	cmp	r0, #0
   86040:	d1f6      	bne.n	86030 <__swbuf_r+0x88>
   86042:	89a2      	ldrh	r2, [r4, #12]
   86044:	6926      	ldr	r6, [r4, #16]
   86046:	b293      	uxth	r3, r2
   86048:	e7bf      	b.n	85fca <__swbuf_r+0x22>
   8604a:	f7fe fde7 	bl	84c1c <__sinit>
   8604e:	e7b3      	b.n	85fb8 <__swbuf_r+0x10>

00086050 <_wcrtomb_r>:
   86050:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86054:	461e      	mov	r6, r3
   86056:	b086      	sub	sp, #24
   86058:	460c      	mov	r4, r1
   8605a:	4605      	mov	r5, r0
   8605c:	4617      	mov	r7, r2
   8605e:	4b0f      	ldr	r3, [pc, #60]	; (8609c <_wcrtomb_r+0x4c>)
   86060:	b191      	cbz	r1, 86088 <_wcrtomb_r+0x38>
   86062:	f8d3 8000 	ldr.w	r8, [r3]
   86066:	f7ff f999 	bl	8539c <__locale_charset>
   8606a:	9600      	str	r6, [sp, #0]
   8606c:	4603      	mov	r3, r0
   8606e:	4621      	mov	r1, r4
   86070:	463a      	mov	r2, r7
   86072:	4628      	mov	r0, r5
   86074:	47c0      	blx	r8
   86076:	1c43      	adds	r3, r0, #1
   86078:	d103      	bne.n	86082 <_wcrtomb_r+0x32>
   8607a:	2200      	movs	r2, #0
   8607c:	238a      	movs	r3, #138	; 0x8a
   8607e:	6032      	str	r2, [r6, #0]
   86080:	602b      	str	r3, [r5, #0]
   86082:	b006      	add	sp, #24
   86084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86088:	681f      	ldr	r7, [r3, #0]
   8608a:	f7ff f987 	bl	8539c <__locale_charset>
   8608e:	9600      	str	r6, [sp, #0]
   86090:	4603      	mov	r3, r0
   86092:	4622      	mov	r2, r4
   86094:	4628      	mov	r0, r5
   86096:	a903      	add	r1, sp, #12
   86098:	47b8      	blx	r7
   8609a:	e7ec      	b.n	86076 <_wcrtomb_r+0x26>
   8609c:	200709b0 	.word	0x200709b0

000860a0 <__ascii_wctomb>:
   860a0:	b121      	cbz	r1, 860ac <__ascii_wctomb+0xc>
   860a2:	2aff      	cmp	r2, #255	; 0xff
   860a4:	d804      	bhi.n	860b0 <__ascii_wctomb+0x10>
   860a6:	700a      	strb	r2, [r1, #0]
   860a8:	2001      	movs	r0, #1
   860aa:	4770      	bx	lr
   860ac:	4608      	mov	r0, r1
   860ae:	4770      	bx	lr
   860b0:	238a      	movs	r3, #138	; 0x8a
   860b2:	6003      	str	r3, [r0, #0]
   860b4:	f04f 30ff 	mov.w	r0, #4294967295
   860b8:	4770      	bx	lr
   860ba:	bf00      	nop

000860bc <_write_r>:
   860bc:	b570      	push	{r4, r5, r6, lr}
   860be:	4c08      	ldr	r4, [pc, #32]	; (860e0 <_write_r+0x24>)
   860c0:	4606      	mov	r6, r0
   860c2:	2500      	movs	r5, #0
   860c4:	4608      	mov	r0, r1
   860c6:	4611      	mov	r1, r2
   860c8:	461a      	mov	r2, r3
   860ca:	6025      	str	r5, [r4, #0]
   860cc:	f7fa f958 	bl	80380 <_write>
   860d0:	1c43      	adds	r3, r0, #1
   860d2:	d000      	beq.n	860d6 <_write_r+0x1a>
   860d4:	bd70      	pop	{r4, r5, r6, pc}
   860d6:	6823      	ldr	r3, [r4, #0]
   860d8:	2b00      	cmp	r3, #0
   860da:	d0fb      	beq.n	860d4 <_write_r+0x18>
   860dc:	6033      	str	r3, [r6, #0]
   860de:	bd70      	pop	{r4, r5, r6, pc}
   860e0:	20078e28 	.word	0x20078e28

000860e4 <__register_exitproc>:
   860e4:	b5f0      	push	{r4, r5, r6, r7, lr}
   860e6:	4c27      	ldr	r4, [pc, #156]	; (86184 <__register_exitproc+0xa0>)
   860e8:	b085      	sub	sp, #20
   860ea:	6826      	ldr	r6, [r4, #0]
   860ec:	4607      	mov	r7, r0
   860ee:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   860f2:	2c00      	cmp	r4, #0
   860f4:	d040      	beq.n	86178 <__register_exitproc+0x94>
   860f6:	6865      	ldr	r5, [r4, #4]
   860f8:	2d1f      	cmp	r5, #31
   860fa:	dd1e      	ble.n	8613a <__register_exitproc+0x56>
   860fc:	4822      	ldr	r0, [pc, #136]	; (86188 <__register_exitproc+0xa4>)
   860fe:	b918      	cbnz	r0, 86108 <__register_exitproc+0x24>
   86100:	f04f 30ff 	mov.w	r0, #4294967295
   86104:	b005      	add	sp, #20
   86106:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86108:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8610c:	9103      	str	r1, [sp, #12]
   8610e:	9202      	str	r2, [sp, #8]
   86110:	9301      	str	r3, [sp, #4]
   86112:	f7ff f9bd 	bl	85490 <malloc>
   86116:	9903      	ldr	r1, [sp, #12]
   86118:	4604      	mov	r4, r0
   8611a:	9a02      	ldr	r2, [sp, #8]
   8611c:	9b01      	ldr	r3, [sp, #4]
   8611e:	2800      	cmp	r0, #0
   86120:	d0ee      	beq.n	86100 <__register_exitproc+0x1c>
   86122:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   86126:	2000      	movs	r0, #0
   86128:	6025      	str	r5, [r4, #0]
   8612a:	6060      	str	r0, [r4, #4]
   8612c:	4605      	mov	r5, r0
   8612e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   86132:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   86136:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   8613a:	b93f      	cbnz	r7, 8614c <__register_exitproc+0x68>
   8613c:	1c6b      	adds	r3, r5, #1
   8613e:	2000      	movs	r0, #0
   86140:	3502      	adds	r5, #2
   86142:	6063      	str	r3, [r4, #4]
   86144:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   86148:	b005      	add	sp, #20
   8614a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8614c:	2601      	movs	r6, #1
   8614e:	40ae      	lsls	r6, r5
   86150:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   86154:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   86158:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   8615c:	2f02      	cmp	r7, #2
   8615e:	ea42 0206 	orr.w	r2, r2, r6
   86162:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   86166:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   8616a:	d1e7      	bne.n	8613c <__register_exitproc+0x58>
   8616c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   86170:	431e      	orrs	r6, r3
   86172:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   86176:	e7e1      	b.n	8613c <__register_exitproc+0x58>
   86178:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   8617c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   86180:	e7b9      	b.n	860f6 <__register_exitproc+0x12>
   86182:	bf00      	nop
   86184:	00086b78 	.word	0x00086b78
   86188:	00085491 	.word	0x00085491

0008618c <_close_r>:
   8618c:	b538      	push	{r3, r4, r5, lr}
   8618e:	4c07      	ldr	r4, [pc, #28]	; (861ac <_close_r+0x20>)
   86190:	2300      	movs	r3, #0
   86192:	4605      	mov	r5, r0
   86194:	4608      	mov	r0, r1
   86196:	6023      	str	r3, [r4, #0]
   86198:	f7fc ff44 	bl	83024 <_close>
   8619c:	1c43      	adds	r3, r0, #1
   8619e:	d000      	beq.n	861a2 <_close_r+0x16>
   861a0:	bd38      	pop	{r3, r4, r5, pc}
   861a2:	6823      	ldr	r3, [r4, #0]
   861a4:	2b00      	cmp	r3, #0
   861a6:	d0fb      	beq.n	861a0 <_close_r+0x14>
   861a8:	602b      	str	r3, [r5, #0]
   861aa:	bd38      	pop	{r3, r4, r5, pc}
   861ac:	20078e28 	.word	0x20078e28

000861b0 <_fclose_r>:
   861b0:	b570      	push	{r4, r5, r6, lr}
   861b2:	460c      	mov	r4, r1
   861b4:	4605      	mov	r5, r0
   861b6:	b131      	cbz	r1, 861c6 <_fclose_r+0x16>
   861b8:	b110      	cbz	r0, 861c0 <_fclose_r+0x10>
   861ba:	6b83      	ldr	r3, [r0, #56]	; 0x38
   861bc:	2b00      	cmp	r3, #0
   861be:	d02f      	beq.n	86220 <_fclose_r+0x70>
   861c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   861c4:	b90b      	cbnz	r3, 861ca <_fclose_r+0x1a>
   861c6:	2000      	movs	r0, #0
   861c8:	bd70      	pop	{r4, r5, r6, pc}
   861ca:	4628      	mov	r0, r5
   861cc:	4621      	mov	r1, r4
   861ce:	f7fe fd09 	bl	84be4 <_fflush_r>
   861d2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   861d4:	4606      	mov	r6, r0
   861d6:	b133      	cbz	r3, 861e6 <_fclose_r+0x36>
   861d8:	4628      	mov	r0, r5
   861da:	69e1      	ldr	r1, [r4, #28]
   861dc:	4798      	blx	r3
   861de:	2800      	cmp	r0, #0
   861e0:	bfb8      	it	lt
   861e2:	f04f 36ff 	movlt.w	r6, #4294967295
   861e6:	89a3      	ldrh	r3, [r4, #12]
   861e8:	061b      	lsls	r3, r3, #24
   861ea:	d41c      	bmi.n	86226 <_fclose_r+0x76>
   861ec:	6b21      	ldr	r1, [r4, #48]	; 0x30
   861ee:	b141      	cbz	r1, 86202 <_fclose_r+0x52>
   861f0:	f104 0340 	add.w	r3, r4, #64	; 0x40
   861f4:	4299      	cmp	r1, r3
   861f6:	d002      	beq.n	861fe <_fclose_r+0x4e>
   861f8:	4628      	mov	r0, r5
   861fa:	f7fe fe53 	bl	84ea4 <_free_r>
   861fe:	2300      	movs	r3, #0
   86200:	6323      	str	r3, [r4, #48]	; 0x30
   86202:	6c61      	ldr	r1, [r4, #68]	; 0x44
   86204:	b121      	cbz	r1, 86210 <_fclose_r+0x60>
   86206:	4628      	mov	r0, r5
   86208:	f7fe fe4c 	bl	84ea4 <_free_r>
   8620c:	2300      	movs	r3, #0
   8620e:	6463      	str	r3, [r4, #68]	; 0x44
   86210:	f7fe fd7e 	bl	84d10 <__sfp_lock_acquire>
   86214:	2300      	movs	r3, #0
   86216:	81a3      	strh	r3, [r4, #12]
   86218:	f7fe fd7c 	bl	84d14 <__sfp_lock_release>
   8621c:	4630      	mov	r0, r6
   8621e:	bd70      	pop	{r4, r5, r6, pc}
   86220:	f7fe fcfc 	bl	84c1c <__sinit>
   86224:	e7cc      	b.n	861c0 <_fclose_r+0x10>
   86226:	4628      	mov	r0, r5
   86228:	6921      	ldr	r1, [r4, #16]
   8622a:	f7fe fe3b 	bl	84ea4 <_free_r>
   8622e:	e7dd      	b.n	861ec <_fclose_r+0x3c>

00086230 <fclose>:
   86230:	4b02      	ldr	r3, [pc, #8]	; (8623c <fclose+0xc>)
   86232:	4601      	mov	r1, r0
   86234:	6818      	ldr	r0, [r3, #0]
   86236:	f7ff bfbb 	b.w	861b0 <_fclose_r>
   8623a:	bf00      	nop
   8623c:	20070578 	.word	0x20070578

00086240 <_fstat_r>:
   86240:	b538      	push	{r3, r4, r5, lr}
   86242:	4c08      	ldr	r4, [pc, #32]	; (86264 <_fstat_r+0x24>)
   86244:	2300      	movs	r3, #0
   86246:	4605      	mov	r5, r0
   86248:	4608      	mov	r0, r1
   8624a:	4611      	mov	r1, r2
   8624c:	6023      	str	r3, [r4, #0]
   8624e:	f7fc feed 	bl	8302c <_fstat>
   86252:	1c43      	adds	r3, r0, #1
   86254:	d000      	beq.n	86258 <_fstat_r+0x18>
   86256:	bd38      	pop	{r3, r4, r5, pc}
   86258:	6823      	ldr	r3, [r4, #0]
   8625a:	2b00      	cmp	r3, #0
   8625c:	d0fb      	beq.n	86256 <_fstat_r+0x16>
   8625e:	602b      	str	r3, [r5, #0]
   86260:	bd38      	pop	{r3, r4, r5, pc}
   86262:	bf00      	nop
   86264:	20078e28 	.word	0x20078e28

00086268 <_isatty_r>:
   86268:	b538      	push	{r3, r4, r5, lr}
   8626a:	4c07      	ldr	r4, [pc, #28]	; (86288 <_isatty_r+0x20>)
   8626c:	2300      	movs	r3, #0
   8626e:	4605      	mov	r5, r0
   86270:	4608      	mov	r0, r1
   86272:	6023      	str	r3, [r4, #0]
   86274:	f7fc fee0 	bl	83038 <_isatty>
   86278:	1c43      	adds	r3, r0, #1
   8627a:	d000      	beq.n	8627e <_isatty_r+0x16>
   8627c:	bd38      	pop	{r3, r4, r5, pc}
   8627e:	6823      	ldr	r3, [r4, #0]
   86280:	2b00      	cmp	r3, #0
   86282:	d0fb      	beq.n	8627c <_isatty_r+0x14>
   86284:	602b      	str	r3, [r5, #0]
   86286:	bd38      	pop	{r3, r4, r5, pc}
   86288:	20078e28 	.word	0x20078e28

0008628c <_lseek_r>:
   8628c:	b570      	push	{r4, r5, r6, lr}
   8628e:	4c08      	ldr	r4, [pc, #32]	; (862b0 <_lseek_r+0x24>)
   86290:	4606      	mov	r6, r0
   86292:	2500      	movs	r5, #0
   86294:	4608      	mov	r0, r1
   86296:	4611      	mov	r1, r2
   86298:	461a      	mov	r2, r3
   8629a:	6025      	str	r5, [r4, #0]
   8629c:	f7fc fece 	bl	8303c <_lseek>
   862a0:	1c43      	adds	r3, r0, #1
   862a2:	d000      	beq.n	862a6 <_lseek_r+0x1a>
   862a4:	bd70      	pop	{r4, r5, r6, pc}
   862a6:	6823      	ldr	r3, [r4, #0]
   862a8:	2b00      	cmp	r3, #0
   862aa:	d0fb      	beq.n	862a4 <_lseek_r+0x18>
   862ac:	6033      	str	r3, [r6, #0]
   862ae:	bd70      	pop	{r4, r5, r6, pc}
   862b0:	20078e28 	.word	0x20078e28

000862b4 <_read_r>:
   862b4:	b570      	push	{r4, r5, r6, lr}
   862b6:	4c08      	ldr	r4, [pc, #32]	; (862d8 <_read_r+0x24>)
   862b8:	4606      	mov	r6, r0
   862ba:	2500      	movs	r5, #0
   862bc:	4608      	mov	r0, r1
   862be:	4611      	mov	r1, r2
   862c0:	461a      	mov	r2, r3
   862c2:	6025      	str	r5, [r4, #0]
   862c4:	f7fa f83c 	bl	80340 <_read>
   862c8:	1c43      	adds	r3, r0, #1
   862ca:	d000      	beq.n	862ce <_read_r+0x1a>
   862cc:	bd70      	pop	{r4, r5, r6, pc}
   862ce:	6823      	ldr	r3, [r4, #0]
   862d0:	2b00      	cmp	r3, #0
   862d2:	d0fb      	beq.n	862cc <_read_r+0x18>
   862d4:	6033      	str	r3, [r6, #0]
   862d6:	bd70      	pop	{r4, r5, r6, pc}
   862d8:	20078e28 	.word	0x20078e28

000862dc <__aeabi_uldivmod>:
   862dc:	b94b      	cbnz	r3, 862f2 <__aeabi_uldivmod+0x16>
   862de:	b942      	cbnz	r2, 862f2 <__aeabi_uldivmod+0x16>
   862e0:	2900      	cmp	r1, #0
   862e2:	bf08      	it	eq
   862e4:	2800      	cmpeq	r0, #0
   862e6:	d002      	beq.n	862ee <__aeabi_uldivmod+0x12>
   862e8:	f04f 31ff 	mov.w	r1, #4294967295
   862ec:	4608      	mov	r0, r1
   862ee:	f000 b83b 	b.w	86368 <__aeabi_idiv0>
   862f2:	b082      	sub	sp, #8
   862f4:	46ec      	mov	ip, sp
   862f6:	e92d 5000 	stmdb	sp!, {ip, lr}
   862fa:	f000 f81d 	bl	86338 <__gnu_uldivmod_helper>
   862fe:	f8dd e004 	ldr.w	lr, [sp, #4]
   86302:	b002      	add	sp, #8
   86304:	bc0c      	pop	{r2, r3}
   86306:	4770      	bx	lr

00086308 <__gnu_ldivmod_helper>:
   86308:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   8630c:	9e08      	ldr	r6, [sp, #32]
   8630e:	4614      	mov	r4, r2
   86310:	461d      	mov	r5, r3
   86312:	4680      	mov	r8, r0
   86314:	4689      	mov	r9, r1
   86316:	f000 f829 	bl	8636c <__divdi3>
   8631a:	fb04 f301 	mul.w	r3, r4, r1
   8631e:	fba4 ab00 	umull	sl, fp, r4, r0
   86322:	fb00 3205 	mla	r2, r0, r5, r3
   86326:	4493      	add	fp, r2
   86328:	ebb8 080a 	subs.w	r8, r8, sl
   8632c:	eb69 090b 	sbc.w	r9, r9, fp
   86330:	e9c6 8900 	strd	r8, r9, [r6]
   86334:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00086338 <__gnu_uldivmod_helper>:
   86338:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   8633c:	9e08      	ldr	r6, [sp, #32]
   8633e:	4614      	mov	r4, r2
   86340:	461d      	mov	r5, r3
   86342:	4680      	mov	r8, r0
   86344:	4689      	mov	r9, r1
   86346:	f000 f961 	bl	8660c <__udivdi3>
   8634a:	fb00 f505 	mul.w	r5, r0, r5
   8634e:	fba0 ab04 	umull	sl, fp, r0, r4
   86352:	fb04 5401 	mla	r4, r4, r1, r5
   86356:	44a3      	add	fp, r4
   86358:	ebb8 080a 	subs.w	r8, r8, sl
   8635c:	eb69 090b 	sbc.w	r9, r9, fp
   86360:	e9c6 8900 	strd	r8, r9, [r6]
   86364:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00086368 <__aeabi_idiv0>:
   86368:	4770      	bx	lr
   8636a:	bf00      	nop

0008636c <__divdi3>:
   8636c:	2900      	cmp	r1, #0
   8636e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86372:	f2c0 80a1 	blt.w	864b8 <__divdi3+0x14c>
   86376:	2400      	movs	r4, #0
   86378:	2b00      	cmp	r3, #0
   8637a:	f2c0 8098 	blt.w	864ae <__divdi3+0x142>
   8637e:	4615      	mov	r5, r2
   86380:	4606      	mov	r6, r0
   86382:	460f      	mov	r7, r1
   86384:	2b00      	cmp	r3, #0
   86386:	d13f      	bne.n	86408 <__divdi3+0x9c>
   86388:	428a      	cmp	r2, r1
   8638a:	d958      	bls.n	8643e <__divdi3+0xd2>
   8638c:	fab2 f382 	clz	r3, r2
   86390:	b14b      	cbz	r3, 863a6 <__divdi3+0x3a>
   86392:	f1c3 0220 	rsb	r2, r3, #32
   86396:	fa01 f703 	lsl.w	r7, r1, r3
   8639a:	fa20 f202 	lsr.w	r2, r0, r2
   8639e:	409d      	lsls	r5, r3
   863a0:	fa00 f603 	lsl.w	r6, r0, r3
   863a4:	4317      	orrs	r7, r2
   863a6:	0c29      	lsrs	r1, r5, #16
   863a8:	fbb7 f2f1 	udiv	r2, r7, r1
   863ac:	fb01 7712 	mls	r7, r1, r2, r7
   863b0:	b2a8      	uxth	r0, r5
   863b2:	fb00 f302 	mul.w	r3, r0, r2
   863b6:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   863ba:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   863be:	42bb      	cmp	r3, r7
   863c0:	d909      	bls.n	863d6 <__divdi3+0x6a>
   863c2:	197f      	adds	r7, r7, r5
   863c4:	f102 3cff 	add.w	ip, r2, #4294967295
   863c8:	f080 8105 	bcs.w	865d6 <__divdi3+0x26a>
   863cc:	42bb      	cmp	r3, r7
   863ce:	f240 8102 	bls.w	865d6 <__divdi3+0x26a>
   863d2:	3a02      	subs	r2, #2
   863d4:	442f      	add	r7, r5
   863d6:	1aff      	subs	r7, r7, r3
   863d8:	fbb7 f3f1 	udiv	r3, r7, r1
   863dc:	fb01 7113 	mls	r1, r1, r3, r7
   863e0:	fb00 f003 	mul.w	r0, r0, r3
   863e4:	b2b6      	uxth	r6, r6
   863e6:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   863ea:	4288      	cmp	r0, r1
   863ec:	d908      	bls.n	86400 <__divdi3+0x94>
   863ee:	1949      	adds	r1, r1, r5
   863f0:	f103 37ff 	add.w	r7, r3, #4294967295
   863f4:	f080 80f1 	bcs.w	865da <__divdi3+0x26e>
   863f8:	4288      	cmp	r0, r1
   863fa:	f240 80ee 	bls.w	865da <__divdi3+0x26e>
   863fe:	3b02      	subs	r3, #2
   86400:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   86404:	2300      	movs	r3, #0
   86406:	e003      	b.n	86410 <__divdi3+0xa4>
   86408:	428b      	cmp	r3, r1
   8640a:	d90a      	bls.n	86422 <__divdi3+0xb6>
   8640c:	2300      	movs	r3, #0
   8640e:	461a      	mov	r2, r3
   86410:	4610      	mov	r0, r2
   86412:	4619      	mov	r1, r3
   86414:	b114      	cbz	r4, 8641c <__divdi3+0xb0>
   86416:	4240      	negs	r0, r0
   86418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8641c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86420:	4770      	bx	lr
   86422:	fab3 f883 	clz	r8, r3
   86426:	f1b8 0f00 	cmp.w	r8, #0
   8642a:	f040 8088 	bne.w	8653e <__divdi3+0x1d2>
   8642e:	428b      	cmp	r3, r1
   86430:	d302      	bcc.n	86438 <__divdi3+0xcc>
   86432:	4282      	cmp	r2, r0
   86434:	f200 80e2 	bhi.w	865fc <__divdi3+0x290>
   86438:	2300      	movs	r3, #0
   8643a:	2201      	movs	r2, #1
   8643c:	e7e8      	b.n	86410 <__divdi3+0xa4>
   8643e:	b912      	cbnz	r2, 86446 <__divdi3+0xda>
   86440:	2301      	movs	r3, #1
   86442:	fbb3 f5f2 	udiv	r5, r3, r2
   86446:	fab5 f285 	clz	r2, r5
   8644a:	2a00      	cmp	r2, #0
   8644c:	d13a      	bne.n	864c4 <__divdi3+0x158>
   8644e:	1b7f      	subs	r7, r7, r5
   86450:	0c28      	lsrs	r0, r5, #16
   86452:	fa1f fc85 	uxth.w	ip, r5
   86456:	2301      	movs	r3, #1
   86458:	fbb7 f1f0 	udiv	r1, r7, r0
   8645c:	fb00 7711 	mls	r7, r0, r1, r7
   86460:	fb0c f201 	mul.w	r2, ip, r1
   86464:	ea4f 4816 	mov.w	r8, r6, lsr #16
   86468:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   8646c:	42ba      	cmp	r2, r7
   8646e:	d907      	bls.n	86480 <__divdi3+0x114>
   86470:	197f      	adds	r7, r7, r5
   86472:	f101 38ff 	add.w	r8, r1, #4294967295
   86476:	d202      	bcs.n	8647e <__divdi3+0x112>
   86478:	42ba      	cmp	r2, r7
   8647a:	f200 80c4 	bhi.w	86606 <__divdi3+0x29a>
   8647e:	4641      	mov	r1, r8
   86480:	1abf      	subs	r7, r7, r2
   86482:	fbb7 f2f0 	udiv	r2, r7, r0
   86486:	fb00 7012 	mls	r0, r0, r2, r7
   8648a:	fb0c fc02 	mul.w	ip, ip, r2
   8648e:	b2b6      	uxth	r6, r6
   86490:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   86494:	4584      	cmp	ip, r0
   86496:	d907      	bls.n	864a8 <__divdi3+0x13c>
   86498:	1940      	adds	r0, r0, r5
   8649a:	f102 37ff 	add.w	r7, r2, #4294967295
   8649e:	d202      	bcs.n	864a6 <__divdi3+0x13a>
   864a0:	4584      	cmp	ip, r0
   864a2:	f200 80ae 	bhi.w	86602 <__divdi3+0x296>
   864a6:	463a      	mov	r2, r7
   864a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   864ac:	e7b0      	b.n	86410 <__divdi3+0xa4>
   864ae:	43e4      	mvns	r4, r4
   864b0:	4252      	negs	r2, r2
   864b2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   864b6:	e762      	b.n	8637e <__divdi3+0x12>
   864b8:	4240      	negs	r0, r0
   864ba:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   864be:	f04f 34ff 	mov.w	r4, #4294967295
   864c2:	e759      	b.n	86378 <__divdi3+0xc>
   864c4:	4095      	lsls	r5, r2
   864c6:	f1c2 0920 	rsb	r9, r2, #32
   864ca:	fa27 f109 	lsr.w	r1, r7, r9
   864ce:	fa26 f909 	lsr.w	r9, r6, r9
   864d2:	4097      	lsls	r7, r2
   864d4:	0c28      	lsrs	r0, r5, #16
   864d6:	fbb1 f8f0 	udiv	r8, r1, r0
   864da:	fb00 1118 	mls	r1, r0, r8, r1
   864de:	fa1f fc85 	uxth.w	ip, r5
   864e2:	fb0c f308 	mul.w	r3, ip, r8
   864e6:	ea49 0907 	orr.w	r9, r9, r7
   864ea:	ea4f 4719 	mov.w	r7, r9, lsr #16
   864ee:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   864f2:	428b      	cmp	r3, r1
   864f4:	fa06 f602 	lsl.w	r6, r6, r2
   864f8:	d908      	bls.n	8650c <__divdi3+0x1a0>
   864fa:	1949      	adds	r1, r1, r5
   864fc:	f108 32ff 	add.w	r2, r8, #4294967295
   86500:	d27a      	bcs.n	865f8 <__divdi3+0x28c>
   86502:	428b      	cmp	r3, r1
   86504:	d978      	bls.n	865f8 <__divdi3+0x28c>
   86506:	f1a8 0802 	sub.w	r8, r8, #2
   8650a:	4429      	add	r1, r5
   8650c:	1ac9      	subs	r1, r1, r3
   8650e:	fbb1 f3f0 	udiv	r3, r1, r0
   86512:	fb00 1713 	mls	r7, r0, r3, r1
   86516:	fb0c f203 	mul.w	r2, ip, r3
   8651a:	fa1f f989 	uxth.w	r9, r9
   8651e:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   86522:	42ba      	cmp	r2, r7
   86524:	d907      	bls.n	86536 <__divdi3+0x1ca>
   86526:	197f      	adds	r7, r7, r5
   86528:	f103 31ff 	add.w	r1, r3, #4294967295
   8652c:	d260      	bcs.n	865f0 <__divdi3+0x284>
   8652e:	42ba      	cmp	r2, r7
   86530:	d95e      	bls.n	865f0 <__divdi3+0x284>
   86532:	3b02      	subs	r3, #2
   86534:	442f      	add	r7, r5
   86536:	1abf      	subs	r7, r7, r2
   86538:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   8653c:	e78c      	b.n	86458 <__divdi3+0xec>
   8653e:	f1c8 0220 	rsb	r2, r8, #32
   86542:	fa25 f102 	lsr.w	r1, r5, r2
   86546:	fa03 fc08 	lsl.w	ip, r3, r8
   8654a:	fa27 f302 	lsr.w	r3, r7, r2
   8654e:	fa20 f202 	lsr.w	r2, r0, r2
   86552:	fa07 f708 	lsl.w	r7, r7, r8
   86556:	ea41 0c0c 	orr.w	ip, r1, ip
   8655a:	ea4f 491c 	mov.w	r9, ip, lsr #16
   8655e:	fbb3 f1f9 	udiv	r1, r3, r9
   86562:	fb09 3311 	mls	r3, r9, r1, r3
   86566:	fa1f fa8c 	uxth.w	sl, ip
   8656a:	fb0a fb01 	mul.w	fp, sl, r1
   8656e:	4317      	orrs	r7, r2
   86570:	0c3a      	lsrs	r2, r7, #16
   86572:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   86576:	459b      	cmp	fp, r3
   86578:	fa05 f008 	lsl.w	r0, r5, r8
   8657c:	d908      	bls.n	86590 <__divdi3+0x224>
   8657e:	eb13 030c 	adds.w	r3, r3, ip
   86582:	f101 32ff 	add.w	r2, r1, #4294967295
   86586:	d235      	bcs.n	865f4 <__divdi3+0x288>
   86588:	459b      	cmp	fp, r3
   8658a:	d933      	bls.n	865f4 <__divdi3+0x288>
   8658c:	3902      	subs	r1, #2
   8658e:	4463      	add	r3, ip
   86590:	ebcb 0303 	rsb	r3, fp, r3
   86594:	fbb3 f2f9 	udiv	r2, r3, r9
   86598:	fb09 3312 	mls	r3, r9, r2, r3
   8659c:	fb0a fa02 	mul.w	sl, sl, r2
   865a0:	b2bf      	uxth	r7, r7
   865a2:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   865a6:	45ba      	cmp	sl, r7
   865a8:	d908      	bls.n	865bc <__divdi3+0x250>
   865aa:	eb17 070c 	adds.w	r7, r7, ip
   865ae:	f102 33ff 	add.w	r3, r2, #4294967295
   865b2:	d21b      	bcs.n	865ec <__divdi3+0x280>
   865b4:	45ba      	cmp	sl, r7
   865b6:	d919      	bls.n	865ec <__divdi3+0x280>
   865b8:	3a02      	subs	r2, #2
   865ba:	4467      	add	r7, ip
   865bc:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   865c0:	fba5 0100 	umull	r0, r1, r5, r0
   865c4:	ebca 0707 	rsb	r7, sl, r7
   865c8:	428f      	cmp	r7, r1
   865ca:	f04f 0300 	mov.w	r3, #0
   865ce:	d30a      	bcc.n	865e6 <__divdi3+0x27a>
   865d0:	d005      	beq.n	865de <__divdi3+0x272>
   865d2:	462a      	mov	r2, r5
   865d4:	e71c      	b.n	86410 <__divdi3+0xa4>
   865d6:	4662      	mov	r2, ip
   865d8:	e6fd      	b.n	863d6 <__divdi3+0x6a>
   865da:	463b      	mov	r3, r7
   865dc:	e710      	b.n	86400 <__divdi3+0x94>
   865de:	fa06 f608 	lsl.w	r6, r6, r8
   865e2:	4286      	cmp	r6, r0
   865e4:	d2f5      	bcs.n	865d2 <__divdi3+0x266>
   865e6:	1e6a      	subs	r2, r5, #1
   865e8:	2300      	movs	r3, #0
   865ea:	e711      	b.n	86410 <__divdi3+0xa4>
   865ec:	461a      	mov	r2, r3
   865ee:	e7e5      	b.n	865bc <__divdi3+0x250>
   865f0:	460b      	mov	r3, r1
   865f2:	e7a0      	b.n	86536 <__divdi3+0x1ca>
   865f4:	4611      	mov	r1, r2
   865f6:	e7cb      	b.n	86590 <__divdi3+0x224>
   865f8:	4690      	mov	r8, r2
   865fa:	e787      	b.n	8650c <__divdi3+0x1a0>
   865fc:	4643      	mov	r3, r8
   865fe:	4642      	mov	r2, r8
   86600:	e706      	b.n	86410 <__divdi3+0xa4>
   86602:	3a02      	subs	r2, #2
   86604:	e750      	b.n	864a8 <__divdi3+0x13c>
   86606:	3902      	subs	r1, #2
   86608:	442f      	add	r7, r5
   8660a:	e739      	b.n	86480 <__divdi3+0x114>

0008660c <__udivdi3>:
   8660c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86610:	4614      	mov	r4, r2
   86612:	4605      	mov	r5, r0
   86614:	460e      	mov	r6, r1
   86616:	2b00      	cmp	r3, #0
   86618:	d143      	bne.n	866a2 <__udivdi3+0x96>
   8661a:	428a      	cmp	r2, r1
   8661c:	d953      	bls.n	866c6 <__udivdi3+0xba>
   8661e:	fab2 f782 	clz	r7, r2
   86622:	b157      	cbz	r7, 8663a <__udivdi3+0x2e>
   86624:	f1c7 0620 	rsb	r6, r7, #32
   86628:	fa20 f606 	lsr.w	r6, r0, r6
   8662c:	fa01 f307 	lsl.w	r3, r1, r7
   86630:	fa02 f407 	lsl.w	r4, r2, r7
   86634:	fa00 f507 	lsl.w	r5, r0, r7
   86638:	431e      	orrs	r6, r3
   8663a:	0c21      	lsrs	r1, r4, #16
   8663c:	fbb6 f2f1 	udiv	r2, r6, r1
   86640:	fb01 6612 	mls	r6, r1, r2, r6
   86644:	b2a0      	uxth	r0, r4
   86646:	fb00 f302 	mul.w	r3, r0, r2
   8664a:	0c2f      	lsrs	r7, r5, #16
   8664c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   86650:	42b3      	cmp	r3, r6
   86652:	d909      	bls.n	86668 <__udivdi3+0x5c>
   86654:	1936      	adds	r6, r6, r4
   86656:	f102 37ff 	add.w	r7, r2, #4294967295
   8665a:	f080 80fd 	bcs.w	86858 <__udivdi3+0x24c>
   8665e:	42b3      	cmp	r3, r6
   86660:	f240 80fa 	bls.w	86858 <__udivdi3+0x24c>
   86664:	3a02      	subs	r2, #2
   86666:	4426      	add	r6, r4
   86668:	1af6      	subs	r6, r6, r3
   8666a:	fbb6 f3f1 	udiv	r3, r6, r1
   8666e:	fb01 6113 	mls	r1, r1, r3, r6
   86672:	fb00 f003 	mul.w	r0, r0, r3
   86676:	b2ad      	uxth	r5, r5
   86678:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   8667c:	4288      	cmp	r0, r1
   8667e:	d908      	bls.n	86692 <__udivdi3+0x86>
   86680:	1909      	adds	r1, r1, r4
   86682:	f103 36ff 	add.w	r6, r3, #4294967295
   86686:	f080 80e9 	bcs.w	8685c <__udivdi3+0x250>
   8668a:	4288      	cmp	r0, r1
   8668c:	f240 80e6 	bls.w	8685c <__udivdi3+0x250>
   86690:	3b02      	subs	r3, #2
   86692:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   86696:	2300      	movs	r3, #0
   86698:	4610      	mov	r0, r2
   8669a:	4619      	mov	r1, r3
   8669c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   866a0:	4770      	bx	lr
   866a2:	428b      	cmp	r3, r1
   866a4:	d84c      	bhi.n	86740 <__udivdi3+0x134>
   866a6:	fab3 f683 	clz	r6, r3
   866aa:	2e00      	cmp	r6, #0
   866ac:	d14f      	bne.n	8674e <__udivdi3+0x142>
   866ae:	428b      	cmp	r3, r1
   866b0:	d302      	bcc.n	866b8 <__udivdi3+0xac>
   866b2:	4282      	cmp	r2, r0
   866b4:	f200 80dd 	bhi.w	86872 <__udivdi3+0x266>
   866b8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   866bc:	2300      	movs	r3, #0
   866be:	2201      	movs	r2, #1
   866c0:	4610      	mov	r0, r2
   866c2:	4619      	mov	r1, r3
   866c4:	4770      	bx	lr
   866c6:	b912      	cbnz	r2, 866ce <__udivdi3+0xc2>
   866c8:	2401      	movs	r4, #1
   866ca:	fbb4 f4f2 	udiv	r4, r4, r2
   866ce:	fab4 f284 	clz	r2, r4
   866d2:	2a00      	cmp	r2, #0
   866d4:	f040 8082 	bne.w	867dc <__udivdi3+0x1d0>
   866d8:	1b09      	subs	r1, r1, r4
   866da:	0c26      	lsrs	r6, r4, #16
   866dc:	b2a7      	uxth	r7, r4
   866de:	2301      	movs	r3, #1
   866e0:	fbb1 f0f6 	udiv	r0, r1, r6
   866e4:	fb06 1110 	mls	r1, r6, r0, r1
   866e8:	fb07 f200 	mul.w	r2, r7, r0
   866ec:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   866f0:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   866f4:	428a      	cmp	r2, r1
   866f6:	d907      	bls.n	86708 <__udivdi3+0xfc>
   866f8:	1909      	adds	r1, r1, r4
   866fa:	f100 3cff 	add.w	ip, r0, #4294967295
   866fe:	d202      	bcs.n	86706 <__udivdi3+0xfa>
   86700:	428a      	cmp	r2, r1
   86702:	f200 80c8 	bhi.w	86896 <__udivdi3+0x28a>
   86706:	4660      	mov	r0, ip
   86708:	1a89      	subs	r1, r1, r2
   8670a:	fbb1 f2f6 	udiv	r2, r1, r6
   8670e:	fb06 1112 	mls	r1, r6, r2, r1
   86712:	fb07 f702 	mul.w	r7, r7, r2
   86716:	b2ad      	uxth	r5, r5
   86718:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   8671c:	42af      	cmp	r7, r5
   8671e:	d908      	bls.n	86732 <__udivdi3+0x126>
   86720:	192c      	adds	r4, r5, r4
   86722:	f102 31ff 	add.w	r1, r2, #4294967295
   86726:	f080 809b 	bcs.w	86860 <__udivdi3+0x254>
   8672a:	42a7      	cmp	r7, r4
   8672c:	f240 8098 	bls.w	86860 <__udivdi3+0x254>
   86730:	3a02      	subs	r2, #2
   86732:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   86736:	4610      	mov	r0, r2
   86738:	4619      	mov	r1, r3
   8673a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8673e:	4770      	bx	lr
   86740:	2300      	movs	r3, #0
   86742:	461a      	mov	r2, r3
   86744:	4610      	mov	r0, r2
   86746:	4619      	mov	r1, r3
   86748:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8674c:	4770      	bx	lr
   8674e:	f1c6 0520 	rsb	r5, r6, #32
   86752:	fa22 f705 	lsr.w	r7, r2, r5
   86756:	fa03 f406 	lsl.w	r4, r3, r6
   8675a:	fa21 f305 	lsr.w	r3, r1, r5
   8675e:	fa01 fb06 	lsl.w	fp, r1, r6
   86762:	fa20 f505 	lsr.w	r5, r0, r5
   86766:	433c      	orrs	r4, r7
   86768:	ea4f 4814 	mov.w	r8, r4, lsr #16
   8676c:	fbb3 fcf8 	udiv	ip, r3, r8
   86770:	fb08 331c 	mls	r3, r8, ip, r3
   86774:	fa1f f984 	uxth.w	r9, r4
   86778:	fb09 fa0c 	mul.w	sl, r9, ip
   8677c:	ea45 0b0b 	orr.w	fp, r5, fp
   86780:	ea4f 451b 	mov.w	r5, fp, lsr #16
   86784:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   86788:	459a      	cmp	sl, r3
   8678a:	fa02 f206 	lsl.w	r2, r2, r6
   8678e:	d904      	bls.n	8679a <__udivdi3+0x18e>
   86790:	191b      	adds	r3, r3, r4
   86792:	f10c 35ff 	add.w	r5, ip, #4294967295
   86796:	d36f      	bcc.n	86878 <__udivdi3+0x26c>
   86798:	46ac      	mov	ip, r5
   8679a:	ebca 0303 	rsb	r3, sl, r3
   8679e:	fbb3 f5f8 	udiv	r5, r3, r8
   867a2:	fb08 3315 	mls	r3, r8, r5, r3
   867a6:	fb09 f905 	mul.w	r9, r9, r5
   867aa:	fa1f fb8b 	uxth.w	fp, fp
   867ae:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   867b2:	45b9      	cmp	r9, r7
   867b4:	d904      	bls.n	867c0 <__udivdi3+0x1b4>
   867b6:	193f      	adds	r7, r7, r4
   867b8:	f105 33ff 	add.w	r3, r5, #4294967295
   867bc:	d362      	bcc.n	86884 <__udivdi3+0x278>
   867be:	461d      	mov	r5, r3
   867c0:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   867c4:	fbac 2302 	umull	r2, r3, ip, r2
   867c8:	ebc9 0707 	rsb	r7, r9, r7
   867cc:	429f      	cmp	r7, r3
   867ce:	f04f 0500 	mov.w	r5, #0
   867d2:	d34a      	bcc.n	8686a <__udivdi3+0x25e>
   867d4:	d046      	beq.n	86864 <__udivdi3+0x258>
   867d6:	4662      	mov	r2, ip
   867d8:	462b      	mov	r3, r5
   867da:	e75d      	b.n	86698 <__udivdi3+0x8c>
   867dc:	4094      	lsls	r4, r2
   867de:	f1c2 0920 	rsb	r9, r2, #32
   867e2:	fa21 fc09 	lsr.w	ip, r1, r9
   867e6:	4091      	lsls	r1, r2
   867e8:	fa20 f909 	lsr.w	r9, r0, r9
   867ec:	0c26      	lsrs	r6, r4, #16
   867ee:	fbbc f8f6 	udiv	r8, ip, r6
   867f2:	fb06 cc18 	mls	ip, r6, r8, ip
   867f6:	b2a7      	uxth	r7, r4
   867f8:	fb07 f308 	mul.w	r3, r7, r8
   867fc:	ea49 0901 	orr.w	r9, r9, r1
   86800:	ea4f 4119 	mov.w	r1, r9, lsr #16
   86804:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   86808:	4563      	cmp	r3, ip
   8680a:	fa00 f502 	lsl.w	r5, r0, r2
   8680e:	d909      	bls.n	86824 <__udivdi3+0x218>
   86810:	eb1c 0c04 	adds.w	ip, ip, r4
   86814:	f108 32ff 	add.w	r2, r8, #4294967295
   86818:	d23b      	bcs.n	86892 <__udivdi3+0x286>
   8681a:	4563      	cmp	r3, ip
   8681c:	d939      	bls.n	86892 <__udivdi3+0x286>
   8681e:	f1a8 0802 	sub.w	r8, r8, #2
   86822:	44a4      	add	ip, r4
   86824:	ebc3 0c0c 	rsb	ip, r3, ip
   86828:	fbbc f3f6 	udiv	r3, ip, r6
   8682c:	fb06 c113 	mls	r1, r6, r3, ip
   86830:	fb07 f203 	mul.w	r2, r7, r3
   86834:	fa1f f989 	uxth.w	r9, r9
   86838:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   8683c:	428a      	cmp	r2, r1
   8683e:	d907      	bls.n	86850 <__udivdi3+0x244>
   86840:	1909      	adds	r1, r1, r4
   86842:	f103 30ff 	add.w	r0, r3, #4294967295
   86846:	d222      	bcs.n	8688e <__udivdi3+0x282>
   86848:	428a      	cmp	r2, r1
   8684a:	d920      	bls.n	8688e <__udivdi3+0x282>
   8684c:	3b02      	subs	r3, #2
   8684e:	4421      	add	r1, r4
   86850:	1a89      	subs	r1, r1, r2
   86852:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   86856:	e743      	b.n	866e0 <__udivdi3+0xd4>
   86858:	463a      	mov	r2, r7
   8685a:	e705      	b.n	86668 <__udivdi3+0x5c>
   8685c:	4633      	mov	r3, r6
   8685e:	e718      	b.n	86692 <__udivdi3+0x86>
   86860:	460a      	mov	r2, r1
   86862:	e766      	b.n	86732 <__udivdi3+0x126>
   86864:	40b0      	lsls	r0, r6
   86866:	4290      	cmp	r0, r2
   86868:	d2b5      	bcs.n	867d6 <__udivdi3+0x1ca>
   8686a:	f10c 32ff 	add.w	r2, ip, #4294967295
   8686e:	2300      	movs	r3, #0
   86870:	e712      	b.n	86698 <__udivdi3+0x8c>
   86872:	4633      	mov	r3, r6
   86874:	4632      	mov	r2, r6
   86876:	e70f      	b.n	86698 <__udivdi3+0x8c>
   86878:	459a      	cmp	sl, r3
   8687a:	d98d      	bls.n	86798 <__udivdi3+0x18c>
   8687c:	f1ac 0c02 	sub.w	ip, ip, #2
   86880:	4423      	add	r3, r4
   86882:	e78a      	b.n	8679a <__udivdi3+0x18e>
   86884:	45b9      	cmp	r9, r7
   86886:	d99a      	bls.n	867be <__udivdi3+0x1b2>
   86888:	3d02      	subs	r5, #2
   8688a:	4427      	add	r7, r4
   8688c:	e798      	b.n	867c0 <__udivdi3+0x1b4>
   8688e:	4603      	mov	r3, r0
   86890:	e7de      	b.n	86850 <__udivdi3+0x244>
   86892:	4690      	mov	r8, r2
   86894:	e7c6      	b.n	86824 <__udivdi3+0x218>
   86896:	3802      	subs	r0, #2
   86898:	4421      	add	r1, r4
   8689a:	e735      	b.n	86708 <__udivdi3+0xfc>
   8689c:	00000001 	.word	0x00000001
   868a0:	00000002 	.word	0x00000002
   868a4:	00000004 	.word	0x00000004
   868a8:	00000008 	.word	0x00000008
   868ac:	00000010 	.word	0x00000010
   868b0:	00000020 	.word	0x00000020
   868b4:	00000040 	.word	0x00000040
   868b8:	00000080 	.word	0x00000080
   868bc:	00000100 	.word	0x00000100
   868c0:	00000200 	.word	0x00000200
   868c4:	00000400 	.word	0x00000400
   868c8:	09097325 	.word	0x09097325
   868cc:	25096325 	.word	0x25096325
   868d0:	75250975 	.word	0x75250975
   868d4:	0d752509 	.word	0x0d752509
   868d8:	0000000a 	.word	0x0000000a
   868dc:	454c4449 	.word	0x454c4449
   868e0:	00000000 	.word	0x00000000
   868e4:	00000a0d 	.word	0x00000a0d
   868e8:	20726d54 	.word	0x20726d54
   868ec:	00637653 	.word	0x00637653

000868f0 <Distans>:
	...
   868f8:	00000005 0000000a 0000000f 00000014     ................
   86908:	00000019 0000001e 00000023 00000028     ........#...(...
   86918:	0000002d 00000032 00000037 0000003c     -...2...7...<...
   86928:	00000041 00000046 0000004b 00000050     A...F...K...P...
   86938:	00000055 0000005a 0000005f 00000064     U...Z..._...d...
   86948:	00000069 0000006e 0000006e              i...n...n...

00086954 <LockUpTable>:
   86954:	0000041a 000003d1 000003d9 000003dd     ................
   86964:	000003dc 000003d8 000003d4 000003cf     ................
   86974:	000003c0 0000037e 0000030d 000002be     ....~...........
   86984:	00000270 0000023f 00000215 000001ea     p...?...........
   86994:	000001c2 000001a4 00000184 0000016d     ............m...
   869a4:	00000154 00000140 0000012c 0000011a     T...@...,.......
   869b4:	00000000 0000041a 000003d5 000003e4     ................
   869c4:	000003e7 000003e4 000003df 000003dc     ................
   869d4:	000003d3 000003c2 00000389 0000033e     ............>...
   869e4:	00000302 000002cb 00000285 00000258     ............X...
   869f4:	00000220 00000203 000001d1 000001b3      ...............
   86a04:	0000019f 0000018b 00000168 00000159     ........h...Y...
   86a14:	0000014a 00000000 0000041a 000003d8     J...............
   86a24:	000003de 000003e0 000003df 000003dd     ................
   86a34:	000003db 000003d7 000003d2 000003c8     ................
   86a44:	00000381 0000032b 000002da 0000029b     ....+...........
   86a54:	0000026e 00000243 00000212 000001ee     n...C...........
   86a64:	000001cc 000001ab 00000194 0000017c     ............|...
   86a74:	00000164 00000153 00000000 0000041a     d...S...........
   86a84:	000003e0 000003e2 000003e1 000003de     ................
   86a94:	000003da 000003d4 000003cd 000003ba     ................
   86aa4:	00000374 00000325 000002e4 000002a3     t...%...........
   86ab4:	00000264 00000230 00000201 000001e0     d...0...........
   86ac4:	000001bd 0000019d 00000186 00000169     ............i...
   86ad4:	00000155 00000143 0000012d 00000000     U...C...-.......
   86ae4:	000f4240 00000000 05204180 6976614e     @B.......A .Navi
   86af4:	69746167 00006e6f 6c756f43 6f6e2064     gation..Could no
   86b04:	72632074 65746165 6f727020 73736563     t create process
   86b14:	76616e20 74616769 0a6e6f69 0000000d      navigation.....
   86b24:	75676552 6f74616c 6f742072 00000070     Regulator top...
   86b34:	6c756f43 6f6e2064 72632074 65746165     Could not create
   86b44:	6f727020 73736563 61747320 635f7472      process start_c
   86b54:	72746e6f 656c6c6f 6f745f72 000d0a70     ontroller_top...
   86b64:	75676552 6f74616c 6f6c2072 00726577     Regulator lower.
   86b74:	00000043                                C...

00086b78 <_global_impure_ptr>:
   86b78:	20070150 33323130 37363534 42413938     P.. 0123456789AB
   86b88:	46454443 00000000 33323130 37363534     CDEF....01234567
   86b98:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   86ba8:	0000296c                                l)..

00086bac <zeroes.6721>:
   86bac:	30303030 30303030 30303030 30303030     0000000000000000

00086bbc <blanks.6720>:
   86bbc:	20202020 20202020 20202020 20202020                     

00086bcc <_init>:
   86bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86bce:	bf00      	nop
   86bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   86bd2:	bc08      	pop	{r3}
   86bd4:	469e      	mov	lr, r3
   86bd6:	4770      	bx	lr

00086bd8 <__init_array_start>:
   86bd8:	00084a7d 	.word	0x00084a7d

00086bdc <__frame_dummy_init_array_entry>:
   86bdc:	00080119                                ....

00086be0 <_fini>:
   86be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86be2:	bf00      	nop
   86be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   86be6:	bc08      	pop	{r3}
   86be8:	469e      	mov	lr, r3
   86bea:	4770      	bx	lr

00086bec <__fini_array_start>:
   86bec:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070148 	.word	0x20070148

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <uxCriticalNesting>:
2007012c:	aaaaaaaa                                ....

20070130 <xFreeBytesRemaining>:
20070130:	00008000                                ....

20070134 <xNextTaskUnblockTime>:
20070134:	0000ffff                                ....

20070138 <dTBack>:
20070138:	9999999a 3fb99999                       .......?

20070140 <dTFront>:
20070140:	9999999a 3fb99999                       .......?

20070148 <SystemCoreClock>:
20070148:	003d0900 00000000                       ..=.....

20070150 <impure_data>:
20070150:	00000000 2007043c 200704a4 2007050c     ....<.. ... ... 
	...
20070184:	00086b74 00000000 00000000 00000000     tk..............
	...
200701f8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070208:	0005deec 0000000b 00000000 00000000     ................
	...

20070578 <_impure_ptr>:
20070578:	20070150                                P.. 

2007057c <lc_ctype_charset>:
2007057c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2007059c <__mb_cur_max>:
2007059c:	00000001                                ....

200705a0 <__malloc_av_>:
	...
200705a8:	200705a0 200705a0 200705a8 200705a8     ... ... ... ... 
200705b8:	200705b0 200705b0 200705b8 200705b8     ... ... ... ... 
200705c8:	200705c0 200705c0 200705c8 200705c8     ... ... ... ... 
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 
20070998:	20070990 20070990 20070998 20070998     ... ... ... ... 

200709a8 <__malloc_trim_threshold>:
200709a8:	00020000                                ....

200709ac <__malloc_sbrk_base>:
200709ac:	ffffffff                                ....

200709b0 <__wctomb>:
200709b0:	000860a1                                .`..
