   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_i2c.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.I2C_DeInit,"ax",%progbits
  19              		.align	2
  20              		.global	I2C_DeInit
  21              		.thumb
  22              		.thumb_func
  24              	I2C_DeInit:
  25              	.LFB29:
  26              		.file 1 "../src/stm32f10x_i2c.c"
   1:../src/stm32f10x_i2c.c **** /**
   2:../src/stm32f10x_i2c.c ****   ******************************************************************************
   3:../src/stm32f10x_i2c.c ****   * @file    stm32f10x_i2c.c
   4:../src/stm32f10x_i2c.c ****   * @author  MCD Application Team
   5:../src/stm32f10x_i2c.c ****   * @version V3.5.0
   6:../src/stm32f10x_i2c.c ****   * @date    11-March-2011
   7:../src/stm32f10x_i2c.c ****   * @brief   This file provides all the I2C firmware functions.
   8:../src/stm32f10x_i2c.c ****   ******************************************************************************
   9:../src/stm32f10x_i2c.c ****   * @attention
  10:../src/stm32f10x_i2c.c ****   *
  11:../src/stm32f10x_i2c.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../src/stm32f10x_i2c.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../src/stm32f10x_i2c.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../src/stm32f10x_i2c.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../src/stm32f10x_i2c.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../src/stm32f10x_i2c.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../src/stm32f10x_i2c.c ****   *
  18:../src/stm32f10x_i2c.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../src/stm32f10x_i2c.c ****   ******************************************************************************
  20:../src/stm32f10x_i2c.c ****   */
  21:../src/stm32f10x_i2c.c **** 
  22:../src/stm32f10x_i2c.c **** /* Includes ------------------------------------------------------------------*/
  23:../src/stm32f10x_i2c.c **** #include "stm32f10x_i2c.h"
  24:../src/stm32f10x_i2c.c **** #include "stm32f10x_rcc.h"
  25:../src/stm32f10x_i2c.c **** 
  26:../src/stm32f10x_i2c.c **** 
  27:../src/stm32f10x_i2c.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  28:../src/stm32f10x_i2c.c ****   * @{
  29:../src/stm32f10x_i2c.c ****   */
  30:../src/stm32f10x_i2c.c **** 
  31:../src/stm32f10x_i2c.c **** /** @defgroup I2C 
  32:../src/stm32f10x_i2c.c ****   * @brief I2C driver modules
  33:../src/stm32f10x_i2c.c ****   * @{
  34:../src/stm32f10x_i2c.c ****   */ 
  35:../src/stm32f10x_i2c.c **** 
  36:../src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_TypesDefinitions
  37:../src/stm32f10x_i2c.c ****   * @{
  38:../src/stm32f10x_i2c.c ****   */
  39:../src/stm32f10x_i2c.c **** 
  40:../src/stm32f10x_i2c.c **** /**
  41:../src/stm32f10x_i2c.c ****   * @}
  42:../src/stm32f10x_i2c.c ****   */
  43:../src/stm32f10x_i2c.c **** 
  44:../src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_Defines
  45:../src/stm32f10x_i2c.c ****   * @{
  46:../src/stm32f10x_i2c.c ****   */
  47:../src/stm32f10x_i2c.c **** 
  48:../src/stm32f10x_i2c.c **** /* I2C SPE mask */
  49:../src/stm32f10x_i2c.c **** #define CR1_PE_Set              ((uint16_t)0x0001)
  50:../src/stm32f10x_i2c.c **** #define CR1_PE_Reset            ((uint16_t)0xFFFE)
  51:../src/stm32f10x_i2c.c **** 
  52:../src/stm32f10x_i2c.c **** /* I2C START mask */
  53:../src/stm32f10x_i2c.c **** #define CR1_START_Set           ((uint16_t)0x0100)
  54:../src/stm32f10x_i2c.c **** #define CR1_START_Reset         ((uint16_t)0xFEFF)
  55:../src/stm32f10x_i2c.c **** 
  56:../src/stm32f10x_i2c.c **** /* I2C STOP mask */
  57:../src/stm32f10x_i2c.c **** #define CR1_STOP_Set            ((uint16_t)0x0200)
  58:../src/stm32f10x_i2c.c **** #define CR1_STOP_Reset          ((uint16_t)0xFDFF)
  59:../src/stm32f10x_i2c.c **** 
  60:../src/stm32f10x_i2c.c **** /* I2C ACK mask */
  61:../src/stm32f10x_i2c.c **** #define CR1_ACK_Set             ((uint16_t)0x0400)
  62:../src/stm32f10x_i2c.c **** #define CR1_ACK_Reset           ((uint16_t)0xFBFF)
  63:../src/stm32f10x_i2c.c **** 
  64:../src/stm32f10x_i2c.c **** /* I2C ENGC mask */
  65:../src/stm32f10x_i2c.c **** #define CR1_ENGC_Set            ((uint16_t)0x0040)
  66:../src/stm32f10x_i2c.c **** #define CR1_ENGC_Reset          ((uint16_t)0xFFBF)
  67:../src/stm32f10x_i2c.c **** 
  68:../src/stm32f10x_i2c.c **** /* I2C SWRST mask */
  69:../src/stm32f10x_i2c.c **** #define CR1_SWRST_Set           ((uint16_t)0x8000)
  70:../src/stm32f10x_i2c.c **** #define CR1_SWRST_Reset         ((uint16_t)0x7FFF)
  71:../src/stm32f10x_i2c.c **** 
  72:../src/stm32f10x_i2c.c **** /* I2C PEC mask */
  73:../src/stm32f10x_i2c.c **** #define CR1_PEC_Set             ((uint16_t)0x1000)
  74:../src/stm32f10x_i2c.c **** #define CR1_PEC_Reset           ((uint16_t)0xEFFF)
  75:../src/stm32f10x_i2c.c **** 
  76:../src/stm32f10x_i2c.c **** /* I2C ENPEC mask */
  77:../src/stm32f10x_i2c.c **** #define CR1_ENPEC_Set           ((uint16_t)0x0020)
  78:../src/stm32f10x_i2c.c **** #define CR1_ENPEC_Reset         ((uint16_t)0xFFDF)
  79:../src/stm32f10x_i2c.c **** 
  80:../src/stm32f10x_i2c.c **** /* I2C ENARP mask */
  81:../src/stm32f10x_i2c.c **** #define CR1_ENARP_Set           ((uint16_t)0x0010)
  82:../src/stm32f10x_i2c.c **** #define CR1_ENARP_Reset         ((uint16_t)0xFFEF)
  83:../src/stm32f10x_i2c.c **** 
  84:../src/stm32f10x_i2c.c **** /* I2C NOSTRETCH mask */
  85:../src/stm32f10x_i2c.c **** #define CR1_NOSTRETCH_Set       ((uint16_t)0x0080)
  86:../src/stm32f10x_i2c.c **** #define CR1_NOSTRETCH_Reset     ((uint16_t)0xFF7F)
  87:../src/stm32f10x_i2c.c **** 
  88:../src/stm32f10x_i2c.c **** /* I2C registers Masks */
  89:../src/stm32f10x_i2c.c **** #define CR1_CLEAR_Mask          ((uint16_t)0xFBF5)
  90:../src/stm32f10x_i2c.c **** 
  91:../src/stm32f10x_i2c.c **** /* I2C DMAEN mask */
  92:../src/stm32f10x_i2c.c **** #define CR2_DMAEN_Set           ((uint16_t)0x0800)
  93:../src/stm32f10x_i2c.c **** #define CR2_DMAEN_Reset         ((uint16_t)0xF7FF)
  94:../src/stm32f10x_i2c.c **** 
  95:../src/stm32f10x_i2c.c **** /* I2C LAST mask */
  96:../src/stm32f10x_i2c.c **** #define CR2_LAST_Set            ((uint16_t)0x1000)
  97:../src/stm32f10x_i2c.c **** #define CR2_LAST_Reset          ((uint16_t)0xEFFF)
  98:../src/stm32f10x_i2c.c **** 
  99:../src/stm32f10x_i2c.c **** /* I2C FREQ mask */
 100:../src/stm32f10x_i2c.c **** #define CR2_FREQ_Reset          ((uint16_t)0xFFC0)
 101:../src/stm32f10x_i2c.c **** 
 102:../src/stm32f10x_i2c.c **** /* I2C ADD0 mask */
 103:../src/stm32f10x_i2c.c **** #define OAR1_ADD0_Set           ((uint16_t)0x0001)
 104:../src/stm32f10x_i2c.c **** #define OAR1_ADD0_Reset         ((uint16_t)0xFFFE)
 105:../src/stm32f10x_i2c.c **** 
 106:../src/stm32f10x_i2c.c **** /* I2C ENDUAL mask */
 107:../src/stm32f10x_i2c.c **** #define OAR2_ENDUAL_Set         ((uint16_t)0x0001)
 108:../src/stm32f10x_i2c.c **** #define OAR2_ENDUAL_Reset       ((uint16_t)0xFFFE)
 109:../src/stm32f10x_i2c.c **** 
 110:../src/stm32f10x_i2c.c **** /* I2C ADD2 mask */
 111:../src/stm32f10x_i2c.c **** #define OAR2_ADD2_Reset         ((uint16_t)0xFF01)
 112:../src/stm32f10x_i2c.c **** 
 113:../src/stm32f10x_i2c.c **** /* I2C F/S mask */
 114:../src/stm32f10x_i2c.c **** #define CCR_FS_Set              ((uint16_t)0x8000)
 115:../src/stm32f10x_i2c.c **** 
 116:../src/stm32f10x_i2c.c **** /* I2C CCR mask */
 117:../src/stm32f10x_i2c.c **** #define CCR_CCR_Set             ((uint16_t)0x0FFF)
 118:../src/stm32f10x_i2c.c **** 
 119:../src/stm32f10x_i2c.c **** /* I2C FLAG mask */
 120:../src/stm32f10x_i2c.c **** #define FLAG_Mask               ((uint32_t)0x00FFFFFF)
 121:../src/stm32f10x_i2c.c **** 
 122:../src/stm32f10x_i2c.c **** /* I2C Interrupt Enable mask */
 123:../src/stm32f10x_i2c.c **** #define ITEN_Mask               ((uint32_t)0x07000000)
 124:../src/stm32f10x_i2c.c **** 
 125:../src/stm32f10x_i2c.c **** /**
 126:../src/stm32f10x_i2c.c ****   * @}
 127:../src/stm32f10x_i2c.c ****   */
 128:../src/stm32f10x_i2c.c **** 
 129:../src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_Macros
 130:../src/stm32f10x_i2c.c ****   * @{
 131:../src/stm32f10x_i2c.c ****   */
 132:../src/stm32f10x_i2c.c **** 
 133:../src/stm32f10x_i2c.c **** /**
 134:../src/stm32f10x_i2c.c ****   * @}
 135:../src/stm32f10x_i2c.c ****   */
 136:../src/stm32f10x_i2c.c **** 
 137:../src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_Variables
 138:../src/stm32f10x_i2c.c ****   * @{
 139:../src/stm32f10x_i2c.c ****   */
 140:../src/stm32f10x_i2c.c **** 
 141:../src/stm32f10x_i2c.c **** /**
 142:../src/stm32f10x_i2c.c ****   * @}
 143:../src/stm32f10x_i2c.c ****   */
 144:../src/stm32f10x_i2c.c **** 
 145:../src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_FunctionPrototypes
 146:../src/stm32f10x_i2c.c ****   * @{
 147:../src/stm32f10x_i2c.c ****   */
 148:../src/stm32f10x_i2c.c **** 
 149:../src/stm32f10x_i2c.c **** /**
 150:../src/stm32f10x_i2c.c ****   * @}
 151:../src/stm32f10x_i2c.c ****   */
 152:../src/stm32f10x_i2c.c **** 
 153:../src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_Functions
 154:../src/stm32f10x_i2c.c ****   * @{
 155:../src/stm32f10x_i2c.c ****   */
 156:../src/stm32f10x_i2c.c **** 
 157:../src/stm32f10x_i2c.c **** /**
 158:../src/stm32f10x_i2c.c ****   * @brief  Deinitializes the I2Cx peripheral registers to their default reset values.
 159:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 160:../src/stm32f10x_i2c.c ****   * @retval None
 161:../src/stm32f10x_i2c.c ****   */
 162:../src/stm32f10x_i2c.c **** void I2C_DeInit(I2C_TypeDef* I2Cx)
 163:../src/stm32f10x_i2c.c **** {
  27              		.loc 1 163 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 82B0     		sub	sp, sp, #8
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 7860     		str	r0, [r7, #4]
 164:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 165:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 166:../src/stm32f10x_i2c.c **** 
 167:../src/stm32f10x_i2c.c ****   if (I2Cx == I2C1)
  40              		.loc 1 167 0
  41 0008 7B68     		ldr	r3, [r7, #4]
  42 000a 0D4A     		ldr	r2, .L4
  43 000c 9342     		cmp	r3, r2
  44 000e 0AD1     		bne	.L2
 168:../src/stm32f10x_i2c.c ****   {
 169:../src/stm32f10x_i2c.c ****     /* Enable I2C1 reset state */
 170:../src/stm32f10x_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
  45              		.loc 1 170 0
  46 0010 4FF40010 		mov	r0, #2097152
  47 0014 0121     		movs	r1, #1
  48 0016 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 171:../src/stm32f10x_i2c.c ****     /* Release I2C1 from reset state */
 172:../src/stm32f10x_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
  49              		.loc 1 172 0
  50 001a 4FF40010 		mov	r0, #2097152
  51 001e 0021     		movs	r1, #0
  52 0020 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  53 0024 09E0     		b	.L1
  54              	.L2:
 173:../src/stm32f10x_i2c.c ****   }
 174:../src/stm32f10x_i2c.c ****   else
 175:../src/stm32f10x_i2c.c ****   {
 176:../src/stm32f10x_i2c.c ****     /* Enable I2C2 reset state */
 177:../src/stm32f10x_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
  55              		.loc 1 177 0
  56 0026 4FF48000 		mov	r0, #4194304
  57 002a 0121     		movs	r1, #1
  58 002c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 178:../src/stm32f10x_i2c.c ****     /* Release I2C2 from reset state */
 179:../src/stm32f10x_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
  59              		.loc 1 179 0
  60 0030 4FF48000 		mov	r0, #4194304
  61 0034 0021     		movs	r1, #0
  62 0036 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  63              	.L1:
 180:../src/stm32f10x_i2c.c ****   }
 181:../src/stm32f10x_i2c.c **** }
  64              		.loc 1 181 0
  65 003a 0837     		adds	r7, r7, #8
  66              		.cfi_def_cfa_offset 8
  67 003c BD46     		mov	sp, r7
  68              		.cfi_def_cfa_register 13
  69              		@ sp needed
  70 003e 80BD     		pop	{r7, pc}
  71              	.L5:
  72              		.align	2
  73              	.L4:
  74 0040 00540040 		.word	1073763328
  75              		.cfi_endproc
  76              	.LFE29:
  78              		.section	.text.I2C_Init,"ax",%progbits
  79              		.align	2
  80              		.global	I2C_Init
  81              		.thumb
  82              		.thumb_func
  84              	I2C_Init:
  85              	.LFB30:
 182:../src/stm32f10x_i2c.c **** 
 183:../src/stm32f10x_i2c.c **** /**
 184:../src/stm32f10x_i2c.c ****   * @brief  Initializes the I2Cx peripheral according to the specified 
 185:../src/stm32f10x_i2c.c ****   *   parameters in the I2C_InitStruct.
 186:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 187:../src/stm32f10x_i2c.c ****   * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
 188:../src/stm32f10x_i2c.c ****   *   contains the configuration information for the specified I2C peripheral.
 189:../src/stm32f10x_i2c.c ****   * @retval None
 190:../src/stm32f10x_i2c.c ****   */
 191:../src/stm32f10x_i2c.c **** void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
 192:../src/stm32f10x_i2c.c **** {
  86              		.loc 1 192 0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 40
  89              		@ frame_needed = 1, uses_anonymous_args = 0
  90 0000 80B5     		push	{r7, lr}
  91              		.cfi_def_cfa_offset 8
  92              		.cfi_offset 7, -8
  93              		.cfi_offset 14, -4
  94 0002 8AB0     		sub	sp, sp, #40
  95              		.cfi_def_cfa_offset 48
  96 0004 00AF     		add	r7, sp, #0
  97              		.cfi_def_cfa_register 7
  98 0006 7860     		str	r0, [r7, #4]
  99 0008 3960     		str	r1, [r7]
 193:../src/stm32f10x_i2c.c ****   uint16_t tmpreg = 0, freqrange = 0;
 100              		.loc 1 193 0
 101 000a 0023     		movs	r3, #0
 102 000c FB84     		strh	r3, [r7, #38]	@ movhi
 103 000e 0023     		movs	r3, #0
 104 0010 7B84     		strh	r3, [r7, #34]	@ movhi
 194:../src/stm32f10x_i2c.c ****   uint16_t result = 0x04;
 105              		.loc 1 194 0
 106 0012 0423     		movs	r3, #4
 107 0014 BB84     		strh	r3, [r7, #36]	@ movhi
 195:../src/stm32f10x_i2c.c ****   uint32_t pclk1 = 8000000;
 108              		.loc 1 195 0
 109 0016 574B     		ldr	r3, .L13
 110 0018 FB61     		str	r3, [r7, #28]
 196:../src/stm32f10x_i2c.c ****   RCC_ClocksTypeDef  rcc_clocks;
 197:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 198:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 199:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
 200:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_MODE(I2C_InitStruct->I2C_Mode));
 201:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_DUTY_CYCLE(I2C_InitStruct->I2C_DutyCycle));
 202:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_OWN_ADDRESS1(I2C_InitStruct->I2C_OwnAddress1));
 203:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
 204:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));
 205:../src/stm32f10x_i2c.c **** 
 206:../src/stm32f10x_i2c.c **** /*---------------------------- I2Cx CR2 Configuration ------------------------*/
 207:../src/stm32f10x_i2c.c ****   /* Get the I2Cx CR2 value */
 208:../src/stm32f10x_i2c.c ****   tmpreg = I2Cx->CR2;
 111              		.loc 1 208 0
 112 001a 7B68     		ldr	r3, [r7, #4]
 113 001c 9B88     		ldrh	r3, [r3, #4]	@ movhi
 114 001e FB84     		strh	r3, [r7, #38]	@ movhi
 209:../src/stm32f10x_i2c.c ****   /* Clear frequency FREQ[5:0] bits */
 210:../src/stm32f10x_i2c.c ****   tmpreg &= CR2_FREQ_Reset;
 115              		.loc 1 210 0
 116 0020 FB8C     		ldrh	r3, [r7, #38]	@ movhi
 117 0022 23F03F03 		bic	r3, r3, #63
 118 0026 FB84     		strh	r3, [r7, #38]	@ movhi
 211:../src/stm32f10x_i2c.c ****   /* Get pclk1 frequency value */
 212:../src/stm32f10x_i2c.c ****   RCC_GetClocksFreq(&rcc_clocks);
 119              		.loc 1 212 0
 120 0028 07F10803 		add	r3, r7, #8
 121 002c 1846     		mov	r0, r3
 122 002e FFF7FEFF 		bl	RCC_GetClocksFreq
 213:../src/stm32f10x_i2c.c ****   pclk1 = rcc_clocks.PCLK1_Frequency;
 123              		.loc 1 213 0
 124 0032 3B69     		ldr	r3, [r7, #16]
 125 0034 FB61     		str	r3, [r7, #28]
 214:../src/stm32f10x_i2c.c ****   /* Set frequency bits depending on pclk1 value */
 215:../src/stm32f10x_i2c.c ****   freqrange = (uint16_t)(pclk1 / 1000000);
 126              		.loc 1 215 0
 127 0036 FB69     		ldr	r3, [r7, #28]
 128 0038 4F4A     		ldr	r2, .L13+4
 129 003a A2FB0323 		umull	r2, r3, r2, r3
 130 003e 9B0C     		lsrs	r3, r3, #18
 131 0040 7B84     		strh	r3, [r7, #34]	@ movhi
 216:../src/stm32f10x_i2c.c ****   tmpreg |= freqrange;
 132              		.loc 1 216 0
 133 0042 FA8C     		ldrh	r2, [r7, #38]	@ movhi
 134 0044 7B8C     		ldrh	r3, [r7, #34]	@ movhi
 135 0046 1343     		orrs	r3, r3, r2
 136 0048 FB84     		strh	r3, [r7, #38]	@ movhi
 217:../src/stm32f10x_i2c.c ****   /* Write to I2Cx CR2 */
 218:../src/stm32f10x_i2c.c ****   I2Cx->CR2 = tmpreg;
 137              		.loc 1 218 0
 138 004a 7B68     		ldr	r3, [r7, #4]
 139 004c FA8C     		ldrh	r2, [r7, #38]	@ movhi
 140 004e 9A80     		strh	r2, [r3, #4]	@ movhi
 219:../src/stm32f10x_i2c.c **** 
 220:../src/stm32f10x_i2c.c **** /*---------------------------- I2Cx CCR Configuration ------------------------*/
 221:../src/stm32f10x_i2c.c ****   /* Disable the selected I2C peripheral to configure TRISE */
 222:../src/stm32f10x_i2c.c ****   I2Cx->CR1 &= CR1_PE_Reset;
 141              		.loc 1 222 0
 142 0050 7B68     		ldr	r3, [r7, #4]
 143 0052 1B88     		ldrh	r3, [r3]	@ movhi
 144 0054 9BB2     		uxth	r3, r3
 145 0056 23F00103 		bic	r3, r3, #1
 146 005a 9AB2     		uxth	r2, r3
 147 005c 7B68     		ldr	r3, [r7, #4]
 148 005e 1A80     		strh	r2, [r3]	@ movhi
 223:../src/stm32f10x_i2c.c ****   /* Reset tmpreg value */
 224:../src/stm32f10x_i2c.c ****   /* Clear F/S, DUTY and CCR[11:0] bits */
 225:../src/stm32f10x_i2c.c ****   tmpreg = 0;
 149              		.loc 1 225 0
 150 0060 0023     		movs	r3, #0
 151 0062 FB84     		strh	r3, [r7, #38]	@ movhi
 226:../src/stm32f10x_i2c.c **** 
 227:../src/stm32f10x_i2c.c ****   /* Configure speed in standard mode */
 228:../src/stm32f10x_i2c.c ****   if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 152              		.loc 1 228 0
 153 0064 3B68     		ldr	r3, [r7]
 154 0066 1B68     		ldr	r3, [r3]
 155 0068 444A     		ldr	r2, .L13+8
 156 006a 9342     		cmp	r3, r2
 157 006c 15D8     		bhi	.L7
 229:../src/stm32f10x_i2c.c ****   {
 230:../src/stm32f10x_i2c.c ****     /* Standard mode speed calculate */
 231:../src/stm32f10x_i2c.c ****     result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 158              		.loc 1 231 0
 159 006e 3B68     		ldr	r3, [r7]
 160 0070 1B68     		ldr	r3, [r3]
 161 0072 5B00     		lsls	r3, r3, #1
 162 0074 FA69     		ldr	r2, [r7, #28]
 163 0076 B2FBF3F3 		udiv	r3, r2, r3
 164 007a BB84     		strh	r3, [r7, #36]	@ movhi
 232:../src/stm32f10x_i2c.c ****     /* Test if CCR value is under 0x4*/
 233:../src/stm32f10x_i2c.c ****     if (result < 0x04)
 165              		.loc 1 233 0
 166 007c BB8C     		ldrh	r3, [r7, #36]
 167 007e 032B     		cmp	r3, #3
 168 0080 01D8     		bhi	.L8
 234:../src/stm32f10x_i2c.c ****     {
 235:../src/stm32f10x_i2c.c ****       /* Set minimum allowed value */
 236:../src/stm32f10x_i2c.c ****       result = 0x04;  
 169              		.loc 1 236 0
 170 0082 0423     		movs	r3, #4
 171 0084 BB84     		strh	r3, [r7, #36]	@ movhi
 172              	.L8:
 237:../src/stm32f10x_i2c.c ****     }
 238:../src/stm32f10x_i2c.c ****     /* Set speed value for standard mode */
 239:../src/stm32f10x_i2c.c ****     tmpreg |= result;	  
 173              		.loc 1 239 0
 174 0086 FA8C     		ldrh	r2, [r7, #38]	@ movhi
 175 0088 BB8C     		ldrh	r3, [r7, #36]	@ movhi
 176 008a 1343     		orrs	r3, r3, r2
 177 008c FB84     		strh	r3, [r7, #38]	@ movhi
 240:../src/stm32f10x_i2c.c ****     /* Set Maximum Rise Time for standard mode */
 241:../src/stm32f10x_i2c.c ****     I2Cx->TRISE = freqrange + 1; 
 178              		.loc 1 241 0
 179 008e 7B8C     		ldrh	r3, [r7, #34]	@ movhi
 180 0090 0133     		adds	r3, r3, #1
 181 0092 9AB2     		uxth	r2, r3
 182 0094 7B68     		ldr	r3, [r7, #4]
 183 0096 1A84     		strh	r2, [r3, #32]	@ movhi
 184 0098 40E0     		b	.L9
 185              	.L7:
 242:../src/stm32f10x_i2c.c ****   }
 243:../src/stm32f10x_i2c.c ****   /* Configure speed in fast mode */
 244:../src/stm32f10x_i2c.c ****   else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
 245:../src/stm32f10x_i2c.c ****   {
 246:../src/stm32f10x_i2c.c ****     if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 186              		.loc 1 246 0
 187 009a 3B68     		ldr	r3, [r7]
 188 009c DB88     		ldrh	r3, [r3, #6]
 189 009e 4BF6FF72 		movw	r2, #49151
 190 00a2 9342     		cmp	r3, r2
 191 00a4 09D1     		bne	.L10
 247:../src/stm32f10x_i2c.c ****     {
 248:../src/stm32f10x_i2c.c ****       /* Fast mode speed calculate: Tlow/Thigh = 2 */
 249:../src/stm32f10x_i2c.c ****       result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 192              		.loc 1 249 0
 193 00a6 3B68     		ldr	r3, [r7]
 194 00a8 1A68     		ldr	r2, [r3]
 195 00aa 1346     		mov	r3, r2
 196 00ac 5B00     		lsls	r3, r3, #1
 197 00ae 1344     		add	r3, r3, r2
 198 00b0 FA69     		ldr	r2, [r7, #28]
 199 00b2 B2FBF3F3 		udiv	r3, r2, r3
 200 00b6 BB84     		strh	r3, [r7, #36]	@ movhi
 201 00b8 0EE0     		b	.L11
 202              	.L10:
 250:../src/stm32f10x_i2c.c ****     }
 251:../src/stm32f10x_i2c.c ****     else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
 252:../src/stm32f10x_i2c.c ****     {
 253:../src/stm32f10x_i2c.c ****       /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
 254:../src/stm32f10x_i2c.c ****       result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 203              		.loc 1 254 0
 204 00ba 3B68     		ldr	r3, [r7]
 205 00bc 1A68     		ldr	r2, [r3]
 206 00be 1346     		mov	r3, r2
 207 00c0 9B00     		lsls	r3, r3, #2
 208 00c2 1344     		add	r3, r3, r2
 209 00c4 9A00     		lsls	r2, r3, #2
 210 00c6 1344     		add	r3, r3, r2
 211 00c8 FA69     		ldr	r2, [r7, #28]
 212 00ca B2FBF3F3 		udiv	r3, r2, r3
 213 00ce BB84     		strh	r3, [r7, #36]	@ movhi
 255:../src/stm32f10x_i2c.c ****       /* Set DUTY bit */
 256:../src/stm32f10x_i2c.c ****       result |= I2C_DutyCycle_16_9;
 214              		.loc 1 256 0
 215 00d0 BB8C     		ldrh	r3, [r7, #36]	@ movhi
 216 00d2 43F48043 		orr	r3, r3, #16384
 217 00d6 BB84     		strh	r3, [r7, #36]	@ movhi
 218              	.L11:
 257:../src/stm32f10x_i2c.c ****     }
 258:../src/stm32f10x_i2c.c **** 
 259:../src/stm32f10x_i2c.c ****     /* Test if CCR value is under 0x1*/
 260:../src/stm32f10x_i2c.c ****     if ((result & CCR_CCR_Set) == 0)
 219              		.loc 1 260 0
 220 00d8 BB8C     		ldrh	r3, [r7, #36]
 221 00da C3F30B03 		ubfx	r3, r3, #0, #12
 222 00de 002B     		cmp	r3, #0
 223 00e0 03D1     		bne	.L12
 261:../src/stm32f10x_i2c.c ****     {
 262:../src/stm32f10x_i2c.c ****       /* Set minimum allowed value */
 263:../src/stm32f10x_i2c.c ****       result |= (uint16_t)0x0001;  
 224              		.loc 1 263 0
 225 00e2 BB8C     		ldrh	r3, [r7, #36]	@ movhi
 226 00e4 43F00103 		orr	r3, r3, #1
 227 00e8 BB84     		strh	r3, [r7, #36]	@ movhi
 228              	.L12:
 264:../src/stm32f10x_i2c.c ****     }
 265:../src/stm32f10x_i2c.c ****     /* Set speed value and set F/S bit for fast mode */
 266:../src/stm32f10x_i2c.c ****     tmpreg |= (uint16_t)(result | CCR_FS_Set);
 229              		.loc 1 266 0
 230 00ea BA8C     		ldrh	r2, [r7, #36]	@ movhi
 231 00ec FB8C     		ldrh	r3, [r7, #38]	@ movhi
 232 00ee 1343     		orrs	r3, r3, r2
 233 00f0 9BB2     		uxth	r3, r3
 234 00f2 6FEA4343 		mvn	r3, r3, lsl #17
 235 00f6 6FEA5343 		mvn	r3, r3, lsr #17
 236 00fa FB84     		strh	r3, [r7, #38]	@ movhi
 267:../src/stm32f10x_i2c.c ****     /* Set Maximum Rise Time for fast mode */
 268:../src/stm32f10x_i2c.c ****     I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 237              		.loc 1 268 0
 238 00fc 7B8C     		ldrh	r3, [r7, #34]
 239 00fe 4FF49672 		mov	r2, #300
 240 0102 02FB03F3 		mul	r3, r2, r3
 241 0106 1E4A     		ldr	r2, .L13+12
 242 0108 82FB0312 		smull	r1, r2, r2, r3
 243 010c 9211     		asrs	r2, r2, #6
 244 010e DB17     		asrs	r3, r3, #31
 245 0110 D31A     		subs	r3, r2, r3
 246 0112 9BB2     		uxth	r3, r3
 247 0114 0133     		adds	r3, r3, #1
 248 0116 9AB2     		uxth	r2, r3
 249 0118 7B68     		ldr	r3, [r7, #4]
 250 011a 1A84     		strh	r2, [r3, #32]	@ movhi
 251              	.L9:
 269:../src/stm32f10x_i2c.c ****   }
 270:../src/stm32f10x_i2c.c **** 
 271:../src/stm32f10x_i2c.c ****   /* Write to I2Cx CCR */
 272:../src/stm32f10x_i2c.c ****   I2Cx->CCR = tmpreg;
 252              		.loc 1 272 0
 253 011c 7B68     		ldr	r3, [r7, #4]
 254 011e FA8C     		ldrh	r2, [r7, #38]	@ movhi
 255 0120 9A83     		strh	r2, [r3, #28]	@ movhi
 273:../src/stm32f10x_i2c.c ****   /* Enable the selected I2C peripheral */
 274:../src/stm32f10x_i2c.c ****   I2Cx->CR1 |= CR1_PE_Set;
 256              		.loc 1 274 0
 257 0122 7B68     		ldr	r3, [r7, #4]
 258 0124 1B88     		ldrh	r3, [r3]	@ movhi
 259 0126 9BB2     		uxth	r3, r3
 260 0128 43F00103 		orr	r3, r3, #1
 261 012c 9AB2     		uxth	r2, r3
 262 012e 7B68     		ldr	r3, [r7, #4]
 263 0130 1A80     		strh	r2, [r3]	@ movhi
 275:../src/stm32f10x_i2c.c **** 
 276:../src/stm32f10x_i2c.c **** /*---------------------------- I2Cx CR1 Configuration ------------------------*/
 277:../src/stm32f10x_i2c.c ****   /* Get the I2Cx CR1 value */
 278:../src/stm32f10x_i2c.c ****   tmpreg = I2Cx->CR1;
 264              		.loc 1 278 0
 265 0132 7B68     		ldr	r3, [r7, #4]
 266 0134 1B88     		ldrh	r3, [r3]	@ movhi
 267 0136 FB84     		strh	r3, [r7, #38]	@ movhi
 279:../src/stm32f10x_i2c.c ****   /* Clear ACK, SMBTYPE and  SMBUS bits */
 280:../src/stm32f10x_i2c.c ****   tmpreg &= CR1_CLEAR_Mask;
 268              		.loc 1 280 0
 269 0138 FB8C     		ldrh	r3, [r7, #38]	@ movhi
 270 013a 23F48163 		bic	r3, r3, #1032
 271 013e 23F00203 		bic	r3, r3, #2
 272 0142 FB84     		strh	r3, [r7, #38]	@ movhi
 281:../src/stm32f10x_i2c.c ****   /* Configure I2Cx: mode and acknowledgement */
 282:../src/stm32f10x_i2c.c ****   /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
 283:../src/stm32f10x_i2c.c ****   /* Set ACK bit according to I2C_Ack value */
 284:../src/stm32f10x_i2c.c ****   tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 273              		.loc 1 284 0
 274 0144 3B68     		ldr	r3, [r7]
 275 0146 9A88     		ldrh	r2, [r3, #4]
 276 0148 3B68     		ldr	r3, [r7]
 277 014a 5B89     		ldrh	r3, [r3, #10]
 278 014c 1343     		orrs	r3, r3, r2
 279 014e 9AB2     		uxth	r2, r3
 280 0150 FB8C     		ldrh	r3, [r7, #38]	@ movhi
 281 0152 1343     		orrs	r3, r3, r2
 282 0154 FB84     		strh	r3, [r7, #38]	@ movhi
 285:../src/stm32f10x_i2c.c ****   /* Write to I2Cx CR1 */
 286:../src/stm32f10x_i2c.c ****   I2Cx->CR1 = tmpreg;
 283              		.loc 1 286 0
 284 0156 7B68     		ldr	r3, [r7, #4]
 285 0158 FA8C     		ldrh	r2, [r7, #38]	@ movhi
 286 015a 1A80     		strh	r2, [r3]	@ movhi
 287:../src/stm32f10x_i2c.c **** 
 288:../src/stm32f10x_i2c.c **** /*---------------------------- I2Cx OAR1 Configuration -----------------------*/
 289:../src/stm32f10x_i2c.c ****   /* Set I2Cx Own Address1 and acknowledged address */
 290:../src/stm32f10x_i2c.c ****   I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 287              		.loc 1 290 0
 288 015c 3B68     		ldr	r3, [r7]
 289 015e 9A89     		ldrh	r2, [r3, #12]
 290 0160 3B68     		ldr	r3, [r7]
 291 0162 1B89     		ldrh	r3, [r3, #8]
 292 0164 1343     		orrs	r3, r3, r2
 293 0166 9AB2     		uxth	r2, r3
 294 0168 7B68     		ldr	r3, [r7, #4]
 295 016a 1A81     		strh	r2, [r3, #8]	@ movhi
 291:../src/stm32f10x_i2c.c **** }
 296              		.loc 1 291 0
 297 016c 2837     		adds	r7, r7, #40
 298              		.cfi_def_cfa_offset 8
 299 016e BD46     		mov	sp, r7
 300              		.cfi_def_cfa_register 13
 301              		@ sp needed
 302 0170 80BD     		pop	{r7, pc}
 303              	.L14:
 304 0172 00BF     		.align	2
 305              	.L13:
 306 0174 00127A00 		.word	8000000
 307 0178 83DE1B43 		.word	1125899907
 308 017c A0860100 		.word	100000
 309 0180 D34D6210 		.word	274877907
 310              		.cfi_endproc
 311              	.LFE30:
 313              		.section	.text.I2C_StructInit,"ax",%progbits
 314              		.align	2
 315              		.global	I2C_StructInit
 316              		.thumb
 317              		.thumb_func
 319              	I2C_StructInit:
 320              	.LFB31:
 292:../src/stm32f10x_i2c.c **** 
 293:../src/stm32f10x_i2c.c **** /**
 294:../src/stm32f10x_i2c.c ****   * @brief  Fills each I2C_InitStruct member with its default value.
 295:../src/stm32f10x_i2c.c ****   * @param  I2C_InitStruct: pointer to an I2C_InitTypeDef structure which will be initialized.
 296:../src/stm32f10x_i2c.c ****   * @retval None
 297:../src/stm32f10x_i2c.c ****   */
 298:../src/stm32f10x_i2c.c **** void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
 299:../src/stm32f10x_i2c.c **** {
 321              		.loc 1 299 0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 8
 324              		@ frame_needed = 1, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 326 0000 80B4     		push	{r7}
 327              		.cfi_def_cfa_offset 4
 328              		.cfi_offset 7, -4
 329 0002 83B0     		sub	sp, sp, #12
 330              		.cfi_def_cfa_offset 16
 331 0004 00AF     		add	r7, sp, #0
 332              		.cfi_def_cfa_register 7
 333 0006 7860     		str	r0, [r7, #4]
 300:../src/stm32f10x_i2c.c **** /*---------------- Reset I2C init structure parameters values ----------------*/
 301:../src/stm32f10x_i2c.c ****   /* initialize the I2C_ClockSpeed member */
 302:../src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_ClockSpeed = 5000;
 334              		.loc 1 302 0
 335 0008 7B68     		ldr	r3, [r7, #4]
 336 000a 41F28832 		movw	r2, #5000
 337 000e 1A60     		str	r2, [r3]
 303:../src/stm32f10x_i2c.c ****   /* Initialize the I2C_Mode member */
 304:../src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 338              		.loc 1 304 0
 339 0010 7B68     		ldr	r3, [r7, #4]
 340 0012 0022     		movs	r2, #0
 341 0014 9A80     		strh	r2, [r3, #4]	@ movhi
 305:../src/stm32f10x_i2c.c ****   /* Initialize the I2C_DutyCycle member */
 306:../src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 342              		.loc 1 306 0
 343 0016 7B68     		ldr	r3, [r7, #4]
 344 0018 4BF6FF72 		movw	r2, #49151
 345 001c DA80     		strh	r2, [r3, #6]	@ movhi
 307:../src/stm32f10x_i2c.c ****   /* Initialize the I2C_OwnAddress1 member */
 308:../src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_OwnAddress1 = 0;
 346              		.loc 1 308 0
 347 001e 7B68     		ldr	r3, [r7, #4]
 348 0020 0022     		movs	r2, #0
 349 0022 1A81     		strh	r2, [r3, #8]	@ movhi
 309:../src/stm32f10x_i2c.c ****   /* Initialize the I2C_Ack member */
 310:../src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 350              		.loc 1 310 0
 351 0024 7B68     		ldr	r3, [r7, #4]
 352 0026 0022     		movs	r2, #0
 353 0028 5A81     		strh	r2, [r3, #10]	@ movhi
 311:../src/stm32f10x_i2c.c ****   /* Initialize the I2C_AcknowledgedAddress member */
 312:../src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 354              		.loc 1 312 0
 355 002a 7B68     		ldr	r3, [r7, #4]
 356 002c 4FF48042 		mov	r2, #16384
 357 0030 9A81     		strh	r2, [r3, #12]	@ movhi
 313:../src/stm32f10x_i2c.c **** }
 358              		.loc 1 313 0
 359 0032 0C37     		adds	r7, r7, #12
 360              		.cfi_def_cfa_offset 4
 361 0034 BD46     		mov	sp, r7
 362              		.cfi_def_cfa_register 13
 363              		@ sp needed
 364 0036 5DF8047B 		ldr	r7, [sp], #4
 365              		.cfi_restore 7
 366              		.cfi_def_cfa_offset 0
 367 003a 7047     		bx	lr
 368              		.cfi_endproc
 369              	.LFE31:
 371              		.section	.text.I2C_Cmd,"ax",%progbits
 372              		.align	2
 373              		.global	I2C_Cmd
 374              		.thumb
 375              		.thumb_func
 377              	I2C_Cmd:
 378              	.LFB32:
 314:../src/stm32f10x_i2c.c **** 
 315:../src/stm32f10x_i2c.c **** /**
 316:../src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C peripheral.
 317:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 318:../src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2Cx peripheral. 
 319:../src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 320:../src/stm32f10x_i2c.c ****   * @retval None
 321:../src/stm32f10x_i2c.c ****   */
 322:../src/stm32f10x_i2c.c **** void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 323:../src/stm32f10x_i2c.c **** {
 379              		.loc 1 323 0
 380              		.cfi_startproc
 381              		@ args = 0, pretend = 0, frame = 8
 382              		@ frame_needed = 1, uses_anonymous_args = 0
 383              		@ link register save eliminated.
 384 0000 80B4     		push	{r7}
 385              		.cfi_def_cfa_offset 4
 386              		.cfi_offset 7, -4
 387 0002 83B0     		sub	sp, sp, #12
 388              		.cfi_def_cfa_offset 16
 389 0004 00AF     		add	r7, sp, #0
 390              		.cfi_def_cfa_register 7
 391 0006 7860     		str	r0, [r7, #4]
 392 0008 0B46     		mov	r3, r1
 393 000a FB70     		strb	r3, [r7, #3]
 324:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 325:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 326:../src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 327:../src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 394              		.loc 1 327 0
 395 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 396 000e 002B     		cmp	r3, #0
 397 0010 08D0     		beq	.L17
 328:../src/stm32f10x_i2c.c ****   {
 329:../src/stm32f10x_i2c.c ****     /* Enable the selected I2C peripheral */
 330:../src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_PE_Set;
 398              		.loc 1 330 0
 399 0012 7B68     		ldr	r3, [r7, #4]
 400 0014 1B88     		ldrh	r3, [r3]	@ movhi
 401 0016 9BB2     		uxth	r3, r3
 402 0018 43F00103 		orr	r3, r3, #1
 403 001c 9AB2     		uxth	r2, r3
 404 001e 7B68     		ldr	r3, [r7, #4]
 405 0020 1A80     		strh	r2, [r3]	@ movhi
 406 0022 07E0     		b	.L16
 407              	.L17:
 331:../src/stm32f10x_i2c.c ****   }
 332:../src/stm32f10x_i2c.c ****   else
 333:../src/stm32f10x_i2c.c ****   {
 334:../src/stm32f10x_i2c.c ****     /* Disable the selected I2C peripheral */
 335:../src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_PE_Reset;
 408              		.loc 1 335 0
 409 0024 7B68     		ldr	r3, [r7, #4]
 410 0026 1B88     		ldrh	r3, [r3]	@ movhi
 411 0028 9BB2     		uxth	r3, r3
 412 002a 23F00103 		bic	r3, r3, #1
 413 002e 9AB2     		uxth	r2, r3
 414 0030 7B68     		ldr	r3, [r7, #4]
 415 0032 1A80     		strh	r2, [r3]	@ movhi
 416              	.L16:
 336:../src/stm32f10x_i2c.c ****   }
 337:../src/stm32f10x_i2c.c **** }
 417              		.loc 1 337 0
 418 0034 0C37     		adds	r7, r7, #12
 419              		.cfi_def_cfa_offset 4
 420 0036 BD46     		mov	sp, r7
 421              		.cfi_def_cfa_register 13
 422              		@ sp needed
 423 0038 5DF8047B 		ldr	r7, [sp], #4
 424              		.cfi_restore 7
 425              		.cfi_def_cfa_offset 0
 426 003c 7047     		bx	lr
 427              		.cfi_endproc
 428              	.LFE32:
 430 003e 00BF     		.section	.text.I2C_DMACmd,"ax",%progbits
 431              		.align	2
 432              		.global	I2C_DMACmd
 433              		.thumb
 434              		.thumb_func
 436              	I2C_DMACmd:
 437              	.LFB33:
 338:../src/stm32f10x_i2c.c **** 
 339:../src/stm32f10x_i2c.c **** /**
 340:../src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C DMA requests.
 341:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 342:../src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C DMA transfer.
 343:../src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 344:../src/stm32f10x_i2c.c ****   * @retval None
 345:../src/stm32f10x_i2c.c ****   */
 346:../src/stm32f10x_i2c.c **** void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 347:../src/stm32f10x_i2c.c **** {
 438              		.loc 1 347 0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 8
 441              		@ frame_needed = 1, uses_anonymous_args = 0
 442              		@ link register save eliminated.
 443 0000 80B4     		push	{r7}
 444              		.cfi_def_cfa_offset 4
 445              		.cfi_offset 7, -4
 446 0002 83B0     		sub	sp, sp, #12
 447              		.cfi_def_cfa_offset 16
 448 0004 00AF     		add	r7, sp, #0
 449              		.cfi_def_cfa_register 7
 450 0006 7860     		str	r0, [r7, #4]
 451 0008 0B46     		mov	r3, r1
 452 000a FB70     		strb	r3, [r7, #3]
 348:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 349:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 350:../src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 351:../src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 453              		.loc 1 351 0
 454 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 455 000e 002B     		cmp	r3, #0
 456 0010 08D0     		beq	.L20
 352:../src/stm32f10x_i2c.c ****   {
 353:../src/stm32f10x_i2c.c ****     /* Enable the selected I2C DMA requests */
 354:../src/stm32f10x_i2c.c ****     I2Cx->CR2 |= CR2_DMAEN_Set;
 457              		.loc 1 354 0
 458 0012 7B68     		ldr	r3, [r7, #4]
 459 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 460 0016 9BB2     		uxth	r3, r3
 461 0018 43F40063 		orr	r3, r3, #2048
 462 001c 9AB2     		uxth	r2, r3
 463 001e 7B68     		ldr	r3, [r7, #4]
 464 0020 9A80     		strh	r2, [r3, #4]	@ movhi
 465 0022 07E0     		b	.L19
 466              	.L20:
 355:../src/stm32f10x_i2c.c ****   }
 356:../src/stm32f10x_i2c.c ****   else
 357:../src/stm32f10x_i2c.c ****   {
 358:../src/stm32f10x_i2c.c ****     /* Disable the selected I2C DMA requests */
 359:../src/stm32f10x_i2c.c ****     I2Cx->CR2 &= CR2_DMAEN_Reset;
 467              		.loc 1 359 0
 468 0024 7B68     		ldr	r3, [r7, #4]
 469 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 470 0028 9BB2     		uxth	r3, r3
 471 002a 23F40063 		bic	r3, r3, #2048
 472 002e 9AB2     		uxth	r2, r3
 473 0030 7B68     		ldr	r3, [r7, #4]
 474 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 475              	.L19:
 360:../src/stm32f10x_i2c.c ****   }
 361:../src/stm32f10x_i2c.c **** }
 476              		.loc 1 361 0
 477 0034 0C37     		adds	r7, r7, #12
 478              		.cfi_def_cfa_offset 4
 479 0036 BD46     		mov	sp, r7
 480              		.cfi_def_cfa_register 13
 481              		@ sp needed
 482 0038 5DF8047B 		ldr	r7, [sp], #4
 483              		.cfi_restore 7
 484              		.cfi_def_cfa_offset 0
 485 003c 7047     		bx	lr
 486              		.cfi_endproc
 487              	.LFE33:
 489 003e 00BF     		.section	.text.I2C_DMALastTransferCmd,"ax",%progbits
 490              		.align	2
 491              		.global	I2C_DMALastTransferCmd
 492              		.thumb
 493              		.thumb_func
 495              	I2C_DMALastTransferCmd:
 496              	.LFB34:
 362:../src/stm32f10x_i2c.c **** 
 363:../src/stm32f10x_i2c.c **** /**
 364:../src/stm32f10x_i2c.c ****   * @brief  Specifies if the next DMA transfer will be the last one.
 365:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 366:../src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C DMA last transfer.
 367:../src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 368:../src/stm32f10x_i2c.c ****   * @retval None
 369:../src/stm32f10x_i2c.c ****   */
 370:../src/stm32f10x_i2c.c **** void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 371:../src/stm32f10x_i2c.c **** {
 497              		.loc 1 371 0
 498              		.cfi_startproc
 499              		@ args = 0, pretend = 0, frame = 8
 500              		@ frame_needed = 1, uses_anonymous_args = 0
 501              		@ link register save eliminated.
 502 0000 80B4     		push	{r7}
 503              		.cfi_def_cfa_offset 4
 504              		.cfi_offset 7, -4
 505 0002 83B0     		sub	sp, sp, #12
 506              		.cfi_def_cfa_offset 16
 507 0004 00AF     		add	r7, sp, #0
 508              		.cfi_def_cfa_register 7
 509 0006 7860     		str	r0, [r7, #4]
 510 0008 0B46     		mov	r3, r1
 511 000a FB70     		strb	r3, [r7, #3]
 372:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 373:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 374:../src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 375:../src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 512              		.loc 1 375 0
 513 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 514 000e 002B     		cmp	r3, #0
 515 0010 08D0     		beq	.L23
 376:../src/stm32f10x_i2c.c ****   {
 377:../src/stm32f10x_i2c.c ****     /* Next DMA transfer is the last transfer */
 378:../src/stm32f10x_i2c.c ****     I2Cx->CR2 |= CR2_LAST_Set;
 516              		.loc 1 378 0
 517 0012 7B68     		ldr	r3, [r7, #4]
 518 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 519 0016 9BB2     		uxth	r3, r3
 520 0018 43F48053 		orr	r3, r3, #4096
 521 001c 9AB2     		uxth	r2, r3
 522 001e 7B68     		ldr	r3, [r7, #4]
 523 0020 9A80     		strh	r2, [r3, #4]	@ movhi
 524 0022 07E0     		b	.L22
 525              	.L23:
 379:../src/stm32f10x_i2c.c ****   }
 380:../src/stm32f10x_i2c.c ****   else
 381:../src/stm32f10x_i2c.c ****   {
 382:../src/stm32f10x_i2c.c ****     /* Next DMA transfer is not the last transfer */
 383:../src/stm32f10x_i2c.c ****     I2Cx->CR2 &= CR2_LAST_Reset;
 526              		.loc 1 383 0
 527 0024 7B68     		ldr	r3, [r7, #4]
 528 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 529 0028 9BB2     		uxth	r3, r3
 530 002a 23F48053 		bic	r3, r3, #4096
 531 002e 9AB2     		uxth	r2, r3
 532 0030 7B68     		ldr	r3, [r7, #4]
 533 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 534              	.L22:
 384:../src/stm32f10x_i2c.c ****   }
 385:../src/stm32f10x_i2c.c **** }
 535              		.loc 1 385 0
 536 0034 0C37     		adds	r7, r7, #12
 537              		.cfi_def_cfa_offset 4
 538 0036 BD46     		mov	sp, r7
 539              		.cfi_def_cfa_register 13
 540              		@ sp needed
 541 0038 5DF8047B 		ldr	r7, [sp], #4
 542              		.cfi_restore 7
 543              		.cfi_def_cfa_offset 0
 544 003c 7047     		bx	lr
 545              		.cfi_endproc
 546              	.LFE34:
 548 003e 00BF     		.section	.text.I2C_GenerateSTART,"ax",%progbits
 549              		.align	2
 550              		.global	I2C_GenerateSTART
 551              		.thumb
 552              		.thumb_func
 554              	I2C_GenerateSTART:
 555              	.LFB35:
 386:../src/stm32f10x_i2c.c **** 
 387:../src/stm32f10x_i2c.c **** /**
 388:../src/stm32f10x_i2c.c ****   * @brief  Generates I2Cx communication START condition.
 389:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 390:../src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C START condition generation.
 391:../src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 392:../src/stm32f10x_i2c.c ****   * @retval None.
 393:../src/stm32f10x_i2c.c ****   */
 394:../src/stm32f10x_i2c.c **** void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
 395:../src/stm32f10x_i2c.c **** {
 556              		.loc 1 395 0
 557              		.cfi_startproc
 558              		@ args = 0, pretend = 0, frame = 8
 559              		@ frame_needed = 1, uses_anonymous_args = 0
 560              		@ link register save eliminated.
 561 0000 80B4     		push	{r7}
 562              		.cfi_def_cfa_offset 4
 563              		.cfi_offset 7, -4
 564 0002 83B0     		sub	sp, sp, #12
 565              		.cfi_def_cfa_offset 16
 566 0004 00AF     		add	r7, sp, #0
 567              		.cfi_def_cfa_register 7
 568 0006 7860     		str	r0, [r7, #4]
 569 0008 0B46     		mov	r3, r1
 570 000a FB70     		strb	r3, [r7, #3]
 396:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 397:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 398:../src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 399:../src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 571              		.loc 1 399 0
 572 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 573 000e 002B     		cmp	r3, #0
 574 0010 08D0     		beq	.L26
 400:../src/stm32f10x_i2c.c ****   {
 401:../src/stm32f10x_i2c.c ****     /* Generate a START condition */
 402:../src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_START_Set;
 575              		.loc 1 402 0
 576 0012 7B68     		ldr	r3, [r7, #4]
 577 0014 1B88     		ldrh	r3, [r3]	@ movhi
 578 0016 9BB2     		uxth	r3, r3
 579 0018 43F48073 		orr	r3, r3, #256
 580 001c 9AB2     		uxth	r2, r3
 581 001e 7B68     		ldr	r3, [r7, #4]
 582 0020 1A80     		strh	r2, [r3]	@ movhi
 583 0022 07E0     		b	.L25
 584              	.L26:
 403:../src/stm32f10x_i2c.c ****   }
 404:../src/stm32f10x_i2c.c ****   else
 405:../src/stm32f10x_i2c.c ****   {
 406:../src/stm32f10x_i2c.c ****     /* Disable the START condition generation */
 407:../src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_START_Reset;
 585              		.loc 1 407 0
 586 0024 7B68     		ldr	r3, [r7, #4]
 587 0026 1B88     		ldrh	r3, [r3]	@ movhi
 588 0028 9BB2     		uxth	r3, r3
 589 002a 23F48073 		bic	r3, r3, #256
 590 002e 9AB2     		uxth	r2, r3
 591 0030 7B68     		ldr	r3, [r7, #4]
 592 0032 1A80     		strh	r2, [r3]	@ movhi
 593              	.L25:
 408:../src/stm32f10x_i2c.c ****   }
 409:../src/stm32f10x_i2c.c **** }
 594              		.loc 1 409 0
 595 0034 0C37     		adds	r7, r7, #12
 596              		.cfi_def_cfa_offset 4
 597 0036 BD46     		mov	sp, r7
 598              		.cfi_def_cfa_register 13
 599              		@ sp needed
 600 0038 5DF8047B 		ldr	r7, [sp], #4
 601              		.cfi_restore 7
 602              		.cfi_def_cfa_offset 0
 603 003c 7047     		bx	lr
 604              		.cfi_endproc
 605              	.LFE35:
 607 003e 00BF     		.section	.text.I2C_GenerateSTOP,"ax",%progbits
 608              		.align	2
 609              		.global	I2C_GenerateSTOP
 610              		.thumb
 611              		.thumb_func
 613              	I2C_GenerateSTOP:
 614              	.LFB36:
 410:../src/stm32f10x_i2c.c **** 
 411:../src/stm32f10x_i2c.c **** /**
 412:../src/stm32f10x_i2c.c ****   * @brief  Generates I2Cx communication STOP condition.
 413:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 414:../src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C STOP condition generation.
 415:../src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 416:../src/stm32f10x_i2c.c ****   * @retval None.
 417:../src/stm32f10x_i2c.c ****   */
 418:../src/stm32f10x_i2c.c **** void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
 419:../src/stm32f10x_i2c.c **** {
 615              		.loc 1 419 0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 8
 618              		@ frame_needed = 1, uses_anonymous_args = 0
 619              		@ link register save eliminated.
 620 0000 80B4     		push	{r7}
 621              		.cfi_def_cfa_offset 4
 622              		.cfi_offset 7, -4
 623 0002 83B0     		sub	sp, sp, #12
 624              		.cfi_def_cfa_offset 16
 625 0004 00AF     		add	r7, sp, #0
 626              		.cfi_def_cfa_register 7
 627 0006 7860     		str	r0, [r7, #4]
 628 0008 0B46     		mov	r3, r1
 629 000a FB70     		strb	r3, [r7, #3]
 420:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 421:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 422:../src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 423:../src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 630              		.loc 1 423 0
 631 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 632 000e 002B     		cmp	r3, #0
 633 0010 08D0     		beq	.L29
 424:../src/stm32f10x_i2c.c ****   {
 425:../src/stm32f10x_i2c.c ****     /* Generate a STOP condition */
 426:../src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_STOP_Set;
 634              		.loc 1 426 0
 635 0012 7B68     		ldr	r3, [r7, #4]
 636 0014 1B88     		ldrh	r3, [r3]	@ movhi
 637 0016 9BB2     		uxth	r3, r3
 638 0018 43F40073 		orr	r3, r3, #512
 639 001c 9AB2     		uxth	r2, r3
 640 001e 7B68     		ldr	r3, [r7, #4]
 641 0020 1A80     		strh	r2, [r3]	@ movhi
 642 0022 07E0     		b	.L28
 643              	.L29:
 427:../src/stm32f10x_i2c.c ****   }
 428:../src/stm32f10x_i2c.c ****   else
 429:../src/stm32f10x_i2c.c ****   {
 430:../src/stm32f10x_i2c.c ****     /* Disable the STOP condition generation */
 431:../src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_STOP_Reset;
 644              		.loc 1 431 0
 645 0024 7B68     		ldr	r3, [r7, #4]
 646 0026 1B88     		ldrh	r3, [r3]	@ movhi
 647 0028 9BB2     		uxth	r3, r3
 648 002a 23F40073 		bic	r3, r3, #512
 649 002e 9AB2     		uxth	r2, r3
 650 0030 7B68     		ldr	r3, [r7, #4]
 651 0032 1A80     		strh	r2, [r3]	@ movhi
 652              	.L28:
 432:../src/stm32f10x_i2c.c ****   }
 433:../src/stm32f10x_i2c.c **** }
 653              		.loc 1 433 0
 654 0034 0C37     		adds	r7, r7, #12
 655              		.cfi_def_cfa_offset 4
 656 0036 BD46     		mov	sp, r7
 657              		.cfi_def_cfa_register 13
 658              		@ sp needed
 659 0038 5DF8047B 		ldr	r7, [sp], #4
 660              		.cfi_restore 7
 661              		.cfi_def_cfa_offset 0
 662 003c 7047     		bx	lr
 663              		.cfi_endproc
 664              	.LFE36:
 666 003e 00BF     		.section	.text.I2C_AcknowledgeConfig,"ax",%progbits
 667              		.align	2
 668              		.global	I2C_AcknowledgeConfig
 669              		.thumb
 670              		.thumb_func
 672              	I2C_AcknowledgeConfig:
 673              	.LFB37:
 434:../src/stm32f10x_i2c.c **** 
 435:../src/stm32f10x_i2c.c **** /**
 436:../src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C acknowledge feature.
 437:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 438:../src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C Acknowledgement.
 439:../src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 440:../src/stm32f10x_i2c.c ****   * @retval None.
 441:../src/stm32f10x_i2c.c ****   */
 442:../src/stm32f10x_i2c.c **** void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
 443:../src/stm32f10x_i2c.c **** {
 674              		.loc 1 443 0
 675              		.cfi_startproc
 676              		@ args = 0, pretend = 0, frame = 8
 677              		@ frame_needed = 1, uses_anonymous_args = 0
 678              		@ link register save eliminated.
 679 0000 80B4     		push	{r7}
 680              		.cfi_def_cfa_offset 4
 681              		.cfi_offset 7, -4
 682 0002 83B0     		sub	sp, sp, #12
 683              		.cfi_def_cfa_offset 16
 684 0004 00AF     		add	r7, sp, #0
 685              		.cfi_def_cfa_register 7
 686 0006 7860     		str	r0, [r7, #4]
 687 0008 0B46     		mov	r3, r1
 688 000a FB70     		strb	r3, [r7, #3]
 444:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 445:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 446:../src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 447:../src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 689              		.loc 1 447 0
 690 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 691 000e 002B     		cmp	r3, #0
 692 0010 08D0     		beq	.L32
 448:../src/stm32f10x_i2c.c ****   {
 449:../src/stm32f10x_i2c.c ****     /* Enable the acknowledgement */
 450:../src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_ACK_Set;
 693              		.loc 1 450 0
 694 0012 7B68     		ldr	r3, [r7, #4]
 695 0014 1B88     		ldrh	r3, [r3]	@ movhi
 696 0016 9BB2     		uxth	r3, r3
 697 0018 43F48063 		orr	r3, r3, #1024
 698 001c 9AB2     		uxth	r2, r3
 699 001e 7B68     		ldr	r3, [r7, #4]
 700 0020 1A80     		strh	r2, [r3]	@ movhi
 701 0022 07E0     		b	.L31
 702              	.L32:
 451:../src/stm32f10x_i2c.c ****   }
 452:../src/stm32f10x_i2c.c ****   else
 453:../src/stm32f10x_i2c.c ****   {
 454:../src/stm32f10x_i2c.c ****     /* Disable the acknowledgement */
 455:../src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_ACK_Reset;
 703              		.loc 1 455 0
 704 0024 7B68     		ldr	r3, [r7, #4]
 705 0026 1B88     		ldrh	r3, [r3]	@ movhi
 706 0028 9BB2     		uxth	r3, r3
 707 002a 23F48063 		bic	r3, r3, #1024
 708 002e 9AB2     		uxth	r2, r3
 709 0030 7B68     		ldr	r3, [r7, #4]
 710 0032 1A80     		strh	r2, [r3]	@ movhi
 711              	.L31:
 456:../src/stm32f10x_i2c.c ****   }
 457:../src/stm32f10x_i2c.c **** }
 712              		.loc 1 457 0
 713 0034 0C37     		adds	r7, r7, #12
 714              		.cfi_def_cfa_offset 4
 715 0036 BD46     		mov	sp, r7
 716              		.cfi_def_cfa_register 13
 717              		@ sp needed
 718 0038 5DF8047B 		ldr	r7, [sp], #4
 719              		.cfi_restore 7
 720              		.cfi_def_cfa_offset 0
 721 003c 7047     		bx	lr
 722              		.cfi_endproc
 723              	.LFE37:
 725 003e 00BF     		.section	.text.I2C_OwnAddress2Config,"ax",%progbits
 726              		.align	2
 727              		.global	I2C_OwnAddress2Config
 728              		.thumb
 729              		.thumb_func
 731              	I2C_OwnAddress2Config:
 732              	.LFB38:
 458:../src/stm32f10x_i2c.c **** 
 459:../src/stm32f10x_i2c.c **** /**
 460:../src/stm32f10x_i2c.c ****   * @brief  Configures the specified I2C own address2.
 461:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 462:../src/stm32f10x_i2c.c ****   * @param  Address: specifies the 7bit I2C own address2.
 463:../src/stm32f10x_i2c.c ****   * @retval None.
 464:../src/stm32f10x_i2c.c ****   */
 465:../src/stm32f10x_i2c.c **** void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address)
 466:../src/stm32f10x_i2c.c **** {
 733              		.loc 1 466 0
 734              		.cfi_startproc
 735              		@ args = 0, pretend = 0, frame = 16
 736              		@ frame_needed = 1, uses_anonymous_args = 0
 737              		@ link register save eliminated.
 738 0000 80B4     		push	{r7}
 739              		.cfi_def_cfa_offset 4
 740              		.cfi_offset 7, -4
 741 0002 85B0     		sub	sp, sp, #20
 742              		.cfi_def_cfa_offset 24
 743 0004 00AF     		add	r7, sp, #0
 744              		.cfi_def_cfa_register 7
 745 0006 7860     		str	r0, [r7, #4]
 746 0008 0B46     		mov	r3, r1
 747 000a FB70     		strb	r3, [r7, #3]
 467:../src/stm32f10x_i2c.c ****   uint16_t tmpreg = 0;
 748              		.loc 1 467 0
 749 000c 0023     		movs	r3, #0
 750 000e FB81     		strh	r3, [r7, #14]	@ movhi
 468:../src/stm32f10x_i2c.c **** 
 469:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 470:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 471:../src/stm32f10x_i2c.c **** 
 472:../src/stm32f10x_i2c.c ****   /* Get the old register value */
 473:../src/stm32f10x_i2c.c ****   tmpreg = I2Cx->OAR2;
 751              		.loc 1 473 0
 752 0010 7B68     		ldr	r3, [r7, #4]
 753 0012 9B89     		ldrh	r3, [r3, #12]	@ movhi
 754 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 474:../src/stm32f10x_i2c.c **** 
 475:../src/stm32f10x_i2c.c ****   /* Reset I2Cx Own address2 bit [7:1] */
 476:../src/stm32f10x_i2c.c ****   tmpreg &= OAR2_ADD2_Reset;
 755              		.loc 1 476 0
 756 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 757 0018 23F0FE03 		bic	r3, r3, #254
 758 001c FB81     		strh	r3, [r7, #14]	@ movhi
 477:../src/stm32f10x_i2c.c **** 
 478:../src/stm32f10x_i2c.c ****   /* Set I2Cx Own address2 */
 479:../src/stm32f10x_i2c.c ****   tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 759              		.loc 1 479 0
 760 001e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 761 0020 9BB2     		uxth	r3, r3
 762 0022 03F0FE03 		and	r3, r3, #254
 763 0026 9AB2     		uxth	r2, r3
 764 0028 FB89     		ldrh	r3, [r7, #14]
 765 002a 1343     		orrs	r3, r3, r2
 766 002c 9BB2     		uxth	r3, r3
 767 002e FB81     		strh	r3, [r7, #14]	@ movhi
 480:../src/stm32f10x_i2c.c **** 
 481:../src/stm32f10x_i2c.c ****   /* Store the new register value */
 482:../src/stm32f10x_i2c.c ****   I2Cx->OAR2 = tmpreg;
 768              		.loc 1 482 0
 769 0030 7B68     		ldr	r3, [r7, #4]
 770 0032 FA89     		ldrh	r2, [r7, #14]	@ movhi
 771 0034 9A81     		strh	r2, [r3, #12]	@ movhi
 483:../src/stm32f10x_i2c.c **** }
 772              		.loc 1 483 0
 773 0036 1437     		adds	r7, r7, #20
 774              		.cfi_def_cfa_offset 4
 775 0038 BD46     		mov	sp, r7
 776              		.cfi_def_cfa_register 13
 777              		@ sp needed
 778 003a 5DF8047B 		ldr	r7, [sp], #4
 779              		.cfi_restore 7
 780              		.cfi_def_cfa_offset 0
 781 003e 7047     		bx	lr
 782              		.cfi_endproc
 783              	.LFE38:
 785              		.section	.text.I2C_DualAddressCmd,"ax",%progbits
 786              		.align	2
 787              		.global	I2C_DualAddressCmd
 788              		.thumb
 789              		.thumb_func
 791              	I2C_DualAddressCmd:
 792              	.LFB39:
 484:../src/stm32f10x_i2c.c **** 
 485:../src/stm32f10x_i2c.c **** /**
 486:../src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C dual addressing mode.
 487:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 488:../src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C dual addressing mode.
 489:../src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 490:../src/stm32f10x_i2c.c ****   * @retval None
 491:../src/stm32f10x_i2c.c ****   */
 492:../src/stm32f10x_i2c.c **** void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 493:../src/stm32f10x_i2c.c **** {
 793              		.loc 1 493 0
 794              		.cfi_startproc
 795              		@ args = 0, pretend = 0, frame = 8
 796              		@ frame_needed = 1, uses_anonymous_args = 0
 797              		@ link register save eliminated.
 798 0000 80B4     		push	{r7}
 799              		.cfi_def_cfa_offset 4
 800              		.cfi_offset 7, -4
 801 0002 83B0     		sub	sp, sp, #12
 802              		.cfi_def_cfa_offset 16
 803 0004 00AF     		add	r7, sp, #0
 804              		.cfi_def_cfa_register 7
 805 0006 7860     		str	r0, [r7, #4]
 806 0008 0B46     		mov	r3, r1
 807 000a FB70     		strb	r3, [r7, #3]
 494:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 495:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 496:../src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 497:../src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 808              		.loc 1 497 0
 809 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 810 000e 002B     		cmp	r3, #0
 811 0010 08D0     		beq	.L36
 498:../src/stm32f10x_i2c.c ****   {
 499:../src/stm32f10x_i2c.c ****     /* Enable dual addressing mode */
 500:../src/stm32f10x_i2c.c ****     I2Cx->OAR2 |= OAR2_ENDUAL_Set;
 812              		.loc 1 500 0
 813 0012 7B68     		ldr	r3, [r7, #4]
 814 0014 9B89     		ldrh	r3, [r3, #12]	@ movhi
 815 0016 9BB2     		uxth	r3, r3
 816 0018 43F00103 		orr	r3, r3, #1
 817 001c 9AB2     		uxth	r2, r3
 818 001e 7B68     		ldr	r3, [r7, #4]
 819 0020 9A81     		strh	r2, [r3, #12]	@ movhi
 820 0022 07E0     		b	.L35
 821              	.L36:
 501:../src/stm32f10x_i2c.c ****   }
 502:../src/stm32f10x_i2c.c ****   else
 503:../src/stm32f10x_i2c.c ****   {
 504:../src/stm32f10x_i2c.c ****     /* Disable dual addressing mode */
 505:../src/stm32f10x_i2c.c ****     I2Cx->OAR2 &= OAR2_ENDUAL_Reset;
 822              		.loc 1 505 0
 823 0024 7B68     		ldr	r3, [r7, #4]
 824 0026 9B89     		ldrh	r3, [r3, #12]	@ movhi
 825 0028 9BB2     		uxth	r3, r3
 826 002a 23F00103 		bic	r3, r3, #1
 827 002e 9AB2     		uxth	r2, r3
 828 0030 7B68     		ldr	r3, [r7, #4]
 829 0032 9A81     		strh	r2, [r3, #12]	@ movhi
 830              	.L35:
 506:../src/stm32f10x_i2c.c ****   }
 507:../src/stm32f10x_i2c.c **** }
 831              		.loc 1 507 0
 832 0034 0C37     		adds	r7, r7, #12
 833              		.cfi_def_cfa_offset 4
 834 0036 BD46     		mov	sp, r7
 835              		.cfi_def_cfa_register 13
 836              		@ sp needed
 837 0038 5DF8047B 		ldr	r7, [sp], #4
 838              		.cfi_restore 7
 839              		.cfi_def_cfa_offset 0
 840 003c 7047     		bx	lr
 841              		.cfi_endproc
 842              	.LFE39:
 844 003e 00BF     		.section	.text.I2C_GeneralCallCmd,"ax",%progbits
 845              		.align	2
 846              		.global	I2C_GeneralCallCmd
 847              		.thumb
 848              		.thumb_func
 850              	I2C_GeneralCallCmd:
 851              	.LFB40:
 508:../src/stm32f10x_i2c.c **** 
 509:../src/stm32f10x_i2c.c **** /**
 510:../src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C general call feature.
 511:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 512:../src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C General call.
 513:../src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 514:../src/stm32f10x_i2c.c ****   * @retval None
 515:../src/stm32f10x_i2c.c ****   */
 516:../src/stm32f10x_i2c.c **** void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 517:../src/stm32f10x_i2c.c **** {
 852              		.loc 1 517 0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 8
 855              		@ frame_needed = 1, uses_anonymous_args = 0
 856              		@ link register save eliminated.
 857 0000 80B4     		push	{r7}
 858              		.cfi_def_cfa_offset 4
 859              		.cfi_offset 7, -4
 860 0002 83B0     		sub	sp, sp, #12
 861              		.cfi_def_cfa_offset 16
 862 0004 00AF     		add	r7, sp, #0
 863              		.cfi_def_cfa_register 7
 864 0006 7860     		str	r0, [r7, #4]
 865 0008 0B46     		mov	r3, r1
 866 000a FB70     		strb	r3, [r7, #3]
 518:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 519:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 520:../src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 521:../src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 867              		.loc 1 521 0
 868 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 869 000e 002B     		cmp	r3, #0
 870 0010 08D0     		beq	.L39
 522:../src/stm32f10x_i2c.c ****   {
 523:../src/stm32f10x_i2c.c ****     /* Enable generall call */
 524:../src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_ENGC_Set;
 871              		.loc 1 524 0
 872 0012 7B68     		ldr	r3, [r7, #4]
 873 0014 1B88     		ldrh	r3, [r3]	@ movhi
 874 0016 9BB2     		uxth	r3, r3
 875 0018 43F04003 		orr	r3, r3, #64
 876 001c 9AB2     		uxth	r2, r3
 877 001e 7B68     		ldr	r3, [r7, #4]
 878 0020 1A80     		strh	r2, [r3]	@ movhi
 879 0022 07E0     		b	.L38
 880              	.L39:
 525:../src/stm32f10x_i2c.c ****   }
 526:../src/stm32f10x_i2c.c ****   else
 527:../src/stm32f10x_i2c.c ****   {
 528:../src/stm32f10x_i2c.c ****     /* Disable generall call */
 529:../src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_ENGC_Reset;
 881              		.loc 1 529 0
 882 0024 7B68     		ldr	r3, [r7, #4]
 883 0026 1B88     		ldrh	r3, [r3]	@ movhi
 884 0028 9BB2     		uxth	r3, r3
 885 002a 23F04003 		bic	r3, r3, #64
 886 002e 9AB2     		uxth	r2, r3
 887 0030 7B68     		ldr	r3, [r7, #4]
 888 0032 1A80     		strh	r2, [r3]	@ movhi
 889              	.L38:
 530:../src/stm32f10x_i2c.c ****   }
 531:../src/stm32f10x_i2c.c **** }
 890              		.loc 1 531 0
 891 0034 0C37     		adds	r7, r7, #12
 892              		.cfi_def_cfa_offset 4
 893 0036 BD46     		mov	sp, r7
 894              		.cfi_def_cfa_register 13
 895              		@ sp needed
 896 0038 5DF8047B 		ldr	r7, [sp], #4
 897              		.cfi_restore 7
 898              		.cfi_def_cfa_offset 0
 899 003c 7047     		bx	lr
 900              		.cfi_endproc
 901              	.LFE40:
 903 003e 00BF     		.section	.text.I2C_ITConfig,"ax",%progbits
 904              		.align	2
 905              		.global	I2C_ITConfig
 906              		.thumb
 907              		.thumb_func
 909              	I2C_ITConfig:
 910              	.LFB41:
 532:../src/stm32f10x_i2c.c **** 
 533:../src/stm32f10x_i2c.c **** /**
 534:../src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C interrupts.
 535:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 536:../src/stm32f10x_i2c.c ****   * @param  I2C_IT: specifies the I2C interrupts sources to be enabled or disabled. 
 537:../src/stm32f10x_i2c.c ****   *   This parameter can be any combination of the following values:
 538:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_BUF: Buffer interrupt mask
 539:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_EVT: Event interrupt mask
 540:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_ERR: Error interrupt mask
 541:../src/stm32f10x_i2c.c ****   * @param  NewState: new state of the specified I2C interrupts.
 542:../src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 543:../src/stm32f10x_i2c.c ****   * @retval None
 544:../src/stm32f10x_i2c.c ****   */
 545:../src/stm32f10x_i2c.c **** void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState)
 546:../src/stm32f10x_i2c.c **** {
 911              		.loc 1 546 0
 912              		.cfi_startproc
 913              		@ args = 0, pretend = 0, frame = 8
 914              		@ frame_needed = 1, uses_anonymous_args = 0
 915              		@ link register save eliminated.
 916 0000 80B4     		push	{r7}
 917              		.cfi_def_cfa_offset 4
 918              		.cfi_offset 7, -4
 919 0002 83B0     		sub	sp, sp, #12
 920              		.cfi_def_cfa_offset 16
 921 0004 00AF     		add	r7, sp, #0
 922              		.cfi_def_cfa_register 7
 923 0006 7860     		str	r0, [r7, #4]
 924 0008 0B46     		mov	r3, r1
 925 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 926 000c 1346     		mov	r3, r2
 927 000e 7B70     		strb	r3, [r7, #1]
 547:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 548:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 549:../src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 550:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_CONFIG_IT(I2C_IT));
 551:../src/stm32f10x_i2c.c ****   
 552:../src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 928              		.loc 1 552 0
 929 0010 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 930 0012 002B     		cmp	r3, #0
 931 0014 08D0     		beq	.L42
 553:../src/stm32f10x_i2c.c ****   {
 554:../src/stm32f10x_i2c.c ****     /* Enable the selected I2C interrupts */
 555:../src/stm32f10x_i2c.c ****     I2Cx->CR2 |= I2C_IT;
 932              		.loc 1 555 0
 933 0016 7B68     		ldr	r3, [r7, #4]
 934 0018 9B88     		ldrh	r3, [r3, #4]	@ movhi
 935 001a 9AB2     		uxth	r2, r3
 936 001c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 937 001e 1343     		orrs	r3, r3, r2
 938 0020 9AB2     		uxth	r2, r3
 939 0022 7B68     		ldr	r3, [r7, #4]
 940 0024 9A80     		strh	r2, [r3, #4]	@ movhi
 941 0026 09E0     		b	.L41
 942              	.L42:
 556:../src/stm32f10x_i2c.c ****   }
 557:../src/stm32f10x_i2c.c ****   else
 558:../src/stm32f10x_i2c.c ****   {
 559:../src/stm32f10x_i2c.c ****     /* Disable the selected I2C interrupts */
 560:../src/stm32f10x_i2c.c ****     I2Cx->CR2 &= (uint16_t)~I2C_IT;
 943              		.loc 1 560 0
 944 0028 7B68     		ldr	r3, [r7, #4]
 945 002a 9B88     		ldrh	r3, [r3, #4]	@ movhi
 946 002c 9AB2     		uxth	r2, r3
 947 002e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 948 0030 DB43     		mvns	r3, r3
 949 0032 9BB2     		uxth	r3, r3
 950 0034 1340     		ands	r3, r3, r2
 951 0036 9AB2     		uxth	r2, r3
 952 0038 7B68     		ldr	r3, [r7, #4]
 953 003a 9A80     		strh	r2, [r3, #4]	@ movhi
 954              	.L41:
 561:../src/stm32f10x_i2c.c ****   }
 562:../src/stm32f10x_i2c.c **** }
 955              		.loc 1 562 0
 956 003c 0C37     		adds	r7, r7, #12
 957              		.cfi_def_cfa_offset 4
 958 003e BD46     		mov	sp, r7
 959              		.cfi_def_cfa_register 13
 960              		@ sp needed
 961 0040 5DF8047B 		ldr	r7, [sp], #4
 962              		.cfi_restore 7
 963              		.cfi_def_cfa_offset 0
 964 0044 7047     		bx	lr
 965              		.cfi_endproc
 966              	.LFE41:
 968 0046 00BF     		.section	.text.I2C_SendData,"ax",%progbits
 969              		.align	2
 970              		.global	I2C_SendData
 971              		.thumb
 972              		.thumb_func
 974              	I2C_SendData:
 975              	.LFB42:
 563:../src/stm32f10x_i2c.c **** 
 564:../src/stm32f10x_i2c.c **** /**
 565:../src/stm32f10x_i2c.c ****   * @brief  Sends a data byte through the I2Cx peripheral.
 566:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 567:../src/stm32f10x_i2c.c ****   * @param  Data: Byte to be transmitted..
 568:../src/stm32f10x_i2c.c ****   * @retval None
 569:../src/stm32f10x_i2c.c ****   */
 570:../src/stm32f10x_i2c.c **** void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
 571:../src/stm32f10x_i2c.c **** {
 976              		.loc 1 571 0
 977              		.cfi_startproc
 978              		@ args = 0, pretend = 0, frame = 8
 979              		@ frame_needed = 1, uses_anonymous_args = 0
 980              		@ link register save eliminated.
 981 0000 80B4     		push	{r7}
 982              		.cfi_def_cfa_offset 4
 983              		.cfi_offset 7, -4
 984 0002 83B0     		sub	sp, sp, #12
 985              		.cfi_def_cfa_offset 16
 986 0004 00AF     		add	r7, sp, #0
 987              		.cfi_def_cfa_register 7
 988 0006 7860     		str	r0, [r7, #4]
 989 0008 0B46     		mov	r3, r1
 990 000a FB70     		strb	r3, [r7, #3]
 572:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 573:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 574:../src/stm32f10x_i2c.c ****   /* Write in the DR register the data to be sent */
 575:../src/stm32f10x_i2c.c ****   I2Cx->DR = Data;
 991              		.loc 1 575 0
 992 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 993 000e 9AB2     		uxth	r2, r3
 994 0010 7B68     		ldr	r3, [r7, #4]
 995 0012 1A82     		strh	r2, [r3, #16]	@ movhi
 576:../src/stm32f10x_i2c.c **** }
 996              		.loc 1 576 0
 997 0014 0C37     		adds	r7, r7, #12
 998              		.cfi_def_cfa_offset 4
 999 0016 BD46     		mov	sp, r7
 1000              		.cfi_def_cfa_register 13
 1001              		@ sp needed
 1002 0018 5DF8047B 		ldr	r7, [sp], #4
 1003              		.cfi_restore 7
 1004              		.cfi_def_cfa_offset 0
 1005 001c 7047     		bx	lr
 1006              		.cfi_endproc
 1007              	.LFE42:
 1009 001e 00BF     		.section	.text.I2C_ReceiveData,"ax",%progbits
 1010              		.align	2
 1011              		.global	I2C_ReceiveData
 1012              		.thumb
 1013              		.thumb_func
 1015              	I2C_ReceiveData:
 1016              	.LFB43:
 577:../src/stm32f10x_i2c.c **** 
 578:../src/stm32f10x_i2c.c **** /**
 579:../src/stm32f10x_i2c.c ****   * @brief  Returns the most recent received data by the I2Cx peripheral.
 580:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 581:../src/stm32f10x_i2c.c ****   * @retval The value of the received data.
 582:../src/stm32f10x_i2c.c ****   */
 583:../src/stm32f10x_i2c.c **** uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
 584:../src/stm32f10x_i2c.c **** {
 1017              		.loc 1 584 0
 1018              		.cfi_startproc
 1019              		@ args = 0, pretend = 0, frame = 8
 1020              		@ frame_needed = 1, uses_anonymous_args = 0
 1021              		@ link register save eliminated.
 1022 0000 80B4     		push	{r7}
 1023              		.cfi_def_cfa_offset 4
 1024              		.cfi_offset 7, -4
 1025 0002 83B0     		sub	sp, sp, #12
 1026              		.cfi_def_cfa_offset 16
 1027 0004 00AF     		add	r7, sp, #0
 1028              		.cfi_def_cfa_register 7
 1029 0006 7860     		str	r0, [r7, #4]
 585:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 586:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 587:../src/stm32f10x_i2c.c ****   /* Return the data in the DR register */
 588:../src/stm32f10x_i2c.c ****   return (uint8_t)I2Cx->DR;
 1030              		.loc 1 588 0
 1031 0008 7B68     		ldr	r3, [r7, #4]
 1032 000a 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 1033 000c 9BB2     		uxth	r3, r3
 1034 000e DBB2     		uxtb	r3, r3
 589:../src/stm32f10x_i2c.c **** }
 1035              		.loc 1 589 0
 1036 0010 1846     		mov	r0, r3
 1037 0012 0C37     		adds	r7, r7, #12
 1038              		.cfi_def_cfa_offset 4
 1039 0014 BD46     		mov	sp, r7
 1040              		.cfi_def_cfa_register 13
 1041              		@ sp needed
 1042 0016 5DF8047B 		ldr	r7, [sp], #4
 1043              		.cfi_restore 7
 1044              		.cfi_def_cfa_offset 0
 1045 001a 7047     		bx	lr
 1046              		.cfi_endproc
 1047              	.LFE43:
 1049              		.section	.text.I2C_Send7bitAddress,"ax",%progbits
 1050              		.align	2
 1051              		.global	I2C_Send7bitAddress
 1052              		.thumb
 1053              		.thumb_func
 1055              	I2C_Send7bitAddress:
 1056              	.LFB44:
 590:../src/stm32f10x_i2c.c **** 
 591:../src/stm32f10x_i2c.c **** /**
 592:../src/stm32f10x_i2c.c ****   * @brief  Transmits the address byte to select the slave device.
 593:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 594:../src/stm32f10x_i2c.c ****   * @param  Address: specifies the slave address which will be transmitted
 595:../src/stm32f10x_i2c.c ****   * @param  I2C_Direction: specifies whether the I2C device will be a
 596:../src/stm32f10x_i2c.c ****   *   Transmitter or a Receiver. This parameter can be one of the following values
 597:../src/stm32f10x_i2c.c ****   *     @arg I2C_Direction_Transmitter: Transmitter mode
 598:../src/stm32f10x_i2c.c ****   *     @arg I2C_Direction_Receiver: Receiver mode
 599:../src/stm32f10x_i2c.c ****   * @retval None.
 600:../src/stm32f10x_i2c.c ****   */
 601:../src/stm32f10x_i2c.c **** void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
 602:../src/stm32f10x_i2c.c **** {
 1057              		.loc 1 602 0
 1058              		.cfi_startproc
 1059              		@ args = 0, pretend = 0, frame = 8
 1060              		@ frame_needed = 1, uses_anonymous_args = 0
 1061              		@ link register save eliminated.
 1062 0000 80B4     		push	{r7}
 1063              		.cfi_def_cfa_offset 4
 1064              		.cfi_offset 7, -4
 1065 0002 83B0     		sub	sp, sp, #12
 1066              		.cfi_def_cfa_offset 16
 1067 0004 00AF     		add	r7, sp, #0
 1068              		.cfi_def_cfa_register 7
 1069 0006 7860     		str	r0, [r7, #4]
 1070 0008 0B46     		mov	r3, r1
 1071 000a FB70     		strb	r3, [r7, #3]
 1072 000c 1346     		mov	r3, r2
 1073 000e BB70     		strb	r3, [r7, #2]
 603:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 604:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 605:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_DIRECTION(I2C_Direction));
 606:../src/stm32f10x_i2c.c ****   /* Test on the direction to set/reset the read/write bit */
 607:../src/stm32f10x_i2c.c ****   if (I2C_Direction != I2C_Direction_Transmitter)
 1074              		.loc 1 607 0
 1075 0010 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 1076 0012 002B     		cmp	r3, #0
 1077 0014 04D0     		beq	.L48
 608:../src/stm32f10x_i2c.c ****   {
 609:../src/stm32f10x_i2c.c ****     /* Set the address bit0 for read */
 610:../src/stm32f10x_i2c.c ****     Address |= OAR1_ADD0_Set;
 1078              		.loc 1 610 0
 1079 0016 FB78     		ldrb	r3, [r7, #3]
 1080 0018 43F00103 		orr	r3, r3, #1
 1081 001c FB70     		strb	r3, [r7, #3]
 1082 001e 03E0     		b	.L49
 1083              	.L48:
 611:../src/stm32f10x_i2c.c ****   }
 612:../src/stm32f10x_i2c.c ****   else
 613:../src/stm32f10x_i2c.c ****   {
 614:../src/stm32f10x_i2c.c ****     /* Reset the address bit0 for write */
 615:../src/stm32f10x_i2c.c ****     Address &= OAR1_ADD0_Reset;
 1084              		.loc 1 615 0
 1085 0020 FB78     		ldrb	r3, [r7, #3]
 1086 0022 23F00103 		bic	r3, r3, #1
 1087 0026 FB70     		strb	r3, [r7, #3]
 1088              	.L49:
 616:../src/stm32f10x_i2c.c ****   }
 617:../src/stm32f10x_i2c.c ****   /* Send the address */
 618:../src/stm32f10x_i2c.c ****   I2Cx->DR = Address;
 1089              		.loc 1 618 0
 1090 0028 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1091 002a 9AB2     		uxth	r2, r3
 1092 002c 7B68     		ldr	r3, [r7, #4]
 1093 002e 1A82     		strh	r2, [r3, #16]	@ movhi
 619:../src/stm32f10x_i2c.c **** }
 1094              		.loc 1 619 0
 1095 0030 0C37     		adds	r7, r7, #12
 1096              		.cfi_def_cfa_offset 4
 1097 0032 BD46     		mov	sp, r7
 1098              		.cfi_def_cfa_register 13
 1099              		@ sp needed
 1100 0034 5DF8047B 		ldr	r7, [sp], #4
 1101              		.cfi_restore 7
 1102              		.cfi_def_cfa_offset 0
 1103 0038 7047     		bx	lr
 1104              		.cfi_endproc
 1105              	.LFE44:
 1107 003a 00BF     		.section	.text.I2C_ReadRegister,"ax",%progbits
 1108              		.align	2
 1109              		.global	I2C_ReadRegister
 1110              		.thumb
 1111              		.thumb_func
 1113              	I2C_ReadRegister:
 1114              	.LFB45:
 620:../src/stm32f10x_i2c.c **** 
 621:../src/stm32f10x_i2c.c **** /**
 622:../src/stm32f10x_i2c.c ****   * @brief  Reads the specified I2C register and returns its value.
 623:../src/stm32f10x_i2c.c ****   * @param  I2C_Register: specifies the register to read.
 624:../src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
 625:../src/stm32f10x_i2c.c ****   *     @arg I2C_Register_CR1:  CR1 register.
 626:../src/stm32f10x_i2c.c ****   *     @arg I2C_Register_CR2:   CR2 register.
 627:../src/stm32f10x_i2c.c ****   *     @arg I2C_Register_OAR1:  OAR1 register.
 628:../src/stm32f10x_i2c.c ****   *     @arg I2C_Register_OAR2:  OAR2 register.
 629:../src/stm32f10x_i2c.c ****   *     @arg I2C_Register_DR:    DR register.
 630:../src/stm32f10x_i2c.c ****   *     @arg I2C_Register_SR1:   SR1 register.
 631:../src/stm32f10x_i2c.c ****   *     @arg I2C_Register_SR2:   SR2 register.
 632:../src/stm32f10x_i2c.c ****   *     @arg I2C_Register_CCR:   CCR register.
 633:../src/stm32f10x_i2c.c ****   *     @arg I2C_Register_TRISE: TRISE register.
 634:../src/stm32f10x_i2c.c ****   * @retval The value of the read register.
 635:../src/stm32f10x_i2c.c ****   */
 636:../src/stm32f10x_i2c.c **** uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
 637:../src/stm32f10x_i2c.c **** {
 1115              		.loc 1 637 0
 1116              		.cfi_startproc
 1117              		@ args = 0, pretend = 0, frame = 16
 1118              		@ frame_needed = 1, uses_anonymous_args = 0
 1119              		@ link register save eliminated.
 1120 0000 80B4     		push	{r7}
 1121              		.cfi_def_cfa_offset 4
 1122              		.cfi_offset 7, -4
 1123 0002 85B0     		sub	sp, sp, #20
 1124              		.cfi_def_cfa_offset 24
 1125 0004 00AF     		add	r7, sp, #0
 1126              		.cfi_def_cfa_register 7
 1127 0006 7860     		str	r0, [r7, #4]
 1128 0008 0B46     		mov	r3, r1
 1129 000a FB70     		strb	r3, [r7, #3]
 638:../src/stm32f10x_i2c.c ****   __IO uint32_t tmp = 0;
 1130              		.loc 1 638 0
 1131 000c 0023     		movs	r3, #0
 1132 000e FB60     		str	r3, [r7, #12]
 639:../src/stm32f10x_i2c.c **** 
 640:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 641:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 642:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_REGISTER(I2C_Register));
 643:../src/stm32f10x_i2c.c **** 
 644:../src/stm32f10x_i2c.c ****   tmp = (uint32_t) I2Cx;
 1133              		.loc 1 644 0
 1134 0010 7B68     		ldr	r3, [r7, #4]
 1135 0012 FB60     		str	r3, [r7, #12]
 645:../src/stm32f10x_i2c.c ****   tmp += I2C_Register;
 1136              		.loc 1 645 0
 1137 0014 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1138 0016 FB68     		ldr	r3, [r7, #12]
 1139 0018 1344     		add	r3, r3, r2
 1140 001a FB60     		str	r3, [r7, #12]
 646:../src/stm32f10x_i2c.c **** 
 647:../src/stm32f10x_i2c.c ****   /* Return the selected register value */
 648:../src/stm32f10x_i2c.c ****   return (*(__IO uint16_t *) tmp);
 1141              		.loc 1 648 0
 1142 001c FB68     		ldr	r3, [r7, #12]
 1143 001e 1B88     		ldrh	r3, [r3]	@ movhi
 1144 0020 9BB2     		uxth	r3, r3
 649:../src/stm32f10x_i2c.c **** }
 1145              		.loc 1 649 0
 1146 0022 1846     		mov	r0, r3
 1147 0024 1437     		adds	r7, r7, #20
 1148              		.cfi_def_cfa_offset 4
 1149 0026 BD46     		mov	sp, r7
 1150              		.cfi_def_cfa_register 13
 1151              		@ sp needed
 1152 0028 5DF8047B 		ldr	r7, [sp], #4
 1153              		.cfi_restore 7
 1154              		.cfi_def_cfa_offset 0
 1155 002c 7047     		bx	lr
 1156              		.cfi_endproc
 1157              	.LFE45:
 1159 002e 00BF     		.section	.text.I2C_SoftwareResetCmd,"ax",%progbits
 1160              		.align	2
 1161              		.global	I2C_SoftwareResetCmd
 1162              		.thumb
 1163              		.thumb_func
 1165              	I2C_SoftwareResetCmd:
 1166              	.LFB46:
 650:../src/stm32f10x_i2c.c **** 
 651:../src/stm32f10x_i2c.c **** /**
 652:../src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C software reset.
 653:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 654:../src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C software reset.
 655:../src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 656:../src/stm32f10x_i2c.c ****   * @retval None
 657:../src/stm32f10x_i2c.c ****   */
 658:../src/stm32f10x_i2c.c **** void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 659:../src/stm32f10x_i2c.c **** {
 1167              		.loc 1 659 0
 1168              		.cfi_startproc
 1169              		@ args = 0, pretend = 0, frame = 8
 1170              		@ frame_needed = 1, uses_anonymous_args = 0
 1171              		@ link register save eliminated.
 1172 0000 80B4     		push	{r7}
 1173              		.cfi_def_cfa_offset 4
 1174              		.cfi_offset 7, -4
 1175 0002 83B0     		sub	sp, sp, #12
 1176              		.cfi_def_cfa_offset 16
 1177 0004 00AF     		add	r7, sp, #0
 1178              		.cfi_def_cfa_register 7
 1179 0006 7860     		str	r0, [r7, #4]
 1180 0008 0B46     		mov	r3, r1
 1181 000a FB70     		strb	r3, [r7, #3]
 660:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 661:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 662:../src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 663:../src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 1182              		.loc 1 663 0
 1183 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1184 000e 002B     		cmp	r3, #0
 1185 0010 0AD0     		beq	.L53
 664:../src/stm32f10x_i2c.c ****   {
 665:../src/stm32f10x_i2c.c ****     /* Peripheral under reset */
 666:../src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_SWRST_Set;
 1186              		.loc 1 666 0
 1187 0012 7B68     		ldr	r3, [r7, #4]
 1188 0014 1B88     		ldrh	r3, [r3]	@ movhi
 1189 0016 9BB2     		uxth	r3, r3
 1190 0018 6FEA4343 		mvn	r3, r3, lsl #17
 1191 001c 6FEA5343 		mvn	r3, r3, lsr #17
 1192 0020 9AB2     		uxth	r2, r3
 1193 0022 7B68     		ldr	r3, [r7, #4]
 1194 0024 1A80     		strh	r2, [r3]	@ movhi
 1195 0026 07E0     		b	.L52
 1196              	.L53:
 667:../src/stm32f10x_i2c.c ****   }
 668:../src/stm32f10x_i2c.c ****   else
 669:../src/stm32f10x_i2c.c ****   {
 670:../src/stm32f10x_i2c.c ****     /* Peripheral not under reset */
 671:../src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_SWRST_Reset;
 1197              		.loc 1 671 0
 1198 0028 7B68     		ldr	r3, [r7, #4]
 1199 002a 1B88     		ldrh	r3, [r3]	@ movhi
 1200 002c 9BB2     		uxth	r3, r3
 1201 002e C3F30E03 		ubfx	r3, r3, #0, #15
 1202 0032 9AB2     		uxth	r2, r3
 1203 0034 7B68     		ldr	r3, [r7, #4]
 1204 0036 1A80     		strh	r2, [r3]	@ movhi
 1205              	.L52:
 672:../src/stm32f10x_i2c.c ****   }
 673:../src/stm32f10x_i2c.c **** }
 1206              		.loc 1 673 0
 1207 0038 0C37     		adds	r7, r7, #12
 1208              		.cfi_def_cfa_offset 4
 1209 003a BD46     		mov	sp, r7
 1210              		.cfi_def_cfa_register 13
 1211              		@ sp needed
 1212 003c 5DF8047B 		ldr	r7, [sp], #4
 1213              		.cfi_restore 7
 1214              		.cfi_def_cfa_offset 0
 1215 0040 7047     		bx	lr
 1216              		.cfi_endproc
 1217              	.LFE46:
 1219 0042 00BF     		.section	.text.I2C_NACKPositionConfig,"ax",%progbits
 1220              		.align	2
 1221              		.global	I2C_NACKPositionConfig
 1222              		.thumb
 1223              		.thumb_func
 1225              	I2C_NACKPositionConfig:
 1226              	.LFB47:
 674:../src/stm32f10x_i2c.c **** 
 675:../src/stm32f10x_i2c.c **** /**
 676:../src/stm32f10x_i2c.c ****   * @brief  Selects the specified I2C NACK position in master receiver mode.
 677:../src/stm32f10x_i2c.c ****   *         This function is useful in I2C Master Receiver mode when the number
 678:../src/stm32f10x_i2c.c ****   *         of data to be received is equal to 2. In this case, this function 
 679:../src/stm32f10x_i2c.c ****   *         should be called (with parameter I2C_NACKPosition_Next) before data 
 680:../src/stm32f10x_i2c.c ****   *         reception starts,as described in the 2-byte reception procedure 
 681:../src/stm32f10x_i2c.c ****   *         recommended in Reference Manual in Section: Master receiver.                
 682:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 683:../src/stm32f10x_i2c.c ****   * @param  I2C_NACKPosition: specifies the NACK position. 
 684:../src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
 685:../src/stm32f10x_i2c.c ****   *     @arg I2C_NACKPosition_Next: indicates that the next byte will be the last
 686:../src/stm32f10x_i2c.c ****   *          received byte.  
 687:../src/stm32f10x_i2c.c ****   *     @arg I2C_NACKPosition_Current: indicates that current byte is the last 
 688:../src/stm32f10x_i2c.c ****   *          received byte.
 689:../src/stm32f10x_i2c.c ****   *            
 690:../src/stm32f10x_i2c.c ****   * @note    This function configures the same bit (POS) as I2C_PECPositionConfig() 
 691:../src/stm32f10x_i2c.c ****   *          but is intended to be used in I2C mode while I2C_PECPositionConfig() 
 692:../src/stm32f10x_i2c.c ****   *          is intended to used in SMBUS mode. 
 693:../src/stm32f10x_i2c.c ****   *            
 694:../src/stm32f10x_i2c.c ****   * @retval None
 695:../src/stm32f10x_i2c.c ****   */
 696:../src/stm32f10x_i2c.c **** void I2C_NACKPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_NACKPosition)
 697:../src/stm32f10x_i2c.c **** {
 1227              		.loc 1 697 0
 1228              		.cfi_startproc
 1229              		@ args = 0, pretend = 0, frame = 8
 1230              		@ frame_needed = 1, uses_anonymous_args = 0
 1231              		@ link register save eliminated.
 1232 0000 80B4     		push	{r7}
 1233              		.cfi_def_cfa_offset 4
 1234              		.cfi_offset 7, -4
 1235 0002 83B0     		sub	sp, sp, #12
 1236              		.cfi_def_cfa_offset 16
 1237 0004 00AF     		add	r7, sp, #0
 1238              		.cfi_def_cfa_register 7
 1239 0006 7860     		str	r0, [r7, #4]
 1240 0008 0B46     		mov	r3, r1
 1241 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 698:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 699:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 700:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_NACK_POSITION(I2C_NACKPosition));
 701:../src/stm32f10x_i2c.c ****   
 702:../src/stm32f10x_i2c.c ****   /* Check the input parameter */
 703:../src/stm32f10x_i2c.c ****   if (I2C_NACKPosition == I2C_NACKPosition_Next)
 1242              		.loc 1 703 0
 1243 000c 7B88     		ldrh	r3, [r7, #2]
 1244 000e B3F5006F 		cmp	r3, #2048
 1245 0012 08D1     		bne	.L56
 704:../src/stm32f10x_i2c.c ****   {
 705:../src/stm32f10x_i2c.c ****     /* Next byte in shift register is the last received byte */
 706:../src/stm32f10x_i2c.c ****     I2Cx->CR1 |= I2C_NACKPosition_Next;
 1246              		.loc 1 706 0
 1247 0014 7B68     		ldr	r3, [r7, #4]
 1248 0016 1B88     		ldrh	r3, [r3]	@ movhi
 1249 0018 9BB2     		uxth	r3, r3
 1250 001a 43F40063 		orr	r3, r3, #2048
 1251 001e 9AB2     		uxth	r2, r3
 1252 0020 7B68     		ldr	r3, [r7, #4]
 1253 0022 1A80     		strh	r2, [r3]	@ movhi
 1254 0024 07E0     		b	.L55
 1255              	.L56:
 707:../src/stm32f10x_i2c.c ****   }
 708:../src/stm32f10x_i2c.c ****   else
 709:../src/stm32f10x_i2c.c ****   {
 710:../src/stm32f10x_i2c.c ****     /* Current byte in shift register is the last received byte */
 711:../src/stm32f10x_i2c.c ****     I2Cx->CR1 &= I2C_NACKPosition_Current;
 1256              		.loc 1 711 0
 1257 0026 7B68     		ldr	r3, [r7, #4]
 1258 0028 1B88     		ldrh	r3, [r3]	@ movhi
 1259 002a 9BB2     		uxth	r3, r3
 1260 002c 23F40063 		bic	r3, r3, #2048
 1261 0030 9AB2     		uxth	r2, r3
 1262 0032 7B68     		ldr	r3, [r7, #4]
 1263 0034 1A80     		strh	r2, [r3]	@ movhi
 1264              	.L55:
 712:../src/stm32f10x_i2c.c ****   }
 713:../src/stm32f10x_i2c.c **** }
 1265              		.loc 1 713 0
 1266 0036 0C37     		adds	r7, r7, #12
 1267              		.cfi_def_cfa_offset 4
 1268 0038 BD46     		mov	sp, r7
 1269              		.cfi_def_cfa_register 13
 1270              		@ sp needed
 1271 003a 5DF8047B 		ldr	r7, [sp], #4
 1272              		.cfi_restore 7
 1273              		.cfi_def_cfa_offset 0
 1274 003e 7047     		bx	lr
 1275              		.cfi_endproc
 1276              	.LFE47:
 1278              		.section	.text.I2C_SMBusAlertConfig,"ax",%progbits
 1279              		.align	2
 1280              		.global	I2C_SMBusAlertConfig
 1281              		.thumb
 1282              		.thumb_func
 1284              	I2C_SMBusAlertConfig:
 1285              	.LFB48:
 714:../src/stm32f10x_i2c.c **** 
 715:../src/stm32f10x_i2c.c **** /**
 716:../src/stm32f10x_i2c.c ****   * @brief  Drives the SMBusAlert pin high or low for the specified I2C.
 717:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 718:../src/stm32f10x_i2c.c ****   * @param  I2C_SMBusAlert: specifies SMBAlert pin level. 
 719:../src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
 720:../src/stm32f10x_i2c.c ****   *     @arg I2C_SMBusAlert_Low: SMBAlert pin driven low
 721:../src/stm32f10x_i2c.c ****   *     @arg I2C_SMBusAlert_High: SMBAlert pin driven high
 722:../src/stm32f10x_i2c.c ****   * @retval None
 723:../src/stm32f10x_i2c.c ****   */
 724:../src/stm32f10x_i2c.c **** void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
 725:../src/stm32f10x_i2c.c **** {
 1286              		.loc 1 725 0
 1287              		.cfi_startproc
 1288              		@ args = 0, pretend = 0, frame = 8
 1289              		@ frame_needed = 1, uses_anonymous_args = 0
 1290              		@ link register save eliminated.
 1291 0000 80B4     		push	{r7}
 1292              		.cfi_def_cfa_offset 4
 1293              		.cfi_offset 7, -4
 1294 0002 83B0     		sub	sp, sp, #12
 1295              		.cfi_def_cfa_offset 16
 1296 0004 00AF     		add	r7, sp, #0
 1297              		.cfi_def_cfa_register 7
 1298 0006 7860     		str	r0, [r7, #4]
 1299 0008 0B46     		mov	r3, r1
 1300 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 726:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 727:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 728:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
 729:../src/stm32f10x_i2c.c ****   if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 1301              		.loc 1 729 0
 1302 000c 7B88     		ldrh	r3, [r7, #2]
 1303 000e B3F5005F 		cmp	r3, #8192
 1304 0012 08D1     		bne	.L59
 730:../src/stm32f10x_i2c.c ****   {
 731:../src/stm32f10x_i2c.c ****     /* Drive the SMBusAlert pin Low */
 732:../src/stm32f10x_i2c.c ****     I2Cx->CR1 |= I2C_SMBusAlert_Low;
 1305              		.loc 1 732 0
 1306 0014 7B68     		ldr	r3, [r7, #4]
 1307 0016 1B88     		ldrh	r3, [r3]	@ movhi
 1308 0018 9BB2     		uxth	r3, r3
 1309 001a 43F40053 		orr	r3, r3, #8192
 1310 001e 9AB2     		uxth	r2, r3
 1311 0020 7B68     		ldr	r3, [r7, #4]
 1312 0022 1A80     		strh	r2, [r3]	@ movhi
 1313 0024 07E0     		b	.L58
 1314              	.L59:
 733:../src/stm32f10x_i2c.c ****   }
 734:../src/stm32f10x_i2c.c ****   else
 735:../src/stm32f10x_i2c.c ****   {
 736:../src/stm32f10x_i2c.c ****     /* Drive the SMBusAlert pin High  */
 737:../src/stm32f10x_i2c.c ****     I2Cx->CR1 &= I2C_SMBusAlert_High;
 1315              		.loc 1 737 0
 1316 0026 7B68     		ldr	r3, [r7, #4]
 1317 0028 1B88     		ldrh	r3, [r3]	@ movhi
 1318 002a 9BB2     		uxth	r3, r3
 1319 002c 23F40053 		bic	r3, r3, #8192
 1320 0030 9AB2     		uxth	r2, r3
 1321 0032 7B68     		ldr	r3, [r7, #4]
 1322 0034 1A80     		strh	r2, [r3]	@ movhi
 1323              	.L58:
 738:../src/stm32f10x_i2c.c ****   }
 739:../src/stm32f10x_i2c.c **** }
 1324              		.loc 1 739 0
 1325 0036 0C37     		adds	r7, r7, #12
 1326              		.cfi_def_cfa_offset 4
 1327 0038 BD46     		mov	sp, r7
 1328              		.cfi_def_cfa_register 13
 1329              		@ sp needed
 1330 003a 5DF8047B 		ldr	r7, [sp], #4
 1331              		.cfi_restore 7
 1332              		.cfi_def_cfa_offset 0
 1333 003e 7047     		bx	lr
 1334              		.cfi_endproc
 1335              	.LFE48:
 1337              		.section	.text.I2C_TransmitPEC,"ax",%progbits
 1338              		.align	2
 1339              		.global	I2C_TransmitPEC
 1340              		.thumb
 1341              		.thumb_func
 1343              	I2C_TransmitPEC:
 1344              	.LFB49:
 740:../src/stm32f10x_i2c.c **** 
 741:../src/stm32f10x_i2c.c **** /**
 742:../src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C PEC transfer.
 743:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 744:../src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C PEC transmission.
 745:../src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 746:../src/stm32f10x_i2c.c ****   * @retval None
 747:../src/stm32f10x_i2c.c ****   */
 748:../src/stm32f10x_i2c.c **** void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
 749:../src/stm32f10x_i2c.c **** {
 1345              		.loc 1 749 0
 1346              		.cfi_startproc
 1347              		@ args = 0, pretend = 0, frame = 8
 1348              		@ frame_needed = 1, uses_anonymous_args = 0
 1349              		@ link register save eliminated.
 1350 0000 80B4     		push	{r7}
 1351              		.cfi_def_cfa_offset 4
 1352              		.cfi_offset 7, -4
 1353 0002 83B0     		sub	sp, sp, #12
 1354              		.cfi_def_cfa_offset 16
 1355 0004 00AF     		add	r7, sp, #0
 1356              		.cfi_def_cfa_register 7
 1357 0006 7860     		str	r0, [r7, #4]
 1358 0008 0B46     		mov	r3, r1
 1359 000a FB70     		strb	r3, [r7, #3]
 750:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 751:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 752:../src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 753:../src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 1360              		.loc 1 753 0
 1361 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1362 000e 002B     		cmp	r3, #0
 1363 0010 08D0     		beq	.L62
 754:../src/stm32f10x_i2c.c ****   {
 755:../src/stm32f10x_i2c.c ****     /* Enable the selected I2C PEC transmission */
 756:../src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_PEC_Set;
 1364              		.loc 1 756 0
 1365 0012 7B68     		ldr	r3, [r7, #4]
 1366 0014 1B88     		ldrh	r3, [r3]	@ movhi
 1367 0016 9BB2     		uxth	r3, r3
 1368 0018 43F48053 		orr	r3, r3, #4096
 1369 001c 9AB2     		uxth	r2, r3
 1370 001e 7B68     		ldr	r3, [r7, #4]
 1371 0020 1A80     		strh	r2, [r3]	@ movhi
 1372 0022 07E0     		b	.L61
 1373              	.L62:
 757:../src/stm32f10x_i2c.c ****   }
 758:../src/stm32f10x_i2c.c ****   else
 759:../src/stm32f10x_i2c.c ****   {
 760:../src/stm32f10x_i2c.c ****     /* Disable the selected I2C PEC transmission */
 761:../src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_PEC_Reset;
 1374              		.loc 1 761 0
 1375 0024 7B68     		ldr	r3, [r7, #4]
 1376 0026 1B88     		ldrh	r3, [r3]	@ movhi
 1377 0028 9BB2     		uxth	r3, r3
 1378 002a 23F48053 		bic	r3, r3, #4096
 1379 002e 9AB2     		uxth	r2, r3
 1380 0030 7B68     		ldr	r3, [r7, #4]
 1381 0032 1A80     		strh	r2, [r3]	@ movhi
 1382              	.L61:
 762:../src/stm32f10x_i2c.c ****   }
 763:../src/stm32f10x_i2c.c **** }
 1383              		.loc 1 763 0
 1384 0034 0C37     		adds	r7, r7, #12
 1385              		.cfi_def_cfa_offset 4
 1386 0036 BD46     		mov	sp, r7
 1387              		.cfi_def_cfa_register 13
 1388              		@ sp needed
 1389 0038 5DF8047B 		ldr	r7, [sp], #4
 1390              		.cfi_restore 7
 1391              		.cfi_def_cfa_offset 0
 1392 003c 7047     		bx	lr
 1393              		.cfi_endproc
 1394              	.LFE49:
 1396 003e 00BF     		.section	.text.I2C_PECPositionConfig,"ax",%progbits
 1397              		.align	2
 1398              		.global	I2C_PECPositionConfig
 1399              		.thumb
 1400              		.thumb_func
 1402              	I2C_PECPositionConfig:
 1403              	.LFB50:
 764:../src/stm32f10x_i2c.c **** 
 765:../src/stm32f10x_i2c.c **** /**
 766:../src/stm32f10x_i2c.c ****   * @brief  Selects the specified I2C PEC position.
 767:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 768:../src/stm32f10x_i2c.c ****   * @param  I2C_PECPosition: specifies the PEC position. 
 769:../src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
 770:../src/stm32f10x_i2c.c ****   *     @arg I2C_PECPosition_Next: indicates that the next byte is PEC
 771:../src/stm32f10x_i2c.c ****   *     @arg I2C_PECPosition_Current: indicates that current byte is PEC
 772:../src/stm32f10x_i2c.c ****   *       
 773:../src/stm32f10x_i2c.c ****   * @note    This function configures the same bit (POS) as I2C_NACKPositionConfig()
 774:../src/stm32f10x_i2c.c ****   *          but is intended to be used in SMBUS mode while I2C_NACKPositionConfig() 
 775:../src/stm32f10x_i2c.c ****   *          is intended to used in I2C mode.
 776:../src/stm32f10x_i2c.c ****   *               
 777:../src/stm32f10x_i2c.c ****   * @retval None
 778:../src/stm32f10x_i2c.c ****   */
 779:../src/stm32f10x_i2c.c **** void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
 780:../src/stm32f10x_i2c.c **** {
 1404              		.loc 1 780 0
 1405              		.cfi_startproc
 1406              		@ args = 0, pretend = 0, frame = 8
 1407              		@ frame_needed = 1, uses_anonymous_args = 0
 1408              		@ link register save eliminated.
 1409 0000 80B4     		push	{r7}
 1410              		.cfi_def_cfa_offset 4
 1411              		.cfi_offset 7, -4
 1412 0002 83B0     		sub	sp, sp, #12
 1413              		.cfi_def_cfa_offset 16
 1414 0004 00AF     		add	r7, sp, #0
 1415              		.cfi_def_cfa_register 7
 1416 0006 7860     		str	r0, [r7, #4]
 1417 0008 0B46     		mov	r3, r1
 1418 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 781:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 782:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 783:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
 784:../src/stm32f10x_i2c.c ****   if (I2C_PECPosition == I2C_PECPosition_Next)
 1419              		.loc 1 784 0
 1420 000c 7B88     		ldrh	r3, [r7, #2]
 1421 000e B3F5006F 		cmp	r3, #2048
 1422 0012 08D1     		bne	.L65
 785:../src/stm32f10x_i2c.c ****   {
 786:../src/stm32f10x_i2c.c ****     /* Next byte in shift register is PEC */
 787:../src/stm32f10x_i2c.c ****     I2Cx->CR1 |= I2C_PECPosition_Next;
 1423              		.loc 1 787 0
 1424 0014 7B68     		ldr	r3, [r7, #4]
 1425 0016 1B88     		ldrh	r3, [r3]	@ movhi
 1426 0018 9BB2     		uxth	r3, r3
 1427 001a 43F40063 		orr	r3, r3, #2048
 1428 001e 9AB2     		uxth	r2, r3
 1429 0020 7B68     		ldr	r3, [r7, #4]
 1430 0022 1A80     		strh	r2, [r3]	@ movhi
 1431 0024 07E0     		b	.L64
 1432              	.L65:
 788:../src/stm32f10x_i2c.c ****   }
 789:../src/stm32f10x_i2c.c ****   else
 790:../src/stm32f10x_i2c.c ****   {
 791:../src/stm32f10x_i2c.c ****     /* Current byte in shift register is PEC */
 792:../src/stm32f10x_i2c.c ****     I2Cx->CR1 &= I2C_PECPosition_Current;
 1433              		.loc 1 792 0
 1434 0026 7B68     		ldr	r3, [r7, #4]
 1435 0028 1B88     		ldrh	r3, [r3]	@ movhi
 1436 002a 9BB2     		uxth	r3, r3
 1437 002c 23F40063 		bic	r3, r3, #2048
 1438 0030 9AB2     		uxth	r2, r3
 1439 0032 7B68     		ldr	r3, [r7, #4]
 1440 0034 1A80     		strh	r2, [r3]	@ movhi
 1441              	.L64:
 793:../src/stm32f10x_i2c.c ****   }
 794:../src/stm32f10x_i2c.c **** }
 1442              		.loc 1 794 0
 1443 0036 0C37     		adds	r7, r7, #12
 1444              		.cfi_def_cfa_offset 4
 1445 0038 BD46     		mov	sp, r7
 1446              		.cfi_def_cfa_register 13
 1447              		@ sp needed
 1448 003a 5DF8047B 		ldr	r7, [sp], #4
 1449              		.cfi_restore 7
 1450              		.cfi_def_cfa_offset 0
 1451 003e 7047     		bx	lr
 1452              		.cfi_endproc
 1453              	.LFE50:
 1455              		.section	.text.I2C_CalculatePEC,"ax",%progbits
 1456              		.align	2
 1457              		.global	I2C_CalculatePEC
 1458              		.thumb
 1459              		.thumb_func
 1461              	I2C_CalculatePEC:
 1462              	.LFB51:
 795:../src/stm32f10x_i2c.c **** 
 796:../src/stm32f10x_i2c.c **** /**
 797:../src/stm32f10x_i2c.c ****   * @brief  Enables or disables the PEC value calculation of the transferred bytes.
 798:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 799:../src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2Cx PEC value calculation.
 800:../src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 801:../src/stm32f10x_i2c.c ****   * @retval None
 802:../src/stm32f10x_i2c.c ****   */
 803:../src/stm32f10x_i2c.c **** void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
 804:../src/stm32f10x_i2c.c **** {
 1463              		.loc 1 804 0
 1464              		.cfi_startproc
 1465              		@ args = 0, pretend = 0, frame = 8
 1466              		@ frame_needed = 1, uses_anonymous_args = 0
 1467              		@ link register save eliminated.
 1468 0000 80B4     		push	{r7}
 1469              		.cfi_def_cfa_offset 4
 1470              		.cfi_offset 7, -4
 1471 0002 83B0     		sub	sp, sp, #12
 1472              		.cfi_def_cfa_offset 16
 1473 0004 00AF     		add	r7, sp, #0
 1474              		.cfi_def_cfa_register 7
 1475 0006 7860     		str	r0, [r7, #4]
 1476 0008 0B46     		mov	r3, r1
 1477 000a FB70     		strb	r3, [r7, #3]
 805:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 806:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 807:../src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 808:../src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 1478              		.loc 1 808 0
 1479 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1480 000e 002B     		cmp	r3, #0
 1481 0010 08D0     		beq	.L68
 809:../src/stm32f10x_i2c.c ****   {
 810:../src/stm32f10x_i2c.c ****     /* Enable the selected I2C PEC calculation */
 811:../src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_ENPEC_Set;
 1482              		.loc 1 811 0
 1483 0012 7B68     		ldr	r3, [r7, #4]
 1484 0014 1B88     		ldrh	r3, [r3]	@ movhi
 1485 0016 9BB2     		uxth	r3, r3
 1486 0018 43F02003 		orr	r3, r3, #32
 1487 001c 9AB2     		uxth	r2, r3
 1488 001e 7B68     		ldr	r3, [r7, #4]
 1489 0020 1A80     		strh	r2, [r3]	@ movhi
 1490 0022 07E0     		b	.L67
 1491              	.L68:
 812:../src/stm32f10x_i2c.c ****   }
 813:../src/stm32f10x_i2c.c ****   else
 814:../src/stm32f10x_i2c.c ****   {
 815:../src/stm32f10x_i2c.c ****     /* Disable the selected I2C PEC calculation */
 816:../src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_ENPEC_Reset;
 1492              		.loc 1 816 0
 1493 0024 7B68     		ldr	r3, [r7, #4]
 1494 0026 1B88     		ldrh	r3, [r3]	@ movhi
 1495 0028 9BB2     		uxth	r3, r3
 1496 002a 23F02003 		bic	r3, r3, #32
 1497 002e 9AB2     		uxth	r2, r3
 1498 0030 7B68     		ldr	r3, [r7, #4]
 1499 0032 1A80     		strh	r2, [r3]	@ movhi
 1500              	.L67:
 817:../src/stm32f10x_i2c.c ****   }
 818:../src/stm32f10x_i2c.c **** }
 1501              		.loc 1 818 0
 1502 0034 0C37     		adds	r7, r7, #12
 1503              		.cfi_def_cfa_offset 4
 1504 0036 BD46     		mov	sp, r7
 1505              		.cfi_def_cfa_register 13
 1506              		@ sp needed
 1507 0038 5DF8047B 		ldr	r7, [sp], #4
 1508              		.cfi_restore 7
 1509              		.cfi_def_cfa_offset 0
 1510 003c 7047     		bx	lr
 1511              		.cfi_endproc
 1512              	.LFE51:
 1514 003e 00BF     		.section	.text.I2C_GetPEC,"ax",%progbits
 1515              		.align	2
 1516              		.global	I2C_GetPEC
 1517              		.thumb
 1518              		.thumb_func
 1520              	I2C_GetPEC:
 1521              	.LFB52:
 819:../src/stm32f10x_i2c.c **** 
 820:../src/stm32f10x_i2c.c **** /**
 821:../src/stm32f10x_i2c.c ****   * @brief  Returns the PEC value for the specified I2C.
 822:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 823:../src/stm32f10x_i2c.c ****   * @retval The PEC value.
 824:../src/stm32f10x_i2c.c ****   */
 825:../src/stm32f10x_i2c.c **** uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
 826:../src/stm32f10x_i2c.c **** {
 1522              		.loc 1 826 0
 1523              		.cfi_startproc
 1524              		@ args = 0, pretend = 0, frame = 8
 1525              		@ frame_needed = 1, uses_anonymous_args = 0
 1526              		@ link register save eliminated.
 1527 0000 80B4     		push	{r7}
 1528              		.cfi_def_cfa_offset 4
 1529              		.cfi_offset 7, -4
 1530 0002 83B0     		sub	sp, sp, #12
 1531              		.cfi_def_cfa_offset 16
 1532 0004 00AF     		add	r7, sp, #0
 1533              		.cfi_def_cfa_register 7
 1534 0006 7860     		str	r0, [r7, #4]
 827:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 828:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 829:../src/stm32f10x_i2c.c ****   /* Return the selected I2C PEC value */
 830:../src/stm32f10x_i2c.c ****   return ((I2Cx->SR2) >> 8);
 1535              		.loc 1 830 0
 1536 0008 7B68     		ldr	r3, [r7, #4]
 1537 000a 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 1538 000c 9BB2     		uxth	r3, r3
 1539 000e 1B0A     		lsrs	r3, r3, #8
 1540 0010 9BB2     		uxth	r3, r3
 1541 0012 DBB2     		uxtb	r3, r3
 831:../src/stm32f10x_i2c.c **** }
 1542              		.loc 1 831 0
 1543 0014 1846     		mov	r0, r3
 1544 0016 0C37     		adds	r7, r7, #12
 1545              		.cfi_def_cfa_offset 4
 1546 0018 BD46     		mov	sp, r7
 1547              		.cfi_def_cfa_register 13
 1548              		@ sp needed
 1549 001a 5DF8047B 		ldr	r7, [sp], #4
 1550              		.cfi_restore 7
 1551              		.cfi_def_cfa_offset 0
 1552 001e 7047     		bx	lr
 1553              		.cfi_endproc
 1554              	.LFE52:
 1556              		.section	.text.I2C_ARPCmd,"ax",%progbits
 1557              		.align	2
 1558              		.global	I2C_ARPCmd
 1559              		.thumb
 1560              		.thumb_func
 1562              	I2C_ARPCmd:
 1563              	.LFB53:
 832:../src/stm32f10x_i2c.c **** 
 833:../src/stm32f10x_i2c.c **** /**
 834:../src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C ARP.
 835:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 836:../src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2Cx ARP. 
 837:../src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 838:../src/stm32f10x_i2c.c ****   * @retval None
 839:../src/stm32f10x_i2c.c ****   */
 840:../src/stm32f10x_i2c.c **** void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 841:../src/stm32f10x_i2c.c **** {
 1564              		.loc 1 841 0
 1565              		.cfi_startproc
 1566              		@ args = 0, pretend = 0, frame = 8
 1567              		@ frame_needed = 1, uses_anonymous_args = 0
 1568              		@ link register save eliminated.
 1569 0000 80B4     		push	{r7}
 1570              		.cfi_def_cfa_offset 4
 1571              		.cfi_offset 7, -4
 1572 0002 83B0     		sub	sp, sp, #12
 1573              		.cfi_def_cfa_offset 16
 1574 0004 00AF     		add	r7, sp, #0
 1575              		.cfi_def_cfa_register 7
 1576 0006 7860     		str	r0, [r7, #4]
 1577 0008 0B46     		mov	r3, r1
 1578 000a FB70     		strb	r3, [r7, #3]
 842:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 843:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 844:../src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 845:../src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 1579              		.loc 1 845 0
 1580 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1581 000e 002B     		cmp	r3, #0
 1582 0010 08D0     		beq	.L73
 846:../src/stm32f10x_i2c.c ****   {
 847:../src/stm32f10x_i2c.c ****     /* Enable the selected I2C ARP */
 848:../src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_ENARP_Set;
 1583              		.loc 1 848 0
 1584 0012 7B68     		ldr	r3, [r7, #4]
 1585 0014 1B88     		ldrh	r3, [r3]	@ movhi
 1586 0016 9BB2     		uxth	r3, r3
 1587 0018 43F01003 		orr	r3, r3, #16
 1588 001c 9AB2     		uxth	r2, r3
 1589 001e 7B68     		ldr	r3, [r7, #4]
 1590 0020 1A80     		strh	r2, [r3]	@ movhi
 1591 0022 07E0     		b	.L72
 1592              	.L73:
 849:../src/stm32f10x_i2c.c ****   }
 850:../src/stm32f10x_i2c.c ****   else
 851:../src/stm32f10x_i2c.c ****   {
 852:../src/stm32f10x_i2c.c ****     /* Disable the selected I2C ARP */
 853:../src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_ENARP_Reset;
 1593              		.loc 1 853 0
 1594 0024 7B68     		ldr	r3, [r7, #4]
 1595 0026 1B88     		ldrh	r3, [r3]	@ movhi
 1596 0028 9BB2     		uxth	r3, r3
 1597 002a 23F01003 		bic	r3, r3, #16
 1598 002e 9AB2     		uxth	r2, r3
 1599 0030 7B68     		ldr	r3, [r7, #4]
 1600 0032 1A80     		strh	r2, [r3]	@ movhi
 1601              	.L72:
 854:../src/stm32f10x_i2c.c ****   }
 855:../src/stm32f10x_i2c.c **** }
 1602              		.loc 1 855 0
 1603 0034 0C37     		adds	r7, r7, #12
 1604              		.cfi_def_cfa_offset 4
 1605 0036 BD46     		mov	sp, r7
 1606              		.cfi_def_cfa_register 13
 1607              		@ sp needed
 1608 0038 5DF8047B 		ldr	r7, [sp], #4
 1609              		.cfi_restore 7
 1610              		.cfi_def_cfa_offset 0
 1611 003c 7047     		bx	lr
 1612              		.cfi_endproc
 1613              	.LFE53:
 1615 003e 00BF     		.section	.text.I2C_StretchClockCmd,"ax",%progbits
 1616              		.align	2
 1617              		.global	I2C_StretchClockCmd
 1618              		.thumb
 1619              		.thumb_func
 1621              	I2C_StretchClockCmd:
 1622              	.LFB54:
 856:../src/stm32f10x_i2c.c **** 
 857:../src/stm32f10x_i2c.c **** /**
 858:../src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C Clock stretching.
 859:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 860:../src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2Cx Clock stretching.
 861:../src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 862:../src/stm32f10x_i2c.c ****   * @retval None
 863:../src/stm32f10x_i2c.c ****   */
 864:../src/stm32f10x_i2c.c **** void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 865:../src/stm32f10x_i2c.c **** {
 1623              		.loc 1 865 0
 1624              		.cfi_startproc
 1625              		@ args = 0, pretend = 0, frame = 8
 1626              		@ frame_needed = 1, uses_anonymous_args = 0
 1627              		@ link register save eliminated.
 1628 0000 80B4     		push	{r7}
 1629              		.cfi_def_cfa_offset 4
 1630              		.cfi_offset 7, -4
 1631 0002 83B0     		sub	sp, sp, #12
 1632              		.cfi_def_cfa_offset 16
 1633 0004 00AF     		add	r7, sp, #0
 1634              		.cfi_def_cfa_register 7
 1635 0006 7860     		str	r0, [r7, #4]
 1636 0008 0B46     		mov	r3, r1
 1637 000a FB70     		strb	r3, [r7, #3]
 866:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 867:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 868:../src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 869:../src/stm32f10x_i2c.c ****   if (NewState == DISABLE)
 1638              		.loc 1 869 0
 1639 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1640 000e 002B     		cmp	r3, #0
 1641 0010 08D1     		bne	.L76
 870:../src/stm32f10x_i2c.c ****   {
 871:../src/stm32f10x_i2c.c ****     /* Enable the selected I2C Clock stretching */
 872:../src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_NOSTRETCH_Set;
 1642              		.loc 1 872 0
 1643 0012 7B68     		ldr	r3, [r7, #4]
 1644 0014 1B88     		ldrh	r3, [r3]	@ movhi
 1645 0016 9BB2     		uxth	r3, r3
 1646 0018 43F08003 		orr	r3, r3, #128
 1647 001c 9AB2     		uxth	r2, r3
 1648 001e 7B68     		ldr	r3, [r7, #4]
 1649 0020 1A80     		strh	r2, [r3]	@ movhi
 1650 0022 07E0     		b	.L75
 1651              	.L76:
 873:../src/stm32f10x_i2c.c ****   }
 874:../src/stm32f10x_i2c.c ****   else
 875:../src/stm32f10x_i2c.c ****   {
 876:../src/stm32f10x_i2c.c ****     /* Disable the selected I2C Clock stretching */
 877:../src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_NOSTRETCH_Reset;
 1652              		.loc 1 877 0
 1653 0024 7B68     		ldr	r3, [r7, #4]
 1654 0026 1B88     		ldrh	r3, [r3]	@ movhi
 1655 0028 9BB2     		uxth	r3, r3
 1656 002a 23F08003 		bic	r3, r3, #128
 1657 002e 9AB2     		uxth	r2, r3
 1658 0030 7B68     		ldr	r3, [r7, #4]
 1659 0032 1A80     		strh	r2, [r3]	@ movhi
 1660              	.L75:
 878:../src/stm32f10x_i2c.c ****   }
 879:../src/stm32f10x_i2c.c **** }
 1661              		.loc 1 879 0
 1662 0034 0C37     		adds	r7, r7, #12
 1663              		.cfi_def_cfa_offset 4
 1664 0036 BD46     		mov	sp, r7
 1665              		.cfi_def_cfa_register 13
 1666              		@ sp needed
 1667 0038 5DF8047B 		ldr	r7, [sp], #4
 1668              		.cfi_restore 7
 1669              		.cfi_def_cfa_offset 0
 1670 003c 7047     		bx	lr
 1671              		.cfi_endproc
 1672              	.LFE54:
 1674 003e 00BF     		.section	.text.I2C_FastModeDutyCycleConfig,"ax",%progbits
 1675              		.align	2
 1676              		.global	I2C_FastModeDutyCycleConfig
 1677              		.thumb
 1678              		.thumb_func
 1680              	I2C_FastModeDutyCycleConfig:
 1681              	.LFB55:
 880:../src/stm32f10x_i2c.c **** 
 881:../src/stm32f10x_i2c.c **** /**
 882:../src/stm32f10x_i2c.c ****   * @brief  Selects the specified I2C fast mode duty cycle.
 883:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 884:../src/stm32f10x_i2c.c ****   * @param  I2C_DutyCycle: specifies the fast mode duty cycle.
 885:../src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
 886:../src/stm32f10x_i2c.c ****   *     @arg I2C_DutyCycle_2: I2C fast mode Tlow/Thigh = 2
 887:../src/stm32f10x_i2c.c ****   *     @arg I2C_DutyCycle_16_9: I2C fast mode Tlow/Thigh = 16/9
 888:../src/stm32f10x_i2c.c ****   * @retval None
 889:../src/stm32f10x_i2c.c ****   */
 890:../src/stm32f10x_i2c.c **** void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
 891:../src/stm32f10x_i2c.c **** {
 1682              		.loc 1 891 0
 1683              		.cfi_startproc
 1684              		@ args = 0, pretend = 0, frame = 8
 1685              		@ frame_needed = 1, uses_anonymous_args = 0
 1686              		@ link register save eliminated.
 1687 0000 80B4     		push	{r7}
 1688              		.cfi_def_cfa_offset 4
 1689              		.cfi_offset 7, -4
 1690 0002 83B0     		sub	sp, sp, #12
 1691              		.cfi_def_cfa_offset 16
 1692 0004 00AF     		add	r7, sp, #0
 1693              		.cfi_def_cfa_register 7
 1694 0006 7860     		str	r0, [r7, #4]
 1695 0008 0B46     		mov	r3, r1
 1696 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 892:../src/stm32f10x_i2c.c ****   /* Check the parameters */
 893:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 894:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
 895:../src/stm32f10x_i2c.c ****   if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 1697              		.loc 1 895 0
 1698 000c 7B88     		ldrh	r3, [r7, #2]
 1699 000e B3F5804F 		cmp	r3, #16384
 1700 0012 08D0     		beq	.L79
 896:../src/stm32f10x_i2c.c ****   {
 897:../src/stm32f10x_i2c.c ****     /* I2C fast mode Tlow/Thigh=2 */
 898:../src/stm32f10x_i2c.c ****     I2Cx->CCR &= I2C_DutyCycle_2;
 1701              		.loc 1 898 0
 1702 0014 7B68     		ldr	r3, [r7, #4]
 1703 0016 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 1704 0018 9BB2     		uxth	r3, r3
 1705 001a 23F48043 		bic	r3, r3, #16384
 1706 001e 9AB2     		uxth	r2, r3
 1707 0020 7B68     		ldr	r3, [r7, #4]
 1708 0022 9A83     		strh	r2, [r3, #28]	@ movhi
 1709 0024 07E0     		b	.L78
 1710              	.L79:
 899:../src/stm32f10x_i2c.c ****   }
 900:../src/stm32f10x_i2c.c ****   else
 901:../src/stm32f10x_i2c.c ****   {
 902:../src/stm32f10x_i2c.c ****     /* I2C fast mode Tlow/Thigh=16/9 */
 903:../src/stm32f10x_i2c.c ****     I2Cx->CCR |= I2C_DutyCycle_16_9;
 1711              		.loc 1 903 0
 1712 0026 7B68     		ldr	r3, [r7, #4]
 1713 0028 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 1714 002a 9BB2     		uxth	r3, r3
 1715 002c 43F48043 		orr	r3, r3, #16384
 1716 0030 9AB2     		uxth	r2, r3
 1717 0032 7B68     		ldr	r3, [r7, #4]
 1718 0034 9A83     		strh	r2, [r3, #28]	@ movhi
 1719              	.L78:
 904:../src/stm32f10x_i2c.c ****   }
 905:../src/stm32f10x_i2c.c **** }
 1720              		.loc 1 905 0
 1721 0036 0C37     		adds	r7, r7, #12
 1722              		.cfi_def_cfa_offset 4
 1723 0038 BD46     		mov	sp, r7
 1724              		.cfi_def_cfa_register 13
 1725              		@ sp needed
 1726 003a 5DF8047B 		ldr	r7, [sp], #4
 1727              		.cfi_restore 7
 1728              		.cfi_def_cfa_offset 0
 1729 003e 7047     		bx	lr
 1730              		.cfi_endproc
 1731              	.LFE55:
 1733              		.section	.text.I2C_CheckEvent,"ax",%progbits
 1734              		.align	2
 1735              		.global	I2C_CheckEvent
 1736              		.thumb
 1737              		.thumb_func
 1739              	I2C_CheckEvent:
 1740              	.LFB56:
 906:../src/stm32f10x_i2c.c **** 
 907:../src/stm32f10x_i2c.c **** 
 908:../src/stm32f10x_i2c.c **** 
 909:../src/stm32f10x_i2c.c **** /**
 910:../src/stm32f10x_i2c.c ****  * @brief
 911:../src/stm32f10x_i2c.c ****  ****************************************************************************************
 912:../src/stm32f10x_i2c.c ****  *
 913:../src/stm32f10x_i2c.c ****  *                         I2C State Monitoring Functions
 914:../src/stm32f10x_i2c.c ****  *                       
 915:../src/stm32f10x_i2c.c ****  ****************************************************************************************   
 916:../src/stm32f10x_i2c.c ****  * This I2C driver provides three different ways for I2C state monitoring
 917:../src/stm32f10x_i2c.c ****  *  depending on the application requirements and constraints:
 918:../src/stm32f10x_i2c.c ****  *        
 919:../src/stm32f10x_i2c.c ****  *  
 920:../src/stm32f10x_i2c.c ****  * 1) Basic state monitoring:
 921:../src/stm32f10x_i2c.c ****  *    Using I2C_CheckEvent() function:
 922:../src/stm32f10x_i2c.c ****  *    It compares the status registers (SR1 and SR2) content to a given event
 923:../src/stm32f10x_i2c.c ****  *    (can be the combination of one or more flags).
 924:../src/stm32f10x_i2c.c ****  *    It returns SUCCESS if the current status includes the given flags 
 925:../src/stm32f10x_i2c.c ****  *    and returns ERROR if one or more flags are missing in the current status.
 926:../src/stm32f10x_i2c.c ****  *    - When to use:
 927:../src/stm32f10x_i2c.c ****  *      - This function is suitable for most applications as well as for startup 
 928:../src/stm32f10x_i2c.c ****  *      activity since the events are fully described in the product reference manual 
 929:../src/stm32f10x_i2c.c ****  *      (RM0008).
 930:../src/stm32f10x_i2c.c ****  *      - It is also suitable for users who need to define their own events.
 931:../src/stm32f10x_i2c.c ****  *    - Limitations:
 932:../src/stm32f10x_i2c.c ****  *      - If an error occurs (ie. error flags are set besides to the monitored flags),
 933:../src/stm32f10x_i2c.c ****  *        the I2C_CheckEvent() function may return SUCCESS despite the communication
 934:../src/stm32f10x_i2c.c ****  *        hold or corrupted real state. 
 935:../src/stm32f10x_i2c.c ****  *        In this case, it is advised to use error interrupts to monitor the error
 936:../src/stm32f10x_i2c.c ****  *        events and handle them in the interrupt IRQ handler.
 937:../src/stm32f10x_i2c.c ****  *        
 938:../src/stm32f10x_i2c.c ****  *        @note 
 939:../src/stm32f10x_i2c.c ****  *        For error management, it is advised to use the following functions:
 940:../src/stm32f10x_i2c.c ****  *          - I2C_ITConfig() to configure and enable the error interrupts (I2C_IT_ERR).
 941:../src/stm32f10x_i2c.c ****  *          - I2Cx_ER_IRQHandler() which is called when the error interrupt occurs.
 942:../src/stm32f10x_i2c.c ****  *            Where x is the peripheral instance (I2C1, I2C2 ...)
 943:../src/stm32f10x_i2c.c ****  *          - I2C_GetFlagStatus() or I2C_GetITStatus() to be called into I2Cx_ER_IRQHandler() 
 944:../src/stm32f10x_i2c.c ****  *            in order to determine which error occured.
 945:../src/stm32f10x_i2c.c ****  *          - I2C_ClearFlag() or I2C_ClearITPendingBit() and/or I2C_SoftwareResetCmd()
 946:../src/stm32f10x_i2c.c ****  *            and/or I2C_GenerateStop() in order to clear the error flag and source,
 947:../src/stm32f10x_i2c.c ****  *            and return to correct communication status.
 948:../src/stm32f10x_i2c.c ****  *            
 949:../src/stm32f10x_i2c.c ****  *
 950:../src/stm32f10x_i2c.c ****  *  2) Advanced state monitoring:
 951:../src/stm32f10x_i2c.c ****  *     Using the function I2C_GetLastEvent() which returns the image of both status 
 952:../src/stm32f10x_i2c.c ****  *     registers in a single word (uint32_t) (Status Register 2 value is shifted left 
 953:../src/stm32f10x_i2c.c ****  *     by 16 bits and concatenated to Status Register 1).
 954:../src/stm32f10x_i2c.c ****  *     - When to use:
 955:../src/stm32f10x_i2c.c ****  *       - This function is suitable for the same applications above but it allows to
 956:../src/stm32f10x_i2c.c ****  *         overcome the mentioned limitation of I2C_GetFlagStatus() function.
 957:../src/stm32f10x_i2c.c ****  *         The returned value could be compared to events already defined in the 
 958:../src/stm32f10x_i2c.c ****  *         library (stm32f10x_i2c.h) or to custom values defined by user.
 959:../src/stm32f10x_i2c.c ****  *       - This function is suitable when multiple flags are monitored at the same time.
 960:../src/stm32f10x_i2c.c ****  *       - At the opposite of I2C_CheckEvent() function, this function allows user to
 961:../src/stm32f10x_i2c.c ****  *         choose when an event is accepted (when all events flags are set and no 
 962:../src/stm32f10x_i2c.c ****  *         other flags are set or just when the needed flags are set like 
 963:../src/stm32f10x_i2c.c ****  *         I2C_CheckEvent() function).
 964:../src/stm32f10x_i2c.c ****  *     - Limitations:
 965:../src/stm32f10x_i2c.c ****  *       - User may need to define his own events.
 966:../src/stm32f10x_i2c.c ****  *       - Same remark concerning the error management is applicable for this 
 967:../src/stm32f10x_i2c.c ****  *         function if user decides to check only regular communication flags (and 
 968:../src/stm32f10x_i2c.c ****  *         ignores error flags).
 969:../src/stm32f10x_i2c.c ****  *     
 970:../src/stm32f10x_i2c.c ****  *
 971:../src/stm32f10x_i2c.c ****  *  3) Flag-based state monitoring:
 972:../src/stm32f10x_i2c.c ****  *     Using the function I2C_GetFlagStatus() which simply returns the status of 
 973:../src/stm32f10x_i2c.c ****  *     one single flag (ie. I2C_FLAG_RXNE ...). 
 974:../src/stm32f10x_i2c.c ****  *     - When to use:
 975:../src/stm32f10x_i2c.c ****  *        - This function could be used for specific applications or in debug phase.
 976:../src/stm32f10x_i2c.c ****  *        - It is suitable when only one flag checking is needed (most I2C events 
 977:../src/stm32f10x_i2c.c ****  *          are monitored through multiple flags).
 978:../src/stm32f10x_i2c.c ****  *     - Limitations: 
 979:../src/stm32f10x_i2c.c ****  *        - When calling this function, the Status register is accessed. Some flags are
 980:../src/stm32f10x_i2c.c ****  *          cleared when the status register is accessed. So checking the status
 981:../src/stm32f10x_i2c.c ****  *          of one Flag, may clear other ones.
 982:../src/stm32f10x_i2c.c ****  *        - Function may need to be called twice or more in order to monitor one 
 983:../src/stm32f10x_i2c.c ****  *          single event.
 984:../src/stm32f10x_i2c.c ****  *
 985:../src/stm32f10x_i2c.c ****  *  For detailed description of Events, please refer to section I2C_Events in 
 986:../src/stm32f10x_i2c.c ****  *  stm32f10x_i2c.h file.
 987:../src/stm32f10x_i2c.c ****  *  
 988:../src/stm32f10x_i2c.c ****  */
 989:../src/stm32f10x_i2c.c **** 
 990:../src/stm32f10x_i2c.c **** /**
 991:../src/stm32f10x_i2c.c ****  * 
 992:../src/stm32f10x_i2c.c ****  *  1) Basic state monitoring
 993:../src/stm32f10x_i2c.c ****  *******************************************************************************
 994:../src/stm32f10x_i2c.c ****  */
 995:../src/stm32f10x_i2c.c **** 
 996:../src/stm32f10x_i2c.c **** /**
 997:../src/stm32f10x_i2c.c ****   * @brief  Checks whether the last I2Cx Event is equal to the one passed
 998:../src/stm32f10x_i2c.c ****   *   as parameter.
 999:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
1000:../src/stm32f10x_i2c.c ****   * @param  I2C_EVENT: specifies the event to be checked. 
1001:../src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
1002:../src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED           : EV1
1003:../src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED              : EV1
1004:../src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED     : EV1
1005:../src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED        : EV1
1006:../src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED            : EV1
1007:../src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_BYTE_RECEIVED                         : EV2
1008:../src/stm32f10x_i2c.c ****   *     @arg (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_DUALF)      : EV2
1009:../src/stm32f10x_i2c.c ****   *     @arg (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_GENCALL)    : EV2
1010:../src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_BYTE_TRANSMITTED                      : EV3
1011:../src/stm32f10x_i2c.c ****   *     @arg (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_DUALF)   : EV3
1012:../src/stm32f10x_i2c.c ****   *     @arg (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_GENCALL) : EV3
1013:../src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_ACK_FAILURE                           : EV3_2
1014:../src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_STOP_DETECTED                         : EV4
1015:../src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_MODE_SELECT                          : EV5
1016:../src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED            : EV6     
1017:../src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED               : EV6
1018:../src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_BYTE_RECEIVED                        : EV7
1019:../src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_BYTE_TRANSMITTING                    : EV8
1020:../src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_BYTE_TRANSMITTED                     : EV8_2
1021:../src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_MODE_ADDRESS10                       : EV9
1022:../src/stm32f10x_i2c.c ****   *     
1023:../src/stm32f10x_i2c.c ****   * @note: For detailed description of Events, please refer to section 
1024:../src/stm32f10x_i2c.c ****   *    I2C_Events in stm32f10x_i2c.h file.
1025:../src/stm32f10x_i2c.c ****   *    
1026:../src/stm32f10x_i2c.c ****   * @retval An ErrorStatus enumeration value:
1027:../src/stm32f10x_i2c.c ****   * - SUCCESS: Last event is equal to the I2C_EVENT
1028:../src/stm32f10x_i2c.c ****   * - ERROR: Last event is different from the I2C_EVENT
1029:../src/stm32f10x_i2c.c ****   */
1030:../src/stm32f10x_i2c.c **** ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
1031:../src/stm32f10x_i2c.c **** {
 1741              		.loc 1 1031 0
 1742              		.cfi_startproc
 1743              		@ args = 0, pretend = 0, frame = 24
 1744              		@ frame_needed = 1, uses_anonymous_args = 0
 1745              		@ link register save eliminated.
 1746 0000 80B4     		push	{r7}
 1747              		.cfi_def_cfa_offset 4
 1748              		.cfi_offset 7, -4
 1749 0002 87B0     		sub	sp, sp, #28
 1750              		.cfi_def_cfa_offset 32
 1751 0004 00AF     		add	r7, sp, #0
 1752              		.cfi_def_cfa_register 7
 1753 0006 7860     		str	r0, [r7, #4]
 1754 0008 3960     		str	r1, [r7]
1032:../src/stm32f10x_i2c.c ****   uint32_t lastevent = 0;
 1755              		.loc 1 1032 0
 1756 000a 0023     		movs	r3, #0
 1757 000c 3B61     		str	r3, [r7, #16]
1033:../src/stm32f10x_i2c.c ****   uint32_t flag1 = 0, flag2 = 0;
 1758              		.loc 1 1033 0
 1759 000e 0023     		movs	r3, #0
 1760 0010 FB60     		str	r3, [r7, #12]
 1761 0012 0023     		movs	r3, #0
 1762 0014 BB60     		str	r3, [r7, #8]
1034:../src/stm32f10x_i2c.c ****   ErrorStatus status = ERROR;
 1763              		.loc 1 1034 0
 1764 0016 0023     		movs	r3, #0
 1765 0018 FB75     		strb	r3, [r7, #23]
1035:../src/stm32f10x_i2c.c **** 
1036:../src/stm32f10x_i2c.c ****   /* Check the parameters */
1037:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1038:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_EVENT(I2C_EVENT));
1039:../src/stm32f10x_i2c.c **** 
1040:../src/stm32f10x_i2c.c ****   /* Read the I2Cx status register */
1041:../src/stm32f10x_i2c.c ****   flag1 = I2Cx->SR1;
 1766              		.loc 1 1041 0
 1767 001a 7B68     		ldr	r3, [r7, #4]
 1768 001c 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 1769 001e 9BB2     		uxth	r3, r3
 1770 0020 FB60     		str	r3, [r7, #12]
1042:../src/stm32f10x_i2c.c ****   flag2 = I2Cx->SR2;
 1771              		.loc 1 1042 0
 1772 0022 7B68     		ldr	r3, [r7, #4]
 1773 0024 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 1774 0026 9BB2     		uxth	r3, r3
 1775 0028 BB60     		str	r3, [r7, #8]
1043:../src/stm32f10x_i2c.c ****   flag2 = flag2 << 16;
 1776              		.loc 1 1043 0
 1777 002a BB68     		ldr	r3, [r7, #8]
 1778 002c 1B04     		lsls	r3, r3, #16
 1779 002e BB60     		str	r3, [r7, #8]
1044:../src/stm32f10x_i2c.c **** 
1045:../src/stm32f10x_i2c.c ****   /* Get the last event value from I2C status register */
1046:../src/stm32f10x_i2c.c ****   lastevent = (flag1 | flag2) & FLAG_Mask;
 1780              		.loc 1 1046 0
 1781 0030 FA68     		ldr	r2, [r7, #12]
 1782 0032 BB68     		ldr	r3, [r7, #8]
 1783 0034 1343     		orrs	r3, r3, r2
 1784 0036 23F07F43 		bic	r3, r3, #-16777216
 1785 003a 3B61     		str	r3, [r7, #16]
1047:../src/stm32f10x_i2c.c **** 
1048:../src/stm32f10x_i2c.c ****   /* Check whether the last event contains the I2C_EVENT */
1049:../src/stm32f10x_i2c.c ****   if ((lastevent & I2C_EVENT) == I2C_EVENT)
 1786              		.loc 1 1049 0
 1787 003c 3A69     		ldr	r2, [r7, #16]
 1788 003e 3B68     		ldr	r3, [r7]
 1789 0040 1A40     		ands	r2, r2, r3
 1790 0042 3B68     		ldr	r3, [r7]
 1791 0044 9A42     		cmp	r2, r3
 1792 0046 02D1     		bne	.L82
1050:../src/stm32f10x_i2c.c ****   {
1051:../src/stm32f10x_i2c.c ****     /* SUCCESS: last event is equal to I2C_EVENT */
1052:../src/stm32f10x_i2c.c ****     status = SUCCESS;
 1793              		.loc 1 1052 0
 1794 0048 0123     		movs	r3, #1
 1795 004a FB75     		strb	r3, [r7, #23]
 1796 004c 01E0     		b	.L83
 1797              	.L82:
1053:../src/stm32f10x_i2c.c ****   }
1054:../src/stm32f10x_i2c.c ****   else
1055:../src/stm32f10x_i2c.c ****   {
1056:../src/stm32f10x_i2c.c ****     /* ERROR: last event is different from I2C_EVENT */
1057:../src/stm32f10x_i2c.c ****     status = ERROR;
 1798              		.loc 1 1057 0
 1799 004e 0023     		movs	r3, #0
 1800 0050 FB75     		strb	r3, [r7, #23]
 1801              	.L83:
1058:../src/stm32f10x_i2c.c ****   }
1059:../src/stm32f10x_i2c.c ****   /* Return status */
1060:../src/stm32f10x_i2c.c ****   return status;
 1802              		.loc 1 1060 0
 1803 0052 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1061:../src/stm32f10x_i2c.c **** }
 1804              		.loc 1 1061 0
 1805 0054 1846     		mov	r0, r3
 1806 0056 1C37     		adds	r7, r7, #28
 1807              		.cfi_def_cfa_offset 4
 1808 0058 BD46     		mov	sp, r7
 1809              		.cfi_def_cfa_register 13
 1810              		@ sp needed
 1811 005a 5DF8047B 		ldr	r7, [sp], #4
 1812              		.cfi_restore 7
 1813              		.cfi_def_cfa_offset 0
 1814 005e 7047     		bx	lr
 1815              		.cfi_endproc
 1816              	.LFE56:
 1818              		.section	.text.I2C_GetLastEvent,"ax",%progbits
 1819              		.align	2
 1820              		.global	I2C_GetLastEvent
 1821              		.thumb
 1822              		.thumb_func
 1824              	I2C_GetLastEvent:
 1825              	.LFB57:
1062:../src/stm32f10x_i2c.c **** 
1063:../src/stm32f10x_i2c.c **** /**
1064:../src/stm32f10x_i2c.c ****  * 
1065:../src/stm32f10x_i2c.c ****  *  2) Advanced state monitoring
1066:../src/stm32f10x_i2c.c ****  *******************************************************************************
1067:../src/stm32f10x_i2c.c ****  */
1068:../src/stm32f10x_i2c.c **** 
1069:../src/stm32f10x_i2c.c **** /**
1070:../src/stm32f10x_i2c.c ****   * @brief  Returns the last I2Cx Event.
1071:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
1072:../src/stm32f10x_i2c.c ****   *     
1073:../src/stm32f10x_i2c.c ****   * @note: For detailed description of Events, please refer to section 
1074:../src/stm32f10x_i2c.c ****   *    I2C_Events in stm32f10x_i2c.h file.
1075:../src/stm32f10x_i2c.c ****   *    
1076:../src/stm32f10x_i2c.c ****   * @retval The last event
1077:../src/stm32f10x_i2c.c ****   */
1078:../src/stm32f10x_i2c.c **** uint32_t I2C_GetLastEvent(I2C_TypeDef* I2Cx)
1079:../src/stm32f10x_i2c.c **** {
 1826              		.loc 1 1079 0
 1827              		.cfi_startproc
 1828              		@ args = 0, pretend = 0, frame = 24
 1829              		@ frame_needed = 1, uses_anonymous_args = 0
 1830              		@ link register save eliminated.
 1831 0000 80B4     		push	{r7}
 1832              		.cfi_def_cfa_offset 4
 1833              		.cfi_offset 7, -4
 1834 0002 87B0     		sub	sp, sp, #28
 1835              		.cfi_def_cfa_offset 32
 1836 0004 00AF     		add	r7, sp, #0
 1837              		.cfi_def_cfa_register 7
 1838 0006 7860     		str	r0, [r7, #4]
1080:../src/stm32f10x_i2c.c ****   uint32_t lastevent = 0;
 1839              		.loc 1 1080 0
 1840 0008 0023     		movs	r3, #0
 1841 000a 7B61     		str	r3, [r7, #20]
1081:../src/stm32f10x_i2c.c ****   uint32_t flag1 = 0, flag2 = 0;
 1842              		.loc 1 1081 0
 1843 000c 0023     		movs	r3, #0
 1844 000e 3B61     		str	r3, [r7, #16]
 1845 0010 0023     		movs	r3, #0
 1846 0012 FB60     		str	r3, [r7, #12]
1082:../src/stm32f10x_i2c.c **** 
1083:../src/stm32f10x_i2c.c ****   /* Check the parameters */
1084:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1085:../src/stm32f10x_i2c.c **** 
1086:../src/stm32f10x_i2c.c ****   /* Read the I2Cx status register */
1087:../src/stm32f10x_i2c.c ****   flag1 = I2Cx->SR1;
 1847              		.loc 1 1087 0
 1848 0014 7B68     		ldr	r3, [r7, #4]
 1849 0016 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 1850 0018 9BB2     		uxth	r3, r3
 1851 001a 3B61     		str	r3, [r7, #16]
1088:../src/stm32f10x_i2c.c ****   flag2 = I2Cx->SR2;
 1852              		.loc 1 1088 0
 1853 001c 7B68     		ldr	r3, [r7, #4]
 1854 001e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 1855 0020 9BB2     		uxth	r3, r3
 1856 0022 FB60     		str	r3, [r7, #12]
1089:../src/stm32f10x_i2c.c ****   flag2 = flag2 << 16;
 1857              		.loc 1 1089 0
 1858 0024 FB68     		ldr	r3, [r7, #12]
 1859 0026 1B04     		lsls	r3, r3, #16
 1860 0028 FB60     		str	r3, [r7, #12]
1090:../src/stm32f10x_i2c.c **** 
1091:../src/stm32f10x_i2c.c ****   /* Get the last event value from I2C status register */
1092:../src/stm32f10x_i2c.c ****   lastevent = (flag1 | flag2) & FLAG_Mask;
 1861              		.loc 1 1092 0
 1862 002a 3A69     		ldr	r2, [r7, #16]
 1863 002c FB68     		ldr	r3, [r7, #12]
 1864 002e 1343     		orrs	r3, r3, r2
 1865 0030 23F07F43 		bic	r3, r3, #-16777216
 1866 0034 7B61     		str	r3, [r7, #20]
1093:../src/stm32f10x_i2c.c **** 
1094:../src/stm32f10x_i2c.c ****   /* Return status */
1095:../src/stm32f10x_i2c.c ****   return lastevent;
 1867              		.loc 1 1095 0
 1868 0036 7B69     		ldr	r3, [r7, #20]
1096:../src/stm32f10x_i2c.c **** }
 1869              		.loc 1 1096 0
 1870 0038 1846     		mov	r0, r3
 1871 003a 1C37     		adds	r7, r7, #28
 1872              		.cfi_def_cfa_offset 4
 1873 003c BD46     		mov	sp, r7
 1874              		.cfi_def_cfa_register 13
 1875              		@ sp needed
 1876 003e 5DF8047B 		ldr	r7, [sp], #4
 1877              		.cfi_restore 7
 1878              		.cfi_def_cfa_offset 0
 1879 0042 7047     		bx	lr
 1880              		.cfi_endproc
 1881              	.LFE57:
 1883              		.section	.text.I2C_GetFlagStatus,"ax",%progbits
 1884              		.align	2
 1885              		.global	I2C_GetFlagStatus
 1886              		.thumb
 1887              		.thumb_func
 1889              	I2C_GetFlagStatus:
 1890              	.LFB58:
1097:../src/stm32f10x_i2c.c **** 
1098:../src/stm32f10x_i2c.c **** /**
1099:../src/stm32f10x_i2c.c ****  * 
1100:../src/stm32f10x_i2c.c ****  *  3) Flag-based state monitoring
1101:../src/stm32f10x_i2c.c ****  *******************************************************************************
1102:../src/stm32f10x_i2c.c ****  */
1103:../src/stm32f10x_i2c.c **** 
1104:../src/stm32f10x_i2c.c **** /**
1105:../src/stm32f10x_i2c.c ****   * @brief  Checks whether the specified I2C flag is set or not.
1106:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
1107:../src/stm32f10x_i2c.c ****   * @param  I2C_FLAG: specifies the flag to check. 
1108:../src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
1109:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_DUALF: Dual flag (Slave mode)
1110:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_SMBHOST: SMBus host header (Slave mode)
1111:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_SMBDEFAULT: SMBus default header (Slave mode)
1112:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_GENCALL: General call header flag (Slave mode)
1113:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_TRA: Transmitter/Receiver flag
1114:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_BUSY: Bus busy flag
1115:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_MSL: Master/Slave flag
1116:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_SMBALERT: SMBus Alert flag
1117:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_TIMEOUT: Timeout or Tlow error flag
1118:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_PECERR: PEC error in reception flag
1119:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_OVR: Overrun/Underrun flag (Slave mode)
1120:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_AF: Acknowledge failure flag
1121:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_ARLO: Arbitration lost flag (Master mode)
1122:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_BERR: Bus error flag
1123:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_TXE: Data register empty flag (Transmitter)
1124:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_RXNE: Data register not empty (Receiver) flag
1125:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_STOPF: Stop detection flag (Slave mode)
1126:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_ADD10: 10-bit header sent flag (Master mode)
1127:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_BTF: Byte transfer finished flag
1128:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_ADDR: Address sent flag (Master mode) "ADSL"
1129:../src/stm32f10x_i2c.c ****   *   Address matched flag (Slave mode)"ENDA"
1130:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_SB: Start bit flag (Master mode)
1131:../src/stm32f10x_i2c.c ****   * @retval The new state of I2C_FLAG (SET or RESET).
1132:../src/stm32f10x_i2c.c ****   */
1133:../src/stm32f10x_i2c.c **** FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
1134:../src/stm32f10x_i2c.c **** {
 1891              		.loc 1 1134 0
 1892              		.cfi_startproc
 1893              		@ args = 0, pretend = 0, frame = 24
 1894              		@ frame_needed = 1, uses_anonymous_args = 0
 1895              		@ link register save eliminated.
 1896 0000 80B4     		push	{r7}
 1897              		.cfi_def_cfa_offset 4
 1898              		.cfi_offset 7, -4
 1899 0002 87B0     		sub	sp, sp, #28
 1900              		.cfi_def_cfa_offset 32
 1901 0004 00AF     		add	r7, sp, #0
 1902              		.cfi_def_cfa_register 7
 1903 0006 7860     		str	r0, [r7, #4]
 1904 0008 3960     		str	r1, [r7]
1135:../src/stm32f10x_i2c.c ****   FlagStatus bitstatus = RESET;
 1905              		.loc 1 1135 0
 1906 000a 0023     		movs	r3, #0
 1907 000c FB75     		strb	r3, [r7, #23]
1136:../src/stm32f10x_i2c.c ****   __IO uint32_t i2creg = 0, i2cxbase = 0;
 1908              		.loc 1 1136 0
 1909 000e 0023     		movs	r3, #0
 1910 0010 3B61     		str	r3, [r7, #16]
 1911 0012 0023     		movs	r3, #0
 1912 0014 FB60     		str	r3, [r7, #12]
1137:../src/stm32f10x_i2c.c **** 
1138:../src/stm32f10x_i2c.c ****   /* Check the parameters */
1139:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1140:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
1141:../src/stm32f10x_i2c.c **** 
1142:../src/stm32f10x_i2c.c ****   /* Get the I2Cx peripheral base address */
1143:../src/stm32f10x_i2c.c ****   i2cxbase = (uint32_t)I2Cx;
 1913              		.loc 1 1143 0
 1914 0016 7B68     		ldr	r3, [r7, #4]
 1915 0018 FB60     		str	r3, [r7, #12]
1144:../src/stm32f10x_i2c.c ****   
1145:../src/stm32f10x_i2c.c ****   /* Read flag register index */
1146:../src/stm32f10x_i2c.c ****   i2creg = I2C_FLAG >> 28;
 1916              		.loc 1 1146 0
 1917 001a 3B68     		ldr	r3, [r7]
 1918 001c 1B0F     		lsrs	r3, r3, #28
 1919 001e 3B61     		str	r3, [r7, #16]
1147:../src/stm32f10x_i2c.c ****   
1148:../src/stm32f10x_i2c.c ****   /* Get bit[23:0] of the flag */
1149:../src/stm32f10x_i2c.c ****   I2C_FLAG &= FLAG_Mask;
 1920              		.loc 1 1149 0
 1921 0020 3B68     		ldr	r3, [r7]
 1922 0022 23F07F43 		bic	r3, r3, #-16777216
 1923 0026 3B60     		str	r3, [r7]
1150:../src/stm32f10x_i2c.c ****   
1151:../src/stm32f10x_i2c.c ****   if(i2creg != 0)
 1924              		.loc 1 1151 0
 1925 0028 3B69     		ldr	r3, [r7, #16]
 1926 002a 002B     		cmp	r3, #0
 1927 002c 03D0     		beq	.L88
1152:../src/stm32f10x_i2c.c ****   {
1153:../src/stm32f10x_i2c.c ****     /* Get the I2Cx SR1 register address */
1154:../src/stm32f10x_i2c.c ****     i2cxbase += 0x14;
 1928              		.loc 1 1154 0
 1929 002e FB68     		ldr	r3, [r7, #12]
 1930 0030 1433     		adds	r3, r3, #20
 1931 0032 FB60     		str	r3, [r7, #12]
 1932 0034 05E0     		b	.L89
 1933              	.L88:
1155:../src/stm32f10x_i2c.c ****   }
1156:../src/stm32f10x_i2c.c ****   else
1157:../src/stm32f10x_i2c.c ****   {
1158:../src/stm32f10x_i2c.c ****     /* Flag in I2Cx SR2 Register */
1159:../src/stm32f10x_i2c.c ****     I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 1934              		.loc 1 1159 0
 1935 0036 3B68     		ldr	r3, [r7]
 1936 0038 1B0C     		lsrs	r3, r3, #16
 1937 003a 3B60     		str	r3, [r7]
1160:../src/stm32f10x_i2c.c ****     /* Get the I2Cx SR2 register address */
1161:../src/stm32f10x_i2c.c ****     i2cxbase += 0x18;
 1938              		.loc 1 1161 0
 1939 003c FB68     		ldr	r3, [r7, #12]
 1940 003e 1833     		adds	r3, r3, #24
 1941 0040 FB60     		str	r3, [r7, #12]
 1942              	.L89:
1162:../src/stm32f10x_i2c.c ****   }
1163:../src/stm32f10x_i2c.c ****   
1164:../src/stm32f10x_i2c.c ****   if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 1943              		.loc 1 1164 0
 1944 0042 FB68     		ldr	r3, [r7, #12]
 1945 0044 1A68     		ldr	r2, [r3]
 1946 0046 3B68     		ldr	r3, [r7]
 1947 0048 1340     		ands	r3, r3, r2
 1948 004a 002B     		cmp	r3, #0
 1949 004c 02D0     		beq	.L90
1165:../src/stm32f10x_i2c.c ****   {
1166:../src/stm32f10x_i2c.c ****     /* I2C_FLAG is set */
1167:../src/stm32f10x_i2c.c ****     bitstatus = SET;
 1950              		.loc 1 1167 0
 1951 004e 0123     		movs	r3, #1
 1952 0050 FB75     		strb	r3, [r7, #23]
 1953 0052 01E0     		b	.L91
 1954              	.L90:
1168:../src/stm32f10x_i2c.c ****   }
1169:../src/stm32f10x_i2c.c ****   else
1170:../src/stm32f10x_i2c.c ****   {
1171:../src/stm32f10x_i2c.c ****     /* I2C_FLAG is reset */
1172:../src/stm32f10x_i2c.c ****     bitstatus = RESET;
 1955              		.loc 1 1172 0
 1956 0054 0023     		movs	r3, #0
 1957 0056 FB75     		strb	r3, [r7, #23]
 1958              	.L91:
1173:../src/stm32f10x_i2c.c ****   }
1174:../src/stm32f10x_i2c.c ****   
1175:../src/stm32f10x_i2c.c ****   /* Return the I2C_FLAG status */
1176:../src/stm32f10x_i2c.c ****   return  bitstatus;
 1959              		.loc 1 1176 0
 1960 0058 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1177:../src/stm32f10x_i2c.c **** }
 1961              		.loc 1 1177 0
 1962 005a 1846     		mov	r0, r3
 1963 005c 1C37     		adds	r7, r7, #28
 1964              		.cfi_def_cfa_offset 4
 1965 005e BD46     		mov	sp, r7
 1966              		.cfi_def_cfa_register 13
 1967              		@ sp needed
 1968 0060 5DF8047B 		ldr	r7, [sp], #4
 1969              		.cfi_restore 7
 1970              		.cfi_def_cfa_offset 0
 1971 0064 7047     		bx	lr
 1972              		.cfi_endproc
 1973              	.LFE58:
 1975 0066 00BF     		.section	.text.I2C_ClearFlag,"ax",%progbits
 1976              		.align	2
 1977              		.global	I2C_ClearFlag
 1978              		.thumb
 1979              		.thumb_func
 1981              	I2C_ClearFlag:
 1982              	.LFB59:
1178:../src/stm32f10x_i2c.c **** 
1179:../src/stm32f10x_i2c.c **** 
1180:../src/stm32f10x_i2c.c **** 
1181:../src/stm32f10x_i2c.c **** /**
1182:../src/stm32f10x_i2c.c ****   * @brief  Clears the I2Cx's pending flags.
1183:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
1184:../src/stm32f10x_i2c.c ****   * @param  I2C_FLAG: specifies the flag to clear. 
1185:../src/stm32f10x_i2c.c ****   *   This parameter can be any combination of the following values:
1186:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_SMBALERT: SMBus Alert flag
1187:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_TIMEOUT: Timeout or Tlow error flag
1188:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_PECERR: PEC error in reception flag
1189:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_OVR: Overrun/Underrun flag (Slave mode)
1190:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_AF: Acknowledge failure flag
1191:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_ARLO: Arbitration lost flag (Master mode)
1192:../src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_BERR: Bus error flag
1193:../src/stm32f10x_i2c.c ****   *   
1194:../src/stm32f10x_i2c.c ****   * @note
1195:../src/stm32f10x_i2c.c ****   *   - STOPF (STOP detection) is cleared by software sequence: a read operation 
1196:../src/stm32f10x_i2c.c ****   *     to I2C_SR1 register (I2C_GetFlagStatus()) followed by a write operation 
1197:../src/stm32f10x_i2c.c ****   *     to I2C_CR1 register (I2C_Cmd() to re-enable the I2C peripheral).
1198:../src/stm32f10x_i2c.c ****   *   - ADD10 (10-bit header sent) is cleared by software sequence: a read 
1199:../src/stm32f10x_i2c.c ****   *     operation to I2C_SR1 (I2C_GetFlagStatus()) followed by writing the 
1200:../src/stm32f10x_i2c.c ****   *     second byte of the address in DR register.
1201:../src/stm32f10x_i2c.c ****   *   - BTF (Byte Transfer Finished) is cleared by software sequence: a read 
1202:../src/stm32f10x_i2c.c ****   *     operation to I2C_SR1 register (I2C_GetFlagStatus()) followed by a 
1203:../src/stm32f10x_i2c.c ****   *     read/write to I2C_DR register (I2C_SendData()).
1204:../src/stm32f10x_i2c.c ****   *   - ADDR (Address sent) is cleared by software sequence: a read operation to 
1205:../src/stm32f10x_i2c.c ****   *     I2C_SR1 register (I2C_GetFlagStatus()) followed by a read operation to 
1206:../src/stm32f10x_i2c.c ****   *     I2C_SR2 register ((void)(I2Cx->SR2)).
1207:../src/stm32f10x_i2c.c ****   *   - SB (Start Bit) is cleared software sequence: a read operation to I2C_SR1
1208:../src/stm32f10x_i2c.c ****   *     register (I2C_GetFlagStatus()) followed by a write operation to I2C_DR
1209:../src/stm32f10x_i2c.c ****   *     register  (I2C_SendData()).
1210:../src/stm32f10x_i2c.c ****   * @retval None
1211:../src/stm32f10x_i2c.c ****   */
1212:../src/stm32f10x_i2c.c **** void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
1213:../src/stm32f10x_i2c.c **** {
 1983              		.loc 1 1213 0
 1984              		.cfi_startproc
 1985              		@ args = 0, pretend = 0, frame = 16
 1986              		@ frame_needed = 1, uses_anonymous_args = 0
 1987              		@ link register save eliminated.
 1988 0000 80B4     		push	{r7}
 1989              		.cfi_def_cfa_offset 4
 1990              		.cfi_offset 7, -4
 1991 0002 85B0     		sub	sp, sp, #20
 1992              		.cfi_def_cfa_offset 24
 1993 0004 00AF     		add	r7, sp, #0
 1994              		.cfi_def_cfa_register 7
 1995 0006 7860     		str	r0, [r7, #4]
 1996 0008 3960     		str	r1, [r7]
1214:../src/stm32f10x_i2c.c ****   uint32_t flagpos = 0;
 1997              		.loc 1 1214 0
 1998 000a 0023     		movs	r3, #0
 1999 000c FB60     		str	r3, [r7, #12]
1215:../src/stm32f10x_i2c.c ****   /* Check the parameters */
1216:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1217:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
1218:../src/stm32f10x_i2c.c ****   /* Get the I2C flag position */
1219:../src/stm32f10x_i2c.c ****   flagpos = I2C_FLAG & FLAG_Mask;
 2000              		.loc 1 1219 0
 2001 000e 3B68     		ldr	r3, [r7]
 2002 0010 23F07F43 		bic	r3, r3, #-16777216
 2003 0014 FB60     		str	r3, [r7, #12]
1220:../src/stm32f10x_i2c.c ****   /* Clear the selected I2C flag */
1221:../src/stm32f10x_i2c.c ****   I2Cx->SR1 = (uint16_t)~flagpos;
 2004              		.loc 1 1221 0
 2005 0016 FB68     		ldr	r3, [r7, #12]
 2006 0018 9BB2     		uxth	r3, r3
 2007 001a DB43     		mvns	r3, r3
 2008 001c 9AB2     		uxth	r2, r3
 2009 001e 7B68     		ldr	r3, [r7, #4]
 2010 0020 9A82     		strh	r2, [r3, #20]	@ movhi
1222:../src/stm32f10x_i2c.c **** }
 2011              		.loc 1 1222 0
 2012 0022 1437     		adds	r7, r7, #20
 2013              		.cfi_def_cfa_offset 4
 2014 0024 BD46     		mov	sp, r7
 2015              		.cfi_def_cfa_register 13
 2016              		@ sp needed
 2017 0026 5DF8047B 		ldr	r7, [sp], #4
 2018              		.cfi_restore 7
 2019              		.cfi_def_cfa_offset 0
 2020 002a 7047     		bx	lr
 2021              		.cfi_endproc
 2022              	.LFE59:
 2024              		.section	.text.I2C_GetITStatus,"ax",%progbits
 2025              		.align	2
 2026              		.global	I2C_GetITStatus
 2027              		.thumb
 2028              		.thumb_func
 2030              	I2C_GetITStatus:
 2031              	.LFB60:
1223:../src/stm32f10x_i2c.c **** 
1224:../src/stm32f10x_i2c.c **** /**
1225:../src/stm32f10x_i2c.c ****   * @brief  Checks whether the specified I2C interrupt has occurred or not.
1226:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
1227:../src/stm32f10x_i2c.c ****   * @param  I2C_IT: specifies the interrupt source to check. 
1228:../src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
1229:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_SMBALERT: SMBus Alert flag
1230:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_TIMEOUT: Timeout or Tlow error flag
1231:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_PECERR: PEC error in reception flag
1232:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_OVR: Overrun/Underrun flag (Slave mode)
1233:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_AF: Acknowledge failure flag
1234:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_ARLO: Arbitration lost flag (Master mode)
1235:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_BERR: Bus error flag
1236:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_TXE: Data register empty flag (Transmitter)
1237:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_RXNE: Data register not empty (Receiver) flag
1238:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_STOPF: Stop detection flag (Slave mode)
1239:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_ADD10: 10-bit header sent flag (Master mode)
1240:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_BTF: Byte transfer finished flag
1241:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_ADDR: Address sent flag (Master mode) "ADSL"
1242:../src/stm32f10x_i2c.c ****   *                       Address matched flag (Slave mode)"ENDAD"
1243:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_SB: Start bit flag (Master mode)
1244:../src/stm32f10x_i2c.c ****   * @retval The new state of I2C_IT (SET or RESET).
1245:../src/stm32f10x_i2c.c ****   */
1246:../src/stm32f10x_i2c.c **** ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
1247:../src/stm32f10x_i2c.c **** {
 2032              		.loc 1 1247 0
 2033              		.cfi_startproc
 2034              		@ args = 0, pretend = 0, frame = 16
 2035              		@ frame_needed = 1, uses_anonymous_args = 0
 2036              		@ link register save eliminated.
 2037 0000 80B4     		push	{r7}
 2038              		.cfi_def_cfa_offset 4
 2039              		.cfi_offset 7, -4
 2040 0002 85B0     		sub	sp, sp, #20
 2041              		.cfi_def_cfa_offset 24
 2042 0004 00AF     		add	r7, sp, #0
 2043              		.cfi_def_cfa_register 7
 2044 0006 7860     		str	r0, [r7, #4]
 2045 0008 3960     		str	r1, [r7]
1248:../src/stm32f10x_i2c.c ****   ITStatus bitstatus = RESET;
 2046              		.loc 1 1248 0
 2047 000a 0023     		movs	r3, #0
 2048 000c FB73     		strb	r3, [r7, #15]
1249:../src/stm32f10x_i2c.c ****   uint32_t enablestatus = 0;
 2049              		.loc 1 1249 0
 2050 000e 0023     		movs	r3, #0
 2051 0010 BB60     		str	r3, [r7, #8]
1250:../src/stm32f10x_i2c.c **** 
1251:../src/stm32f10x_i2c.c ****   /* Check the parameters */
1252:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1253:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_GET_IT(I2C_IT));
1254:../src/stm32f10x_i2c.c **** 
1255:../src/stm32f10x_i2c.c ****   /* Check if the interrupt source is enabled or not */
1256:../src/stm32f10x_i2c.c ****   enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;
 2052              		.loc 1 1256 0
 2053 0012 3B68     		ldr	r3, [r7]
 2054 0014 03F0E063 		and	r3, r3, #117440512
 2055 0018 1B0C     		lsrs	r3, r3, #16
 2056 001a 7A68     		ldr	r2, [r7, #4]
 2057 001c 9288     		ldrh	r2, [r2, #4]	@ movhi
 2058 001e 92B2     		uxth	r2, r2
 2059 0020 1340     		ands	r3, r3, r2
 2060 0022 BB60     		str	r3, [r7, #8]
1257:../src/stm32f10x_i2c.c ****   
1258:../src/stm32f10x_i2c.c ****   /* Get bit[23:0] of the flag */
1259:../src/stm32f10x_i2c.c ****   I2C_IT &= FLAG_Mask;
 2061              		.loc 1 1259 0
 2062 0024 3B68     		ldr	r3, [r7]
 2063 0026 23F07F43 		bic	r3, r3, #-16777216
 2064 002a 3B60     		str	r3, [r7]
1260:../src/stm32f10x_i2c.c **** 
1261:../src/stm32f10x_i2c.c ****   /* Check the status of the specified I2C flag */
1262:../src/stm32f10x_i2c.c ****   if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 2065              		.loc 1 1262 0
 2066 002c 7B68     		ldr	r3, [r7, #4]
 2067 002e 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 2068 0030 9BB2     		uxth	r3, r3
 2069 0032 1A46     		mov	r2, r3
 2070 0034 3B68     		ldr	r3, [r7]
 2071 0036 1340     		ands	r3, r3, r2
 2072 0038 002B     		cmp	r3, #0
 2073 003a 05D0     		beq	.L95
 2074              		.loc 1 1262 0 is_stmt 0 discriminator 1
 2075 003c BB68     		ldr	r3, [r7, #8]
 2076 003e 002B     		cmp	r3, #0
 2077 0040 02D0     		beq	.L95
1263:../src/stm32f10x_i2c.c ****   {
1264:../src/stm32f10x_i2c.c ****     /* I2C_IT is set */
1265:../src/stm32f10x_i2c.c ****     bitstatus = SET;
 2078              		.loc 1 1265 0 is_stmt 1
 2079 0042 0123     		movs	r3, #1
 2080 0044 FB73     		strb	r3, [r7, #15]
 2081 0046 01E0     		b	.L96
 2082              	.L95:
1266:../src/stm32f10x_i2c.c ****   }
1267:../src/stm32f10x_i2c.c ****   else
1268:../src/stm32f10x_i2c.c ****   {
1269:../src/stm32f10x_i2c.c ****     /* I2C_IT is reset */
1270:../src/stm32f10x_i2c.c ****     bitstatus = RESET;
 2083              		.loc 1 1270 0
 2084 0048 0023     		movs	r3, #0
 2085 004a FB73     		strb	r3, [r7, #15]
 2086              	.L96:
1271:../src/stm32f10x_i2c.c ****   }
1272:../src/stm32f10x_i2c.c ****   /* Return the I2C_IT status */
1273:../src/stm32f10x_i2c.c ****   return  bitstatus;
 2087              		.loc 1 1273 0
 2088 004c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1274:../src/stm32f10x_i2c.c **** }
 2089              		.loc 1 1274 0
 2090 004e 1846     		mov	r0, r3
 2091 0050 1437     		adds	r7, r7, #20
 2092              		.cfi_def_cfa_offset 4
 2093 0052 BD46     		mov	sp, r7
 2094              		.cfi_def_cfa_register 13
 2095              		@ sp needed
 2096 0054 5DF8047B 		ldr	r7, [sp], #4
 2097              		.cfi_restore 7
 2098              		.cfi_def_cfa_offset 0
 2099 0058 7047     		bx	lr
 2100              		.cfi_endproc
 2101              	.LFE60:
 2103 005a 00BF     		.section	.text.I2C_ClearITPendingBit,"ax",%progbits
 2104              		.align	2
 2105              		.global	I2C_ClearITPendingBit
 2106              		.thumb
 2107              		.thumb_func
 2109              	I2C_ClearITPendingBit:
 2110              	.LFB61:
1275:../src/stm32f10x_i2c.c **** 
1276:../src/stm32f10x_i2c.c **** /**
1277:../src/stm32f10x_i2c.c ****   * @brief  Clears the I2Cxs interrupt pending bits.
1278:../src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
1279:../src/stm32f10x_i2c.c ****   * @param  I2C_IT: specifies the interrupt pending bit to clear. 
1280:../src/stm32f10x_i2c.c ****   *   This parameter can be any combination of the following values:
1281:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_SMBALERT: SMBus Alert interrupt
1282:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_TIMEOUT: Timeout or Tlow error interrupt
1283:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_PECERR: PEC error in reception  interrupt
1284:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_OVR: Overrun/Underrun interrupt (Slave mode)
1285:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_AF: Acknowledge failure interrupt
1286:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_ARLO: Arbitration lost interrupt (Master mode)
1287:../src/stm32f10x_i2c.c ****   *     @arg I2C_IT_BERR: Bus error interrupt
1288:../src/stm32f10x_i2c.c ****   *   
1289:../src/stm32f10x_i2c.c ****   * @note
1290:../src/stm32f10x_i2c.c ****   *   - STOPF (STOP detection) is cleared by software sequence: a read operation 
1291:../src/stm32f10x_i2c.c ****   *     to I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to 
1292:../src/stm32f10x_i2c.c ****   *     I2C_CR1 register (I2C_Cmd() to re-enable the I2C peripheral).
1293:../src/stm32f10x_i2c.c ****   *   - ADD10 (10-bit header sent) is cleared by software sequence: a read 
1294:../src/stm32f10x_i2c.c ****   *     operation to I2C_SR1 (I2C_GetITStatus()) followed by writing the second 
1295:../src/stm32f10x_i2c.c ****   *     byte of the address in I2C_DR register.
1296:../src/stm32f10x_i2c.c ****   *   - BTF (Byte Transfer Finished) is cleared by software sequence: a read 
1297:../src/stm32f10x_i2c.c ****   *     operation to I2C_SR1 register (I2C_GetITStatus()) followed by a 
1298:../src/stm32f10x_i2c.c ****   *     read/write to I2C_DR register (I2C_SendData()).
1299:../src/stm32f10x_i2c.c ****   *   - ADDR (Address sent) is cleared by software sequence: a read operation to 
1300:../src/stm32f10x_i2c.c ****   *     I2C_SR1 register (I2C_GetITStatus()) followed by a read operation to 
1301:../src/stm32f10x_i2c.c ****   *     I2C_SR2 register ((void)(I2Cx->SR2)).
1302:../src/stm32f10x_i2c.c ****   *   - SB (Start Bit) is cleared by software sequence: a read operation to 
1303:../src/stm32f10x_i2c.c ****   *     I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to 
1304:../src/stm32f10x_i2c.c ****   *     I2C_DR register (I2C_SendData()).
1305:../src/stm32f10x_i2c.c ****   * @retval None
1306:../src/stm32f10x_i2c.c ****   */
1307:../src/stm32f10x_i2c.c **** void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
1308:../src/stm32f10x_i2c.c **** {
 2111              		.loc 1 1308 0
 2112              		.cfi_startproc
 2113              		@ args = 0, pretend = 0, frame = 16
 2114              		@ frame_needed = 1, uses_anonymous_args = 0
 2115              		@ link register save eliminated.
 2116 0000 80B4     		push	{r7}
 2117              		.cfi_def_cfa_offset 4
 2118              		.cfi_offset 7, -4
 2119 0002 85B0     		sub	sp, sp, #20
 2120              		.cfi_def_cfa_offset 24
 2121 0004 00AF     		add	r7, sp, #0
 2122              		.cfi_def_cfa_register 7
 2123 0006 7860     		str	r0, [r7, #4]
 2124 0008 3960     		str	r1, [r7]
1309:../src/stm32f10x_i2c.c ****   uint32_t flagpos = 0;
 2125              		.loc 1 1309 0
 2126 000a 0023     		movs	r3, #0
 2127 000c FB60     		str	r3, [r7, #12]
1310:../src/stm32f10x_i2c.c ****   /* Check the parameters */
1311:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1312:../src/stm32f10x_i2c.c ****   assert_param(IS_I2C_CLEAR_IT(I2C_IT));
1313:../src/stm32f10x_i2c.c ****   /* Get the I2C flag position */
1314:../src/stm32f10x_i2c.c ****   flagpos = I2C_IT & FLAG_Mask;
 2128              		.loc 1 1314 0
 2129 000e 3B68     		ldr	r3, [r7]
 2130 0010 23F07F43 		bic	r3, r3, #-16777216
 2131 0014 FB60     		str	r3, [r7, #12]
1315:../src/stm32f10x_i2c.c ****   /* Clear the selected I2C flag */
1316:../src/stm32f10x_i2c.c ****   I2Cx->SR1 = (uint16_t)~flagpos;
 2132              		.loc 1 1316 0
 2133 0016 FB68     		ldr	r3, [r7, #12]
 2134 0018 9BB2     		uxth	r3, r3
 2135 001a DB43     		mvns	r3, r3
 2136 001c 9AB2     		uxth	r2, r3
 2137 001e 7B68     		ldr	r3, [r7, #4]
 2138 0020 9A82     		strh	r2, [r3, #20]	@ movhi
1317:../src/stm32f10x_i2c.c **** }
 2139              		.loc 1 1317 0
 2140 0022 1437     		adds	r7, r7, #20
 2141              		.cfi_def_cfa_offset 4
 2142 0024 BD46     		mov	sp, r7
 2143              		.cfi_def_cfa_register 13
 2144              		@ sp needed
 2145 0026 5DF8047B 		ldr	r7, [sp], #4
 2146              		.cfi_restore 7
 2147              		.cfi_def_cfa_offset 0
 2148 002a 7047     		bx	lr
 2149              		.cfi_endproc
 2150              	.LFE61:
 2152              		.text
 2153              	.Letext0:
 2154              		.file 2 "f:\\eclipse\\gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 2155              		.file 3 "f:\\eclipse\\gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 2156              		.file 4 "F:\\ARM\\STM32 Eclipse Firmware\\STM32F107_Template\\cmsis/stm32f10x.h"
 2157              		.file 5 "F:\\ARM\\STM32 Eclipse Firmware\\STM32F107_Template\\inc/stm32f10x_rcc.h"
 2158              		.file 6 "F:\\ARM\\STM32 Eclipse Firmware\\STM32F107_Template\\inc/stm32f10x_i2c.h"
 2159              		.file 7 "F:\\ARM\\STM32 Eclipse Firmware\\STM32F107_Template\\cmsis/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_i2c.c
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:19     .text.I2C_DeInit:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:24     .text.I2C_DeInit:00000000 I2C_DeInit
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:74     .text.I2C_DeInit:00000040 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:79     .text.I2C_Init:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:84     .text.I2C_Init:00000000 I2C_Init
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:306    .text.I2C_Init:00000174 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:314    .text.I2C_StructInit:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:319    .text.I2C_StructInit:00000000 I2C_StructInit
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:372    .text.I2C_Cmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:377    .text.I2C_Cmd:00000000 I2C_Cmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:431    .text.I2C_DMACmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:436    .text.I2C_DMACmd:00000000 I2C_DMACmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:490    .text.I2C_DMALastTransferCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:495    .text.I2C_DMALastTransferCmd:00000000 I2C_DMALastTransferCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:549    .text.I2C_GenerateSTART:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:554    .text.I2C_GenerateSTART:00000000 I2C_GenerateSTART
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:608    .text.I2C_GenerateSTOP:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:613    .text.I2C_GenerateSTOP:00000000 I2C_GenerateSTOP
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:667    .text.I2C_AcknowledgeConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:672    .text.I2C_AcknowledgeConfig:00000000 I2C_AcknowledgeConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:726    .text.I2C_OwnAddress2Config:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:731    .text.I2C_OwnAddress2Config:00000000 I2C_OwnAddress2Config
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:786    .text.I2C_DualAddressCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:791    .text.I2C_DualAddressCmd:00000000 I2C_DualAddressCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:845    .text.I2C_GeneralCallCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:850    .text.I2C_GeneralCallCmd:00000000 I2C_GeneralCallCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:904    .text.I2C_ITConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:909    .text.I2C_ITConfig:00000000 I2C_ITConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:969    .text.I2C_SendData:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:974    .text.I2C_SendData:00000000 I2C_SendData
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1010   .text.I2C_ReceiveData:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1015   .text.I2C_ReceiveData:00000000 I2C_ReceiveData
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1050   .text.I2C_Send7bitAddress:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1055   .text.I2C_Send7bitAddress:00000000 I2C_Send7bitAddress
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1108   .text.I2C_ReadRegister:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1113   .text.I2C_ReadRegister:00000000 I2C_ReadRegister
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1160   .text.I2C_SoftwareResetCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1165   .text.I2C_SoftwareResetCmd:00000000 I2C_SoftwareResetCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1220   .text.I2C_NACKPositionConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1225   .text.I2C_NACKPositionConfig:00000000 I2C_NACKPositionConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1279   .text.I2C_SMBusAlertConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1284   .text.I2C_SMBusAlertConfig:00000000 I2C_SMBusAlertConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1338   .text.I2C_TransmitPEC:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1343   .text.I2C_TransmitPEC:00000000 I2C_TransmitPEC
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1397   .text.I2C_PECPositionConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1402   .text.I2C_PECPositionConfig:00000000 I2C_PECPositionConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1456   .text.I2C_CalculatePEC:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1461   .text.I2C_CalculatePEC:00000000 I2C_CalculatePEC
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1515   .text.I2C_GetPEC:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1520   .text.I2C_GetPEC:00000000 I2C_GetPEC
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1557   .text.I2C_ARPCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1562   .text.I2C_ARPCmd:00000000 I2C_ARPCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1616   .text.I2C_StretchClockCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1621   .text.I2C_StretchClockCmd:00000000 I2C_StretchClockCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1675   .text.I2C_FastModeDutyCycleConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1680   .text.I2C_FastModeDutyCycleConfig:00000000 I2C_FastModeDutyCycleConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1734   .text.I2C_CheckEvent:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1739   .text.I2C_CheckEvent:00000000 I2C_CheckEvent
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1819   .text.I2C_GetLastEvent:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1824   .text.I2C_GetLastEvent:00000000 I2C_GetLastEvent
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1884   .text.I2C_GetFlagStatus:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1889   .text.I2C_GetFlagStatus:00000000 I2C_GetFlagStatus
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1976   .text.I2C_ClearFlag:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:1981   .text.I2C_ClearFlag:00000000 I2C_ClearFlag
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:2025   .text.I2C_GetITStatus:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:2030   .text.I2C_GetITStatus:00000000 I2C_GetITStatus
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:2104   .text.I2C_ClearITPendingBit:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccFr2Jtn.s:2109   .text.I2C_ClearITPendingBit:00000000 I2C_ClearITPendingBit
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.0.2d80f1b5ce3c69d13e258577ddf29668
                           .group:00000000 wm4.stm32f10x.h.51.6e18fa0f6016a7ea66d7cfe7c3be3cd1
                           .group:00000000 wm4.core_cm3.h.25.d35e9a9b04ec4aaebae9bf79fff061f9
                           .group:00000000 wm4.features.h.22.2e382148a0560adabf236cddd4e880f4
                           .group:00000000 wm4._default_types.h.15.933e8edd27a65e0b69af4a865eb623d2
                           .group:00000000 wm4._intsup.h.10.35a45952db64d30146faa63a55c20c1c
                           .group:00000000 wm4._stdint.h.10.f76354baea1c7088202064e6f3d4f5e3
                           .group:00000000 wm4.stdint.h.23.373a9d32a9e4c2e88fd347156532d281
                           .group:00000000 wm4.core_cm3.h.113.b286929a54d33b4c8909a7132437b244
                           .group:00000000 wm4.stm32f10x.h.522.34c9721dbd76a587b38991fd58e2fdab
                           .group:00000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:00000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:00000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:00000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:00000000 wm4.stm32f10x_rcc.h.25.cb32a32bef653f9e9414120b411eb1bf
                           .group:00000000 wm4.stm32f10x_tim.h.25.21c6ec062f1e74898cb96a57da276fec
                           .group:00000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:00000000 wm4.stm32f10x.h.8304.f7d8ad90959e99679b3257267c3aadfe
                           .group:00000000 wm4.stm32f10x_i2c.h.80.cae20a85c8e57bd2049164c33b2bb54b

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
RCC_GetClocksFreq
