v 20070216 1
C 40000 40000 0 0 0 title-B.sym
C 41400 42000 1 0 0 ad9517.sym
{
T 46500 46800 5 10 1 1 0 6 1
refdes=U?
T 41800 49300 5 10 0 0 0 0 1
device=AD9517
T 41800 49500 5 10 0 0 0 0 1
footprint=LFCSP-48_EP
T 43400 45200 5 10 1 1 0 0 1
value=AD9517-0BCPZ
}
C 41500 50300 1 0 0 input-1.sym
{
T 41500 50600 5 10 0 0 0 0 1
device=INPUT
T 41000 50300 5 10 1 1 0 0 1
refdes=GND
}
C 41500 50000 1 0 0 input-1.sym
{
T 41500 50300 5 10 0 0 0 0 1
device=INPUT
T 41100 50000 5 10 1 1 0 0 1
refdes=+5V
}
C 41500 49700 1 0 0 input-1.sym
{
T 41500 50000 5 10 0 0 0 0 1
device=INPUT
T 40900 49700 5 10 1 1 0 0 1
refdes=+3.3V
}
N 46700 44700 46800 44700 4
N 46800 44700 46800 44400 4
N 46800 44400 46700 44400 4
C 44100 43300 1 0 0 gnd-1.sym
{
T 44000 43100 5 10 1 1 0 0 1
netname=GND
}
C 43400 48400 1 180 0 gnd-1.sym
{
T 43300 48500 5 10 1 1 0 0 1
netname=GND
}
C 47000 50500 1 0 0 input-1.sym
{
T 48100 49900 5 10 0 0 0 0 1
device=INPUT
T 46200 50500 5 10 1 1 0 0 1
refdes=\_RESET\_
}
C 45000 47000 1 0 0 vcc-small.sym
{
T 45000 47540 5 10 0 0 0 0 1
device=VCC Small
T 45200 47500 5 10 1 1 90 0 1
netname=+3.3V
}
C 41500 45500 1 90 0 vcc-small.sym
{
T 40960 45500 5 10 0 0 90 0 1
device=VCC Small
T 40700 45500 5 10 1 1 0 0 1
refdes=+5V
}
N 41400 45600 41500 45600 4
{
T 41400 45600 5 10 0 0 0 0 1
netname=+5V
}
C 49800 44000 1 0 0 ad9517.sym
{
T 54900 48800 5 10 1 1 0 6 1
refdes=U?
T 50200 51300 5 10 0 0 0 0 1
device=AD9517
T 50200 51500 5 10 0 0 0 0 1
footprint=LFCSP-48_EP
T 51900 47200 5 10 1 1 0 0 1
value=AD9517-0BCPZ
}
C 49900 47500 1 90 0 vcc-small.sym
{
T 49360 47500 5 10 0 0 90 0 1
device=VCC Small
T 49100 47500 5 10 1 1 0 0 1
refdes=+5V
}
N 49800 47600 49900 47600 4
{
T 49800 47600 5 10 0 0 0 0 1
netname=+5V
}
C 44600 47100 1 90 0 output-1.sym
{
T 44300 47200 5 10 0 0 90 0 1
device=OUTPUT
T 44600 48000 5 10 1 1 90 0 1
refdes=OUT0_0+
}
C 44900 47100 1 90 0 output-1.sym
{
T 44600 47200 5 10 0 0 90 0 1
device=OUTPUT
T 44900 48000 5 10 1 1 90 0 1
refdes=OUT0_0-
}
C 45500 47100 1 90 0 output-1.sym
{
T 45200 47200 5 10 0 0 90 0 1
device=OUTPUT
T 45500 48000 5 10 1 1 90 0 1
refdes=OUT0_1+
}
C 45800 47100 1 90 0 output-1.sym
{
T 45500 47200 5 10 0 0 90 0 1
device=OUTPUT
T 45800 48000 5 10 1 1 90 0 1
refdes=OUT0_1-
}
C 44400 42000 1 270 0 output-1.sym
{
T 44700 41900 5 10 0 0 270 0 1
device=OUTPUT
T 44400 41100 5 10 1 1 270 0 1
refdes=OUT0_2+
}
C 44700 42000 1 270 0 output-1.sym
{
T 45000 41900 5 10 0 0 270 0 1
device=OUTPUT
T 44700 41100 5 10 1 1 270 0 1
refdes=OUT0_2-
}
C 45600 42000 1 270 0 output-1.sym
{
T 45900 41900 5 10 0 0 270 0 1
device=OUTPUT
T 45600 41100 5 10 1 1 270 0 1
refdes=OUT0_3-
}
C 45300 42000 1 270 0 output-1.sym
{
T 45600 41900 5 10 0 0 270 0 1
device=OUTPUT
T 45300 41100 5 10 1 1 270 0 1
refdes=OUT0_3+
}
C 46800 45800 1 0 0 output-1.sym
{
T 46900 46100 5 10 0 0 0 0 1
device=OUTPUT
T 47700 45800 5 10 1 1 0 0 1
refdes=OUT0_4-
}
C 46800 45500 1 0 0 output-1.sym
{
T 46900 45800 5 10 0 0 0 0 1
device=OUTPUT
T 47700 45500 5 10 1 1 0 0 1
refdes=OUT0_4+
}
C 46800 44900 1 0 0 output-1.sym
{
T 46900 45200 5 10 0 0 0 0 1
device=OUTPUT
T 47700 44900 5 10 1 1 0 0 1
refdes=OUT0_5-
}
C 46800 45200 1 0 0 output-1.sym
{
T 46900 45500 5 10 0 0 0 0 1
device=OUTPUT
T 47700 45200 5 10 1 1 0 0 1
refdes=OUT0_5+
}
C 46800 43400 1 0 0 output-1.sym
{
T 46900 43700 5 10 0 0 0 0 1
device=OUTPUT
T 47700 43400 5 10 1 1 0 0 1
refdes=OUT0_6-
}
C 46800 43100 1 0 0 output-1.sym
{
T 46900 43400 5 10 0 0 0 0 1
device=OUTPUT
T 47700 43100 5 10 1 1 0 0 1
refdes=OUT0_6+
}
C 46800 44000 1 0 0 output-1.sym
{
T 46900 44300 5 10 0 0 0 0 1
device=OUTPUT
T 47700 44000 5 10 1 1 0 0 1
refdes=OUT0_7-
}
C 46800 43700 1 0 0 output-1.sym
{
T 46900 44000 5 10 0 0 0 0 1
device=OUTPUT
T 47700 43700 5 10 1 1 0 0 1
refdes=OUT0_7+
}
C 53000 49100 1 90 0 output-1.sym
{
T 52700 49200 5 10 0 0 90 0 1
device=OUTPUT
T 53000 50000 5 10 1 1 90 0 1
refdes=OUT1_0+
}
C 53300 49100 1 90 0 output-1.sym
{
T 53000 49200 5 10 0 0 90 0 1
device=OUTPUT
T 53300 50000 5 10 1 1 90 0 1
refdes=OUT1_0-
}
C 53900 49100 1 90 0 output-1.sym
{
T 53600 49200 5 10 0 0 90 0 1
device=OUTPUT
T 53900 50000 5 10 1 1 90 0 1
refdes=OUT1_1+
}
C 54200 49100 1 90 0 output-1.sym
{
T 53900 49200 5 10 0 0 90 0 1
device=OUTPUT
T 54200 50000 5 10 1 1 90 0 1
refdes=OUT1_1-
}
C 52800 44000 1 270 0 output-1.sym
{
T 53100 43900 5 10 0 0 270 0 1
device=OUTPUT
T 52800 43100 5 10 1 1 270 0 1
refdes=OUT1_2+
}
C 53100 44000 1 270 0 output-1.sym
{
T 53400 43900 5 10 0 0 270 0 1
device=OUTPUT
T 53100 43100 5 10 1 1 270 0 1
refdes=OUT1_2-
}
C 54000 44000 1 270 0 output-1.sym
{
T 54300 43900 5 10 0 0 270 0 1
device=OUTPUT
T 54000 43100 5 10 1 1 270 0 1
refdes=OUT1_3-
}
C 53700 44000 1 270 0 output-1.sym
{
T 54000 43900 5 10 0 0 270 0 1
device=OUTPUT
T 53700 43100 5 10 1 1 270 0 1
refdes=OUT1_3+
}
C 55200 47500 1 0 0 output-1.sym
{
T 55300 47800 5 10 0 0 0 0 1
device=OUTPUT
T 56100 47500 5 10 1 1 0 0 1
refdes=OUT1_4-
}
C 55200 47800 1 0 0 output-1.sym
{
T 55300 48100 5 10 0 0 0 0 1
device=OUTPUT
T 56100 47800 5 10 1 1 0 0 1
refdes=OUT1_4+
}
C 55200 46900 1 0 0 output-1.sym
{
T 55300 47200 5 10 0 0 0 0 1
device=OUTPUT
T 56100 46900 5 10 1 1 0 0 1
refdes=OUT1_5-
}
C 55200 47200 1 0 0 output-1.sym
{
T 55300 47500 5 10 0 0 0 0 1
device=OUTPUT
T 56100 47200 5 10 1 1 0 0 1
refdes=OUT1_5+
}
C 55200 45400 1 0 0 output-1.sym
{
T 55300 45700 5 10 0 0 0 0 1
device=OUTPUT
T 56100 45400 5 10 1 1 0 0 1
refdes=OUT1_6-
}
C 55200 45100 1 0 0 output-1.sym
{
T 55300 45400 5 10 0 0 0 0 1
device=OUTPUT
T 56100 45100 5 10 1 1 0 0 1
refdes=OUT1_6+
}
C 55200 46000 1 0 0 output-1.sym
{
T 55300 46300 5 10 0 0 0 0 1
device=OUTPUT
T 56100 46000 5 10 1 1 0 0 1
refdes=OUT1_7-
}
C 55200 45700 1 0 0 output-1.sym
{
T 55300 46000 5 10 0 0 0 0 1
device=OUTPUT
T 56100 45700 5 10 1 1 0 0 1
refdes=OUT1_7+
}
N 46800 44100 46700 44100 4
N 46800 43200 46700 43200 4
N 46800 43500 46700 43500 4
N 46800 43800 46700 43800 4
N 46800 45000 46700 45000 4
N 46800 45300 46700 45300 4
N 46800 45600 46700 45600 4
N 46800 45900 46700 45900 4
C 42600 47900 1 270 0 input-1.sym
{
T 42900 47900 5 10 0 0 270 0 1
device=INPUT
T 42600 48900 5 10 1 1 270 0 1
refdes=REF_IN0+
}
C 42900 47900 1 270 0 input-1.sym
{
T 43200 47900 5 10 0 0 270 0 1
device=INPUT
T 42900 48900 5 10 1 1 270 0 1
refdes=REF_IN0-
}
N 42700 47100 42700 47000 4
N 43000 47100 43000 47000 4
N 44500 47100 44500 47000 4
N 44800 47100 44800 47000 4
N 45100 47100 45100 47000 4
{
T 45100 47100 5 10 0 0 0 0 1
netname=+3.3V
}
N 45400 47100 45400 47000 4
N 45700 47100 45700 47000 4
C 49100 49600 1 0 0 output-1.sym
{
T 49200 49900 5 10 0 0 0 0 1
device=OUTPUT
T 50000 49600 5 10 1 1 0 0 1
refdes=SDO
}
C 47000 50200 1 0 0 input-1.sym
{
T 48100 49600 5 10 0 0 0 0 1
device=INPUT
T 46900 50400 5 10 1 1 180 0 1
refdes=SDI
}
C 43100 41200 1 90 0 input-1.sym
{
T 42800 41200 5 10 0 0 90 0 1
device=INPUT
T 43100 40700 5 10 1 1 90 0 1
refdes=\_CS0\_
}
C 47000 49900 1 0 0 input-1.sym
{
T 48100 49300 5 10 0 0 0 0 1
device=INPUT
T 46900 50100 5 10 1 1 180 0 1
refdes=SCLK
}
N 45400 42100 45400 42000 4
N 45700 42100 45700 42000 4
N 44800 42100 44800 42000 4
N 44500 42100 44500 42000 4
N 43000 42100 43000 42000 4
N 41500 43200 41400 43200 4
N 41500 42900 41400 42900 4
N 47800 50600 49100 50600 4
{
T 48500 50600 5 10 1 1 0 0 1
netname=RESET
}
N 47800 50300 49100 50300 4
{
T 48500 50300 5 10 1 1 0 0 1
netname=SDI
}
N 49100 49700 47800 49700 4
{
T 48500 49700 5 10 1 1 0 0 1
netname=SDO
}
N 47800 50000 49100 50000 4
{
T 48500 50000 5 10 1 1 0 0 1
netname=SCLK
}
N 42700 42100 42700 41200 4
{
T 42800 40600 5 10 1 1 90 0 1
netname=SCLK
}
N 43300 42100 43300 41200 4
{
T 43400 40700 5 10 1 1 90 0 1
netname=SDO
}
N 43600 42100 43600 41200 4
{
T 43700 40800 5 10 1 1 90 0 1
netname=SDI
}
N 43900 42100 43900 41200 4
{
T 44000 40400 5 10 1 1 90 0 1
netname=RESET
}
C 51500 43200 1 90 0 input-1.sym
{
T 51200 43200 5 10 0 0 90 0 1
device=INPUT
T 51500 42700 5 10 1 1 90 0 1
refdes=\_CS1\_
}
N 44200 42100 44200 41200 4
{
T 44300 40800 5 10 1 1 90 0 1
netname=PD
}
C 47000 49300 1 0 0 input-1.sym
{
T 48100 48700 5 10 0 0 0 0 1
device=INPUT
T 46600 49300 5 10 1 1 0 0 1
refdes=\_PD\_
}
N 47800 49400 49100 49400 4
{
T 48500 49400 5 10 1 1 0 0 1
netname=PD
}
N 51400 44100 51400 44000 4
N 51100 44100 51100 43200 4
{
T 51200 42600 5 10 1 1 90 0 1
netname=SCLK
}
N 51700 44100 51700 43200 4
{
T 51800 42700 5 10 1 1 90 0 1
netname=SDO
}
N 52000 44100 52000 43200 4
{
T 52100 42800 5 10 1 1 90 0 1
netname=SDI
}
N 52300 44100 52300 43200 4
{
T 52400 42400 5 10 1 1 90 0 1
netname=RESET
}
N 52600 44100 52600 43200 4
{
T 52700 42800 5 10 1 1 90 0 1
netname=PD
}
C 51000 49900 1 270 0 input-1.sym
{
T 51300 49900 5 10 0 0 270 0 1
device=INPUT
T 51000 50900 5 10 1 1 270 0 1
refdes=REF_IN1+
}
C 51300 49900 1 270 0 input-1.sym
{
T 51600 49900 5 10 0 0 270 0 1
device=INPUT
T 51300 50900 5 10 1 1 270 0 1
refdes=REF_IN1-
}
N 51100 49100 51100 49000 4
N 51400 49100 51400 49000 4
N 52900 49100 52900 49000 4
N 53200 49100 53200 49000 4
N 53800 49100 53800 49000 4
N 54100 49100 54100 49000 4
N 55200 47900 55100 47900 4
N 55200 47600 55100 47600 4
N 55200 47300 55100 47300 4
N 55200 47000 55100 47000 4
N 55100 46700 55200 46700 4
N 55200 46700 55200 46400 4
N 55200 46400 55100 46400 4
N 55200 45200 55100 45200 4
N 55200 45500 55100 45500 4
N 55200 45800 55100 45800 4
N 55200 46100 55100 46100 4
N 52900 44000 52900 44100 4
N 53200 44000 53200 44100 4
N 53800 44000 53800 44100 4
N 54100 44000 54100 44100 4
C 41400 46300 1 180 0 output-1.sym
{
T 41300 46000 5 10 0 0 180 0 1
device=OUTPUT
T 41300 46500 5 10 1 1 180 0 1
refdes=REFMON0
}
C 49800 48300 1 180 0 output-1.sym
{
T 49700 48000 5 10 0 0 180 0 1
device=OUTPUT
T 49700 48500 5 10 1 1 180 0 1
refdes=REFMON1
}
N 49800 48200 49900 48200 4
N 41500 46200 41400 46200 4
C 41400 46000 1 180 0 output-1.sym
{
T 41300 45700 5 10 0 0 180 0 1
device=OUTPUT
T 40500 46000 5 10 1 1 180 0 1
refdes=LD0
}
N 41500 45900 41400 45900 4
C 49800 48000 1 180 0 output-1.sym
{
T 49700 47700 5 10 0 0 180 0 1
device=OUTPUT
T 48900 48000 5 10 1 1 180 0 1
refdes=LD1
}
N 49900 47900 49800 47900 4
C 41400 45100 1 180 0 output-1.sym
{
T 41300 44800 5 10 0 0 180 0 1
device=OUTPUT
T 41200 45300 5 10 1 1 180 0 1
refdes=STATUS0
}
N 41500 45000 41400 45000 4
C 49800 47100 1 180 0 output-1.sym
{
T 49700 46800 5 10 0 0 180 0 1
device=OUTPUT
T 49600 47300 5 10 1 1 180 0 1
refdes=STATUS1
}
N 49900 47000 49800 47000 4
C 40600 44600 1 0 0 input-1.sym
{
T 40600 44900 5 10 0 0 0 0 1
device=INPUT
T 40200 44400 5 10 1 1 0 0 1
refdes=REF_SEL0
}
N 41500 44700 41400 44700 4
C 49000 46600 1 0 0 input-1.sym
{
T 49000 46900 5 10 0 0 0 0 1
device=INPUT
T 48600 46400 5 10 1 1 0 0 1
refdes=REF_SEL1
}
N 49900 46700 49800 46700 4
N 44200 43600 44200 43700 4
C 45900 47000 1 0 0 vcc-small.sym
{
T 45900 47540 5 10 0 0 0 0 1
device=VCC Small
T 46100 47500 5 10 1 1 90 0 1
netname=+3.3V
}
N 46000 47100 46000 47000 4
{
T 46000 47100 5 10 0 0 0 0 1
netname=+3.3V
}
C 44100 47000 1 0 0 vcc-small.sym
{
T 44100 47540 5 10 0 0 0 0 1
device=VCC Small
T 44300 47500 5 10 1 1 90 0 1
netname=+3.3V
}
N 44200 47100 44200 47000 4
{
T 44200 47100 5 10 0 0 0 0 1
netname=+3.3V
}
C 43500 47000 1 0 0 vcc-small.sym
{
T 43500 47540 5 10 0 0 0 0 1
device=VCC Small
T 43700 47500 5 10 1 1 90 0 1
netname=+3.3V
}
N 43600 47100 43600 47000 4
{
T 43600 47100 5 10 0 0 0 0 1
netname=+3.3V
}
C 46800 44700 1 270 0 vcc-small.sym
{
T 47340 44700 5 10 0 0 270 0 1
device=VCC Small
T 47300 44500 5 10 1 1 0 0 1
netname=+3.3V
}
N 46900 44600 46800 44600 4
{
T 46900 44600 5 10 0 0 270 0 1
netname=+3.3V
}
C 41500 43400 1 90 0 vcc-small.sym
{
T 40960 43400 5 10 0 0 90 0 1
device=VCC Small
T 41000 43600 5 10 1 1 180 0 1
netname=+3.3V
}
N 41400 43500 41500 43500 4
{
T 41400 43500 5 10 0 0 90 0 1
netname=+3.3V
}
C 45200 42100 1 180 0 vcc-small.sym
{
T 45200 41560 5 10 0 0 180 0 1
device=VCC Small
T 45000 41600 5 10 1 1 270 0 1
netname=VS_LVPECL
}
N 45100 42000 45100 42100 4
{
T 45100 42000 5 10 0 0 180 0 1
netname=VS_LVPECL
}
C 52500 45300 1 0 0 gnd-1.sym
{
T 52400 45100 5 10 1 1 0 0 1
netname=GND
}
N 52600 45600 52600 45700 4
C 43400 47100 1 90 0 resistor-1.sym
{
T 43000 47400 5 10 0 0 90 0 1
device=RESISTOR
T 43500 48000 5 10 1 1 90 0 1
refdes=R?
T 43500 47100 5 10 1 1 90 0 1
value=5.1k
T 43400 47100 5 10 0 0 0 0 1
netname=0402
}
N 43300 47000 43300 47100 4
N 43300 48000 43300 48100 4
N 43900 47000 43900 47100 4
N 43900 48000 43900 48100 4
C 44000 47100 1 90 0 resistor-1.sym
{
T 43600 47400 5 10 0 0 90 0 1
device=RESISTOR
T 44100 48000 5 10 1 1 90 0 1
refdes=R?
T 44100 47100 5 10 1 1 90 0 1
value=4.12k
T 44000 47100 5 10 0 0 0 0 1
netname=0402
}
C 44000 48400 1 180 0 gnd-1.sym
{
T 43900 48500 5 10 1 1 0 0 1
netname=GND
}
N 51700 50000 51700 50100 4
C 51800 49100 1 90 0 resistor-1.sym
{
T 51400 49400 5 10 0 0 90 0 1
device=RESISTOR
T 51900 50000 5 10 1 1 90 0 1
refdes=R?
T 51900 49100 5 10 1 1 90 0 1
value=5.1k
T 51800 49100 5 10 0 0 0 0 1
netname=0402
}
C 51800 50400 1 180 0 gnd-1.sym
{
T 51700 50500 5 10 1 1 0 0 1
netname=GND
}
N 51700 49000 51700 49100 4
N 52300 50000 52300 50100 4
C 52400 49100 1 90 0 resistor-1.sym
{
T 52000 49400 5 10 0 0 90 0 1
device=RESISTOR
T 52500 50000 5 10 1 1 90 0 1
refdes=R?
T 52500 49100 5 10 1 1 90 0 1
value=4.12k
T 52400 49100 5 10 0 0 0 0 1
netname=0402
}
C 52400 50400 1 180 0 gnd-1.sym
{
T 52300 50500 5 10 1 1 0 0 1
netname=GND
}
N 52300 49000 52300 49100 4
C 46700 46300 1 270 0 vcc-small.sym
{
T 47240 46300 5 10 0 0 270 0 1
device=VCC Small
T 47200 46100 5 10 1 1 0 0 1
netname=+3.3V
}
N 46800 46200 46700 46200 4
{
T 46800 46200 5 10 0 0 270 0 1
netname=+3.3V
}
C 46700 43000 1 270 0 vcc-small.sym
{
T 47240 43000 5 10 0 0 270 0 1
device=VCC Small
T 47200 42800 5 10 1 1 0 0 1
netname=+3.3V
}
N 46800 42900 46700 42900 4
{
T 46800 42900 5 10 0 0 270 0 1
netname=+3.3V
}
C 46100 42100 1 180 0 vcc-small.sym
{
T 46100 41560 5 10 0 0 180 0 1
device=VCC Small
T 45900 41600 5 10 1 1 270 0 1
netname=+3.3V
}
N 46000 42000 46000 42100 4
{
T 46000 42000 5 10 0 0 180 0 1
netname=+3.3V
}
C 53600 44100 1 180 0 vcc-small.sym
{
T 53600 43560 5 10 0 0 180 0 1
device=VCC Small
T 53400 43600 5 10 1 1 270 0 1
netname=+3.3V_LVPECL
}
N 53500 44000 53500 44100 4
{
T 53500 44000 5 10 0 0 180 0 1
netname=VS_LVPECL
}
C 54500 44100 1 180 0 vcc-small.sym
{
T 54500 43560 5 10 0 0 180 0 1
device=VCC Small
T 54300 43600 5 10 1 1 270 0 1
netname=+3.3V
}
N 54400 44000 54400 44100 4
{
T 54400 44000 5 10 0 0 180 0 1
netname=+3.3V
}
C 55100 45000 1 270 0 vcc-small.sym
{
T 55640 45000 5 10 0 0 270 0 1
device=VCC Small
T 55600 44800 5 10 1 1 0 0 1
netname=+3.3V
}
N 55200 44900 55100 44900 4
{
T 55200 44900 5 10 0 0 270 0 1
netname=+3.3V
}
C 55100 48300 1 270 0 vcc-small.sym
{
T 55640 48300 5 10 0 0 270 0 1
device=VCC Small
T 55600 48100 5 10 1 1 0 0 1
netname=+3.3V
}
N 55200 48200 55100 48200 4
{
T 55200 48200 5 10 0 0 270 0 1
netname=+3.3V
}
C 54300 49000 1 0 0 vcc-small.sym
{
T 54300 49540 5 10 0 0 0 0 1
device=VCC Small
T 54500 49500 5 10 1 1 90 0 1
netname=+3.3V
}
N 54400 49100 54400 49000 4
{
T 54400 49100 5 10 0 0 0 0 1
netname=+3.3V
}
C 53400 49000 1 0 0 vcc-small.sym
{
T 53400 49540 5 10 0 0 0 0 1
device=VCC Small
T 53600 49500 5 10 1 1 90 0 1
netname=VS_LVPECL
}
N 53500 49100 53500 49000 4
{
T 53500 49100 5 10 0 0 0 0 1
netname=VS_LVPECL
}
C 52500 49000 1 0 0 vcc-small.sym
{
T 52500 49540 5 10 0 0 0 0 1
device=VCC Small
T 52700 49500 5 10 1 1 90 0 1
netname=+3.3V
}
N 52600 49100 52600 49000 4
{
T 52600 49100 5 10 0 0 0 0 1
netname=+3.3V
}
C 51900 49000 1 0 0 vcc-small.sym
{
T 51900 49540 5 10 0 0 0 0 1
device=VCC Small
T 52100 49500 5 10 1 1 90 0 1
netname=+3.3V
}
N 52000 49100 52000 49000 4
{
T 52000 49100 5 10 0 0 0 0 1
netname=+3.3V
}
C 41500 49400 1 0 0 input-1.sym
{
T 41500 49700 5 10 0 0 0 0 1
device=INPUT
T 40300 49400 5 10 1 1 0 0 1
refdes=VS_LVPECL
}
C 55200 46700 1 270 0 vcc-small.sym
{
T 55740 46700 5 10 0 0 270 0 1
device=VCC Small
T 55700 46500 5 10 1 1 0 0 1
netname=+3.3V
}
N 55300 46600 55200 46600 4
{
T 55300 46600 5 10 0 0 270 0 1
netname=+3.3V
}
N 49800 45200 49900 45200 4
N 49800 44900 49900 44900 4
C 49900 45400 1 90 0 vcc-small.sym
{
T 49360 45400 5 10 0 0 90 0 1
device=VCC Small
T 49400 45600 5 10 1 1 180 0 1
netname=+3.3V
}
N 49800 45500 49900 45500 4
{
T 49800 45500 5 10 0 0 90 0 1
netname=+3.3V
}
N 42300 50400 43800 50400 4
{
T 43900 50300 5 10 1 1 0 0 1
netname=GND
}
N 42300 50100 43800 50100 4
{
T 43900 50000 5 10 1 1 0 0 1
netname=+5V
}
N 42300 49800 43800 49800 4
{
T 43900 49700 5 10 1 1 0 0 1
netname=+3.3V
}
N 42300 49500 43800 49500 4
{
T 43900 49400 5 10 1 1 0 0 1
netname=VS_LVPECL
}
C 40900 43100 1 0 0 nc-left-1.sym
{
T 40900 43500 5 10 0 0 0 0 1
value=NoConnection
T 40900 43900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40900 42800 1 0 0 nc-left-1.sym
{
T 40900 43200 5 10 0 0 0 0 1
value=NoConnection
T 40900 43600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 49300 45100 1 0 0 nc-left-1.sym
{
T 49300 45500 5 10 0 0 0 0 1
value=NoConnection
T 49300 45900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 49300 44800 1 0 0 nc-left-1.sym
{
T 49300 45200 5 10 0 0 0 0 1
value=NoConnection
T 49300 45600 5 10 0 0 0 0 1
device=DRC_Directive
}
N 41500 45300 41300 45300 4
N 41300 45300 41300 44100 4
N 41300 44100 41500 44100 4
N 49900 47300 49700 47300 4
N 49700 47300 49700 46100 4
N 49700 46100 49900 46100 4
C 40800 43600 1 0 0 cap-small.sym
{
T 41000 44180 5 10 1 1 0 6 1
refdes=C?
T 41200 44080 5 10 0 0 0 0 1
device=Cap Small
T 40700 44000 5 10 1 1 0 0 1
value=220n
T 40800 43600 5 10 0 0 0 0 1
netname=0402
}
N 41400 43800 41500 43800 4
C 40700 43900 1 270 0 gnd-1.sym
{
T 40200 43700 5 10 1 1 0 0 1
netname=GND
}
N 41100 43800 41000 43800 4
N 49800 45800 49900 45800 4
C 49100 45900 1 270 0 gnd-1.sym
{
T 48600 45700 5 10 1 1 0 0 1
netname=GND
}
N 49500 45800 49400 45800 4
C 49200 45600 1 0 0 cap-small.sym
{
T 49100 46000 5 10 1 1 0 0 1
value=220n
T 49400 46180 5 10 1 1 0 6 1
refdes=C?
T 49600 46080 5 10 0 0 0 0 1
device=Cap Small
T 49200 45600 5 10 0 0 0 0 1
netname=0402
}
T 50000 40400 9 10 1 0 0 0 1
island-east-ad9517.sch
T 50000 40100 9 10 1 0 0 0 1
?
T 51500 40100 9 10 1 0 0 0 1
?
T 53000 40700 9 10 1 0 0 0 1
http://local-box.org
T 54000 40400 9 10 1 0 0 0 1
0
T 54000 40100 9 10 1 0 0 0 1
Paul T. Pham
T 50000 40700 9 10 1 0 0 0 3
Pulse Programmer
East Island
Clock (AD9517) Subsheet
