<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 36. ISCA 2009</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca2009">36. ISCA 2009:
Austin, TX, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/isca/isca2009">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/isca/isca2009">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca2009">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca2009">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/isca/index.html">back to ISCA</a></p> 
<ul>
</ul>



<h2>New memory technology</h2>
 

<ul>
<li id="LeeIMB09"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Benjamin_C=">Benjamin C. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Ipek:Engin">Engin Ipek</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>:<br /><b>Architecting phase change memory as a scalable dram alternative.</b> 2-13<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555758"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LeeIMB09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LeeIMB09.xml">XML</a></small></small></li>
<li id="ZhouZYZ09"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Ping">Ping Zhou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Bo">Bo Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang_0002:Jun">Jun Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Youtao">Youtao Zhang</a>:<br /><b>A durable and energy efficient main memory using phase change memory technology.</b> 14-23<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555759"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ZhouZYZ09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ZhouZYZ09.xml">XML</a></small></small></li>
<li id="QureshiSR09"><a href="http://dblp.dagstuhl.de/pers/hc/q/Qureshi:Moinuddin_K=">Moinuddin K. Qureshi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Srinivasan:Vijayalakshmi">Vijayalakshmi Srinivasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rivers:Jude_A=">Jude A. Rivers</a>:<br /><b>Scalable high performance main memory system using phase-change memory technology.</b> 24-33<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555760"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/QureshiSR09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/QureshiSR09.xml">XML</a></small></small></li>
<li id="WuLZSRX09"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Xiaoxia">Xiaoxia Wu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Jian">Jian Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang_0002:Lixin">Lixin Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Speight:Evan">Evan Speight</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rajamony:Ramakrishnan">Ramakrishnan Rajamony</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xie_0001:Yuan">Yuan Xie</a>:<br /><b>Hybrid cache architecture with disparate memory technologies.</b> 34-45<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555761"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WuLZSRX09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WuLZSRX09.xml">XML</a></small></small></li>
</ul>



<h2>Real time</h2>
 

<ul>
<li id="SuhD09"><a href="http://dblp.dagstuhl.de/pers/hc/s/Suh:Jinho">Jinho Suh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dubois:Michel">Michel Dubois</a>:<br /><b>Dynamic MIPS rate stabilization in out-of-order processors.</b> 46-56<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555763"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SuhD09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SuhD09.xml">XML</a></small></small></li>
<li id="PaolieriQCBV09"><a href="http://dblp.dagstuhl.de/pers/hc/p/Paolieri:Marco">Marco Paolieri</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Qui=ntilde=ones:Eduardo">Eduardo Qui&#241;ones</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cazorla:Francisco_J=">Francisco J. Cazorla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bernat:Guillem">Guillem Bernat</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Hardware support for WCET analysis of hard real-time multicore systems.</b> 57-68<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555764"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PaolieriQCBV09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PaolieriQCBV09.xml">XML</a></small></small></li>
</ul>



<h2>Prefetching and streaming</h2>
 

<ul>
<li id="SomogyiWAF09"><a href="http://dblp.dagstuhl.de/pers/hc/s/Somogyi:Stephen">Stephen Somogyi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wenisch:Thomas_F=">Thomas F. Wenisch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ailamaki:Anastasia">Anastasia Ailamaki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>:<br /><b>Spatio-temporal memory streaming.</b> 69-80<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555766"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SomogyiWAF09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SomogyiWAF09.xml">XML</a></small></small></li>
<li id="DiazC09"><a href="http://dblp.dagstuhl.de/pers/hc/d/Diaz:Pedro">Pedro Diaz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cintra:Marcelo">Marcelo Cintra</a>:<br /><b>Stream chaining: exploiting multiple levels of correlation in data prefetching.</b> 81-92<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555767"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DiazC09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DiazC09.xml">XML</a></small></small></li>
</ul>



<h2>Reliability and fault tolerance</h2>
 

<ul>
<li id="PowellBGM09"><a href="http://dblp.dagstuhl.de/pers/hc/p/Powell:Michael_D=">Michael D. Powell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Biswas:Arijit">Arijit Biswas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Shantanu">Shantanu Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mukherjee:Shubhendu_S=">Shubhendu S. Mukherjee</a>:<br /><b>Architectural core salvaging in a multi-core processor for hard-error tolerance.</b> 93-104<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555769"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PowellBGM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PowellBGM09.xml">XML</a></small></small></li>
<li id="CarreteroCVAG09"><a href="http://dblp.dagstuhl.de/pers/hc/c/Carretero:Javier">Javier Carretero</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chaparro:Pedro">Pedro Chaparro</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vera:Xavier">Xavier Vera</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abella:Jaume">Jaume Abella</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>End-to-end register data-flow continuous self-test.</b> 105-115<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555770"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CarreteroCVAG09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CarreteroCVAG09.xml">XML</a></small></small></li>
<li id="YoonE09"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yoon:Doe_Hyun">Doe Hyun Yoon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Erez:Mattan">Mattan Erez</a>:<br /><b>Memory mapped ECC: low-cost error protection for last level caches.</b> 116-127<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555771"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/YoonE09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/YoonE09.xml">XML</a></small></small></li>
</ul>



<h2>Multimedia and mobile</h2>
 

<ul>
<li id="WohSMMCF09"><a href="http://dblp.dagstuhl.de/pers/hc/w/Woh:Mark">Mark Woh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seo:Sangwon">Sangwon Seo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chakrabarti:Chaitali">Chaitali Chakrabarti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Flautner:Kriszti=aacute=n">Kriszti&#225;n Flautner</a>:<br /><b>AnySP: anytime anywhere anyway signal processing.</b> 128-139<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555773"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WohSMMCF09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WohSMMCF09.xml">XML</a></small></small></li>
<li id="KelmJJCTMLFP09"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kelm:John_H=">John H. Kelm</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Johnson:Daniel_R=">Daniel R. Johnson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Johnson:Matthew_R=">Matthew R. Johnson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Crago:Neal_Clayton">Neal Clayton Crago</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tuohy:William">William Tuohy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahesri:Aqeel">Aqeel Mahesri</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lumetta:Steven_S=">Steven S. Lumetta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Frank:Matthew_I=">Matthew I. Frank</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Sanjay_J=">Sanjay J. Patel</a>:<br /><b>Rigel: an architecture and scalable programming interface for a 1000-core accelerator.</b> 140-151<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555774"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KelmJJCTMLFP09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KelmJJCTMLFP09.xml">XML</a></small></small></li>
<li id="HongK09"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hong:Sunpyo">Sunpyo Hong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Hyesoon">Hyesoon Kim</a>:<br /><b>An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness.</b> 152-163<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555775"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HongK09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HongK09.xml">XML</a></small></small></li>
</ul>



<h2>Cache organization</h2>
 

<ul>
<li id="BiswasFSDSC09"><a href="http://dblp.dagstuhl.de/pers/hc/b/Biswas:Susmit">Susmit Biswas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Franklin:Diana">Diana Franklin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Savage:Alan">Alan Savage</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dixon:Ryan">Ryan Dixon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sherwood:Timothy">Timothy Sherwood</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chong:Frederic_T=">Frederic T. Chong</a>:<br /><b>Multi-execution: multicore caching for data-similar executions.</b> 164-173<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555777"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BiswasFSDSC09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BiswasFSDSC09.xml">XML</a></small></small></li>
<li id="XieL09"><a href="http://dblp.dagstuhl.de/pers/hc/x/Xie:Yuejian">Yuejian Xie</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Loh:Gabriel_H=">Gabriel H. Loh</a>:<br /><b>PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches.</b> 174-183<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555778"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/XieL09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/XieL09.xml">XML</a></small></small></li>
<li id="HardavellasFFA09"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hardavellas:Nikos">Nikos Hardavellas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Ferdman:Michael">Michael Ferdman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ailamaki:Anastasia">Anastasia Ailamaki</a>:<br /><b>Reactive NUCA: near-optimal block placement and replication in distributed caches.</b> 184-195<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555779"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HardavellasFFA09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HardavellasFFA09.xml">XML</a></small></small></li>
</ul>



<h2>Routing</h2>
 

<ul>
<li id="MoscibrodaM09"><a href="http://dblp.dagstuhl.de/pers/hc/m/Moscibroda:Thomas">Thomas Moscibroda</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>:<br /><b>A case for bufferless routing in on-chip networks.</b> 196-207<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555781"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MoscibrodaM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MoscibrodaM09.xml">XML</a></small></small></li>
<li id="KinsyCWSDD09"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kinsy:Michel_A=">Michel A. Kinsy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cho:Myong_Hyon">Myong Hyon Cho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wen:Tina">Tina Wen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Suh:G=_Edward">G. Edward Suh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dijk:Marten_van">Marten van Dijk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Devadas:Srinivas">Srinivas Devadas</a>:<br /><b>Application-aware deadlock-free oblivious routing.</b> 208-219<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555782"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KinsyCWSDD09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KinsyCWSDD09.xml">XML</a></small></small></li>
<li id="JiangKD09"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jiang:Nan">Nan Jiang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:John">John Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>:<br /><b>Indirect adaptive routing on large scale interconnection networks.</b> 220-231<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555783"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/JiangKD09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/JiangKD09.xml">XML</a></small></small></li>
<li id="Hamilton09"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hamilton:James_R=">James R. Hamilton</a>:<br /><b>Internet-scale service infrastructure efficiency.</b> 232<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555756"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Hamilton09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Hamilton09.xml">XML</a></small></small></li>
</ul>



<h2>Load and stores</h2>
 

<ul>
<li id="BlundellMW09"><a href="http://dblp.dagstuhl.de/pers/hc/b/Blundell:Colin">Colin Blundell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martin:Milo_M=_K=">Milo M. K. Martin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wenisch:Thomas_F=">Thomas F. Wenisch</a>:<br /><b>InvisiFence: performance-transparent memory ordering in conventional multiprocessors.</b> 233-244<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555785"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BlundellMW09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BlundellMW09.xml">XML</a></small></small></li>
<li id="HiltonR09"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hilton:Andrew_D=">Andrew D. Hilton</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Roth:Amir">Amir Roth</a>:<br /><b>Decoupled store completion/silent deterministic replay: enabling scalable data memory for CPR/CFP processors.</b> 245-254<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555786"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HiltonR09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HiltonR09.xml">XML</a></small></small></li>
</ul>



<h2>DRAM and SSD</h2>
 

<ul>
<li id="ZhengLZZ09"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zheng:Hongzhong">Hongzhong Zheng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Jiang">Jiang Lin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Zhao">Zhao Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhu:Zhichun">Zhichun Zhu</a>:<br /><b>Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices.</b> 255-266<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555788"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ZhengLZZ09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ZhengLZZ09.xml">XML</a></small></small></li>
<li id="LimCMRRW09"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lim:Kevin_T=">Kevin T. Lim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chang:Jichuan">Jichuan Chang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ranganathan:Parthasarathy">Parthasarathy Ranganathan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reinhardt:Steven_K=">Steven K. Reinhardt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wenisch:Thomas_F=">Thomas F. Wenisch</a>:<br /><b>Disaggregated memory for expansion and sharing in blade servers.</b> 267-278<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555789"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LimCMRRW09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LimCMRRW09.xml">XML</a></small></small></li>
<li id="DirikJ09"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dirik:Cagdas">Cagdas Dirik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jacob:Bruce_L=">Bruce L. Jacob</a>:<br /><b>The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization.</b> 279-289<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555790"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DirikJ09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DirikJ09.xml">XML</a></small></small></li>
</ul>



<h2>Power in chip multiprocessors</h2>
 

<ul>
<li id="BhattacharjeeM09"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bhattacharjee:Abhishek">Abhishek Bhattacharjee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martonosi:Margaret">Margaret Martonosi</a>:<br /><b>Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors.</b> 290-301<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555792"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BhattacharjeeM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BhattacharjeeM09.xml">XML</a></small></small></li>
<li id="RanganWB09"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rangan:Krishna_K=">Krishna K. Rangan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wei:Gu=Yeon">Gu-Yeon Wei</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brooks:David_M=">David M. Brooks</a>:<br /><b>Thread motion: fine-grained power management for multi-core systems.</b> 302-313<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555793"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RanganWB09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RanganWB09.xml">XML</a></small></small></li>
<li id="WangMW09"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Yefu">Yefu Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Ma:Kai">Kai Ma</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Xiaorui">Xiaorui Wang</a>:<br /><b>Temperature-constrained power control for chip multiprocessors with online model estimation.</b> 314-324<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555794"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WangMW09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WangMW09.xml">XML</a></small></small></li>
</ul>



<h2>Hardware support for monitoring and debugging</h2>
 

<ul>
<li id="YuN09"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yu:Jie">Jie Yu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Narayanasamy:Satish">Satish Narayanasamy</a>:<br /><b>A case for an interleaving constrained shared-memory multi-processor.</b> 325-336<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555796"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/YuN09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/YuN09.xml">XML</a></small></small></li>
<li id="MuzahidSQT09"><a href="http://dblp.dagstuhl.de/pers/hc/m/Muzahid:Abdullah">Abdullah Muzahid</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gracia:Dar=iacute=o_Su=aacute=rez">Dar&#237;o Su&#225;rez Gracia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Qi:Shanxiang">Shanxiang Qi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>SigRace: signature-based data race detection.</b> 337-348<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555797"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MuzahidSQT09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MuzahidSQT09.xml">XML</a></small></small></li>
<li id="NagarajanG09"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nagarajan:Vijay">Vijay Nagarajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Rajiv">Rajiv Gupta</a>:<br /><b>ECMon: exposing cache events for monitoring.</b> 349-360<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555798"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/NagarajanG09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/NagarajanG09.xml">XML</a></small></small></li>
</ul>



<h2>Potpourri</h2>
 

<ul>
<li id="SaidiBRM09"><a href="http://dblp.dagstuhl.de/pers/hc/s/Saidi:Ali_G=">Ali G. Saidi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Binkert:Nathan_L=">Nathan L. Binkert</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reinhardt:Steven_K=">Steven K. Reinhardt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>:<br /><b>End-to-end performance forecasting: finding bottlenecks before they happen.</b> 361-370<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555800"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SaidiBRM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SaidiBRM09.xml">XML</a></small></small></li>
<li id="RogersKBVJS09"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rogers:Brian_M=">Brian M. Rogers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Krishna:Anil">Anil Krishna</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bell:Gordon_B=">Gordon B. Bell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vu:Ken_V=">Ken V. Vu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jiang:Xiaowei">Xiaowei Jiang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Solihin:Yan">Yan Solihin</a>:<br /><b>Scaling the bandwidth wall: challenges in and avenues for CMP scaling.</b> 371-382<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555801"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RogersKBVJS09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RogersKBVJS09.xml">XML</a></small></small></li>
<li id="WhitneyIPK09"><a href="http://dblp.dagstuhl.de/pers/hc/w/Whitney:Mark">Mark Whitney</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Isailovic:Nemanja">Nemanja Isailovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Yatish">Yatish Patel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kubiatowicz:John">John Kubiatowicz</a>:<br /><b>A fault tolerant, area efficient architecture for Shor's factoring algorithm.</b> 383-394<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555802"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WhitneyIPK09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WhitneyIPK09.xml">XML</a></small></small></li>
</ul>



<h2>Memory system reconfiguration and acceleration</h2>
 

<ul>
<li id="PutnamEBDMSSW09"><a href="http://dblp.dagstuhl.de/pers/hc/p/Putnam:Andrew">Andrew Putnam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eggers:Susan_J=">Susan J. Eggers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bennett:Dave">Dave Bennett</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dellinger:Eric">Eric Dellinger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mason:Jeff">Jeff Mason</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Styles:Henry">Henry Styles</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sundararajan:Prasanna">Prasanna Sundararajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wittig:Ralph">Ralph Wittig</a>:<br /><b>Performance and power of cache-based reconfigurable computing.</b> 395-405<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555804"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PutnamEBDMSSW09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PutnamEBDMSSW09.xml">XML</a></small></small></li>
<li id="FiroozshahianSSARKH09"><a href="http://dblp.dagstuhl.de/pers/hc/f/Firoozshahian:Amin">Amin Firoozshahian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Solomatnikov:Alex">Alex Solomatnikov</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shacham:Ofer">Ofer Shacham</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Asgar:Zain">Zain Asgar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Richardson:Stephen">Stephen Richardson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kozyrakis:Christos">Christos Kozyrakis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Horowitz:Mark">Mark Horowitz</a>:<br /><b>A memory system design framework: creating smart memories.</b> 406-417<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555805"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/FiroozshahianSSARKH09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/FiroozshahianSSARKH09.xml">XML</a></small></small></li>
<li id="JoaoMP09"><a href="http://dblp.dagstuhl.de/pers/hc/j/Joao:Jos=eacute=_A=">Jos&#233; A. Joao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Flexible reference-counting-based hardware acceleration for garbage collection.</b> 418-428<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555806"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/JoaoMP09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/JoaoMP09.xml">XML</a></small></small></li>
</ul>



<h2>On-chip interconnection networks</h2>
 

<ul>
<li id="PanKKMZC09"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pan:Yan">Yan Pan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar:Prabhat">Prabhat Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:John">John Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Memik:Gokhan">Gokhan Memik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Yu">Yu Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Choudhary:Alok_N=">Alok N. Choudhary</a>:<br /><b>Firefly: illuminating future network-on-chip with nanophotonics.</b> 429-440<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555808"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PanKKMZC09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PanKKMZC09.xml">XML</a></small></small></li>
<li id="CianchettiKA09"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cianchetti:Mark_J=">Mark J. Cianchetti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kerekes:Joseph_C=">Joseph C. Kerekes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>:<br /><b>Phastlane: a rapid transit optical routing network.</b> 441-450<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555809"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CianchettiKA09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CianchettiKA09.xml">XML</a></small></small></li>
<li id="AbtsJKGL09"><a href="http://dblp.dagstuhl.de/pers/hc/a/Abts:Dennis">Dennis Abts</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jerger:Natalie_D=_Enright">Natalie D. Enright Jerger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:John">John Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gibson:Dan">Dan Gibson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>Achieving predictable performance through better memory controller placement in many-core CMPs.</b> 451-461<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555810"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AbtsJKGL09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AbtsJKGL09.xml">XML</a></small></small></li>
</ul>



<h2>Speculative threading and parallelization</h2>
 

<ul>
<li id="LuoPHZMT09"><a href="http://dblp.dagstuhl.de/pers/hc/l/Luo:Yangchun">Yangchun Luo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Packirisamy:Venkatesan">Venkatesan Packirisamy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hsu:Wei=Chung">Wei-Chung Hsu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhai:Antonia">Antonia Zhai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mungre:Nikhil">Nikhil Mungre</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tarkas:Ankit">Ankit Tarkas</a>:<br /><b>Dynamic performance tuning for speculative threads.</b> 462-473<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555812"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LuoPHZMT09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LuoPHZMT09.xml">XML</a></small></small></li>
<li id="MadrilesLCGLMMG09"><a href="http://dblp.dagstuhl.de/pers/hc/m/Madriles:Carlos">Carlos Madriles</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/L=oacute=pez:Pedro">Pedro L&#243;pez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Codina:Josep_M=">Josep M. Codina</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gibert:Enric">Enric Gibert</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Latorre:Fernando">Fernando Latorre</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mart=iacute=nez:Alejandro">Alejandro Mart&#237;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mart=iacute=nez:Ra=uacute=l">Ra&#250;l Mart&#237;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Boosting single-thread performance in multi-core systems through fine-grain multi-threading.</b> 474-483<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555813"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MadrilesLCGLMMG09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MadrilesLCGLMMG09.xml">XML</a></small></small></li>
<li id="ChaudhryCEKLYZT09"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chaudhry:Shailender">Shailender Chaudhry</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cypher:Robert">Robert Cypher</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Ekman:Magnus">Magnus Ekman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Karlsson:Martin">Martin Karlsson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Landin:Anders">Anders Landin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yip:Sherman">Sherman Yip</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zeffer:H=aring=kan">H&#229;kan Zeffer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tremblay:Marc">Marc Tremblay</a>:<br /><b>Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor.</b> 484-495<br /><small><a href="http://doi.acm.org/10.1145/1555754.1555814"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChaudhryCEKLYZT09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChaudhryCEKLYZT09.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:57 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
