============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Apr 29 2025  03:44:51 pm
  Module:                 dcache_wrapper
  Technology libraries:   asap7sc7p5t_AO_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_INVBUF_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_OA_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_SEQ_LVT_TT_nldm_220123 1.0
                          asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120 1.0
                          physical_cells 
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                 Instance                       Module       Cell Count  Cell Area  Net Area   Total Area 
----------------------------------------------------------------------------------------------------------
dcache_wrapper                                                   412904  77980.935     5.736    77986.670 
  dcache                                   cache                 412904  77980.935     0.000    77980.935 
    AdrSelMuxData                          mux3                      14      1.914     0.000        1.914 
    AdrSelMuxLRU                           mux3_3                    14      1.914     0.000        1.914 
    AdrSelMuxTag                           mux3_2                    14      1.914     0.000        1.914 
    CacheBusAdrMux                         mux3_1                    51      6.326     0.000        6.326 
    CacheWays[0]                           cacheway              102377  19372.082     0.000    19372.082 
      CacheTagMem                          ram1p1rwe               8534   1531.885     0.000     1531.885 
        ram.adrreg                         flopen                     6      1.748     0.000        1.748 
      InvalidateCacheReg                   flop                       1      0.291     0.000        0.291 
      flushlogic.selectedmux               mux3_0                     2      0.250     0.000        0.250 
      flushlogic.seltagmux                 mux2                       1      0.125     0.000        0.125 
      word[0].wordram.CacheDataMem         ram1p1rwbe             23116   4418.204     0.000     4418.204 
        ram.adrreg                         flopen_16                  6      1.748     0.000        1.748 
      word[1].wordram.CacheDataMem         ram1p1rwbe_13          23116   4418.204     0.000     4418.204 
        ram.adrreg                         flopen_17                  6      1.748     0.000        1.748 
      word[2].wordram.CacheDataMem         ram1p1rwbe_14          23116   4418.204     0.000     4418.204 
        ram.adrreg                         flopen_18                  6      1.748     0.000        1.748 
      word[3].wordram.CacheDataMem         ram1p1rwbe_12          23116   4418.204     0.000     4418.204 
        ram.adrreg                         flopen_15                  6      1.748     0.000        1.748 
    CacheWays[1]                           cacheway_2            102377  19372.082     0.000    19372.082 
      CacheTagMem                          ram1p1rwe_2             8534   1531.885     0.000     1531.885 
        ram.adrreg                         flopen_10                  6      1.748     0.000        1.748 
      InvalidateCacheReg                   flop_3                     1      0.291     0.000        0.291 
      flushlogic.selectedmux               mux3_0_2                   2      0.250     0.000        0.250 
      flushlogic.seltagmux                 mux2_8                     1      0.125     0.000        0.125 
      word[0].wordram.CacheDataMem         ram1p1rwbe_8           23116   4418.204     0.000     4418.204 
        ram.adrreg                         flopen_11                  6      1.748     0.000        1.748 
      word[1].wordram.CacheDataMem         ram1p1rwbe_9           23116   4418.204     0.000     4418.204 
        ram.adrreg                         flopen_12                  6      1.748     0.000        1.748 
      word[2].wordram.CacheDataMem         ram1p1rwbe_10          23116   4418.204     0.000     4418.204 
        ram.adrreg                         flopen_13                  6      1.748     0.000        1.748 
      word[3].wordram.CacheDataMem         ram1p1rwbe_11          23116   4418.204     0.000     4418.204 
        ram.adrreg                         flopen_14                  6      1.748     0.000        1.748 
    CacheWays[2]                           cacheway_1            102360  19372.123     0.000    19372.123 
      CacheTagMem                          ram1p1rwe_1             8507   1531.635     0.000     1531.635 
        ram.adrreg                         flopen_5                   6      1.748     0.000        1.748 
      InvalidateCacheReg                   flop_2                     1      0.291     0.000        0.291 
      flushlogic.selectedmux               mux3_0_1                   2      0.250     0.000        0.250 
      flushlogic.seltagmux                 mux2_7                     1      0.125     0.000        0.125 
      word[0].wordram.CacheDataMem         ram1p1rwbe_4           23116   4418.204     0.000     4418.204 
        ram.adrreg                         flopen_6                   6      1.748     0.000        1.748 
      word[1].wordram.CacheDataMem         ram1p1rwbe_5           23116   4418.204     0.000     4418.204 
        ram.adrreg                         flopen_7                   6      1.748     0.000        1.748 
      word[2].wordram.CacheDataMem         ram1p1rwbe_6           23116   4418.204     0.000     4418.204 
        ram.adrreg                         flopen_8                   6      1.748     0.000        1.748 
      word[3].wordram.CacheDataMem         ram1p1rwbe_7           23116   4418.204     0.000     4418.204 
        ram.adrreg                         flopen_9                   6      1.748     0.000        1.748 
    CacheWays[3]                           cacheway_3            102377  19372.082     0.000    19372.082 
      CacheTagMem                          ram1p1rwe_3             8534   1531.885     0.000     1531.885 
        ram.adrreg                         flopen_19                  6      1.748     0.000        1.748 
      InvalidateCacheReg                   flop_4                     1      0.291     0.000        0.291 
      flushlogic.selectedmux               mux3_0_3                   2      0.250     0.000        0.250 
      flushlogic.seltagmux                 mux2_9                     1      0.125     0.000        0.125 
      word[0].wordram.CacheDataMem         ram1p1rwbe_15          23116   4418.204     0.000     4418.204 
        ram.adrreg                         flopen_1                   6      1.748     0.000        1.748 
      word[1].wordram.CacheDataMem         ram1p1rwbe_1           23116   4418.204     0.000     4418.204 
        ram.adrreg                         flopen_2                   6      1.748     0.000        1.748 
      word[2].wordram.CacheDataMem         ram1p1rwbe_2           23116   4418.204     0.000     4418.204 
        ram.adrreg                         flopen_3                   6      1.748     0.000        1.748 
      word[3].wordram.CacheDataMem         ram1p1rwbe_3           23116   4418.204     0.000     4418.204 
        ram.adrreg                         flopen_4                   6      1.748     0.000        1.748 
    EarlyReturnMux                         mux2_4                   512     63.922     0.000       63.922 
    ReadDataAOMux                          or_rows                  512     85.230     0.000       85.230 
    TagAOMux                               or_rows_0                 44      7.324     0.000        7.324 
    WriteSelLogic.genblk1[0].WriteDataMux  mux2_5                     8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[1].WriteDataMux  mux2_5_1                   8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[2].WriteDataMux  mux2_5_2                   8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[3].WriteDataMux  mux2_5_3                   8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[4].WriteDataMux  mux2_5_4                   8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[5].WriteDataMux  mux2_5_5                   8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[6].WriteDataMux  mux2_5_6                   8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[7].WriteDataMux  mux2_5_7                   8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[8].WriteDataMux  mux2_5_8                   8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[9].WriteDataMux  mux2_5_9                   8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[10].WriteDataMux mux2_5_10                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[11].WriteDataMux mux2_5_11                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[12].WriteDataMux mux2_5_12                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[13].WriteDataMux mux2_5_13                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[14].WriteDataMux mux2_5_14                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[15].WriteDataMux mux2_5_15                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[16].WriteDataMux mux2_5_16                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[17].WriteDataMux mux2_5_17                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[18].WriteDataMux mux2_5_18                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[19].WriteDataMux mux2_5_19                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[20].WriteDataMux mux2_5_20                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[21].WriteDataMux mux2_5_21                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[22].WriteDataMux mux2_5_22                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[23].WriteDataMux mux2_5_23                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[24].WriteDataMux mux2_5_24                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[25].WriteDataMux mux2_5_25                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[26].WriteDataMux mux2_5_26                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[27].WriteDataMux mux2_5_27                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[28].WriteDataMux mux2_5_28                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[29].WriteDataMux mux2_5_29                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[30].WriteDataMux mux2_5_30                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[31].WriteDataMux mux2_5_31                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[32].WriteDataMux mux2_5_32                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[33].WriteDataMux mux2_5_33                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[34].WriteDataMux mux2_5_34                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[35].WriteDataMux mux2_5_35                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[36].WriteDataMux mux2_5_36                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[37].WriteDataMux mux2_5_37                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[38].WriteDataMux mux2_5_38                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[39].WriteDataMux mux2_5_39                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[40].WriteDataMux mux2_5_40                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[41].WriteDataMux mux2_5_41                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[42].WriteDataMux mux2_5_42                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[43].WriteDataMux mux2_5_43                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[44].WriteDataMux mux2_5_44                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[45].WriteDataMux mux2_5_45                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[46].WriteDataMux mux2_5_46                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[47].WriteDataMux mux2_5_47                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[48].WriteDataMux mux2_5_48                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[49].WriteDataMux mux2_5_49                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[50].WriteDataMux mux2_5_50                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[51].WriteDataMux mux2_5_51                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[52].WriteDataMux mux2_5_52                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[53].WriteDataMux mux2_5_53                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[54].WriteDataMux mux2_5_54                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[55].WriteDataMux mux2_5_55                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[56].WriteDataMux mux2_5_56                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[57].WriteDataMux mux2_5_57                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[58].WriteDataMux mux2_5_58                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[59].WriteDataMux mux2_5_59                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[60].WriteDataMux mux2_5_60                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[61].WriteDataMux mux2_5_61                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[62].WriteDataMux mux2_5_62                  8      0.999     0.000        0.999 
    WriteSelLogic.genblk1[63].WriteDataMux mux2_5_63                  8      0.999     0.000        0.999 
    cachefsm                               cachefsm                  88     10.404     0.000       10.404 
      resetDelayReg                        flop_1                     1      0.291     0.000        0.291 
    flushlogic.FlushAdrMux                 mux2_6                     6      0.707     0.000        0.707 
    flushlogic.FlushAdrReg                 flopenr                    7      1.789     0.000        1.789 
    flushlogic.FlushWayReg                 flopenl                   10      1.998     0.000        1.998 
    genblk2.WordAdrrMux                    mux2_1                     3      0.375     0.000        0.375 
    subcachelineread                       subcachelineread         585     80.652     0.000       80.652 
    vict.cacheLRU                          cacheLRU                 799    136.584     0.000      136.584 
      CurrLRUReg                           flop_0                     3      0.874     0.000        0.874 
      FirstZeroEncoder                     priorityonehot             3      0.375     0.000        0.375 
      FirstZeroWayEncoder                  binencoder                 2      0.208     0.000        0.208 
      ReadLRUmux                           mux2_1_1                   3      0.375     0.000        0.375 
      VictimMux                            mux2_0                     2      0.250     0.000        0.250 
      WayMuxEnc                            mux2_0_1                   2      0.250     0.000        0.250 
      decoder                              decoder                    4      0.333     0.000        0.333 
      genblk3.LRUMuxes[0]                  mux2_3                     1      0.125     0.000        0.125 
      genblk3.LRUMuxes[1]                  mux2_2                     1      0.125     0.000        0.125 
      hitwayencoder                        binencoder_1               2      0.208     0.000        0.208 
