

================================================================
== Vitis HLS Report for 'ludcmp_Pipeline_VITIS_LOOP_31_7'
================================================================
* Date:           Tue May  6 11:38:15 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        ludcmp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      165|  10.000 ns|  0.825 us|    2|  165|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_31_7  |        0|      163|        12|          4|          1|  0 ~ 39|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       43|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       89|    -|
|Register             |        -|     -|      273|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      273|      132|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_136_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln32_1_fu_151_p2  |         +|   0|  0|  18|          11|          11|
    |icmp_ln31_fu_130_p2   |      icmp|   0|  0|  10|           6|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  43|          24|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j           |   9|          2|    6|         12|
    |ap_sig_allocacmp_w_2_load_1  |   9|          2|   64|        128|
    |j_1_fu_54                    |   9|          2|    6|         12|
    |w_2_fu_50                    |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  89|         19|  144|        291|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_load_reg_217                    |  64|   0|   64|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln31_reg_203                 |   1|   0|    1|          0|
    |icmp_ln31_reg_203_pp0_iter1_reg   |   1|   0|    1|          0|
    |j_1_fu_54                         |   6|   0|    6|          0|
    |mul1_reg_237                      |  64|   0|   64|          0|
    |w_2_fu_50                         |  64|   0|   64|          0|
    |y_load_reg_222                    |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 273|   0|  273|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  ludcmp_Pipeline_VITIS_LOOP_31_7|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  ludcmp_Pipeline_VITIS_LOOP_31_7|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  ludcmp_Pipeline_VITIS_LOOP_31_7|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  ludcmp_Pipeline_VITIS_LOOP_31_7|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  ludcmp_Pipeline_VITIS_LOOP_31_7|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  ludcmp_Pipeline_VITIS_LOOP_31_7|  return value|
|grp_fu_848_p_din0    |  out|   64|  ap_ctrl_hs|  ludcmp_Pipeline_VITIS_LOOP_31_7|  return value|
|grp_fu_848_p_din1    |  out|   64|  ap_ctrl_hs|  ludcmp_Pipeline_VITIS_LOOP_31_7|  return value|
|grp_fu_848_p_opcode  |  out|    2|  ap_ctrl_hs|  ludcmp_Pipeline_VITIS_LOOP_31_7|  return value|
|grp_fu_848_p_dout0   |   in|   64|  ap_ctrl_hs|  ludcmp_Pipeline_VITIS_LOOP_31_7|  return value|
|grp_fu_848_p_ce      |  out|    1|  ap_ctrl_hs|  ludcmp_Pipeline_VITIS_LOOP_31_7|  return value|
|grp_fu_852_p_din0    |  out|   64|  ap_ctrl_hs|  ludcmp_Pipeline_VITIS_LOOP_31_7|  return value|
|grp_fu_852_p_din1    |  out|   64|  ap_ctrl_hs|  ludcmp_Pipeline_VITIS_LOOP_31_7|  return value|
|grp_fu_852_p_dout0   |   in|   64|  ap_ctrl_hs|  ludcmp_Pipeline_VITIS_LOOP_31_7|  return value|
|grp_fu_852_p_ce      |  out|    1|  ap_ctrl_hs|  ludcmp_Pipeline_VITIS_LOOP_31_7|  return value|
|w                    |   in|   64|     ap_none|                                w|        scalar|
|i_1                  |   in|    6|     ap_none|                              i_1|        scalar|
|add_ln32             |   in|   11|     ap_none|                         add_ln32|        scalar|
|A_address0           |  out|   11|   ap_memory|                                A|         array|
|A_ce0                |  out|    1|   ap_memory|                                A|         array|
|A_q0                 |   in|   64|   ap_memory|                                A|         array|
|y_address0           |  out|    6|   ap_memory|                                y|         array|
|y_ce0                |  out|    1|   ap_memory|                                y|         array|
|y_q0                 |   in|   64|   ap_memory|                                y|         array|
|w_3_out              |  out|   64|      ap_vld|                          w_3_out|       pointer|
|w_3_out_ap_vld       |  out|    1|      ap_vld|                          w_3_out|       pointer|
+---------------------+-----+-----+------------+---------------------------------+--------------+

