*********************************************************************************
Commit: a339cff3938249f47cd046377ef82246c2ebd0c4 
*********************************************************************************

[SiliconPkg]

  [ADL] AMD NAVI (upstream/downstream design) dGPU always keep ON problem
  
  Add GPIO support for PEG1
  
  Hsd-es-id: 15010817326
  Change-Id: I8d5ef76addb65cb2c3d851bf55f19aae6c1e9e2a
  Original commit hash: b9608630f2bcfebf9e95e80cb0c2f39f39a0873d
  
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: AMD

*********************************************************************************
Commit: aa63c52b564b26c4b38e8638d5b4bad56677b638 
*********************************************************************************

[SiliconPkg]

  AV1 decode failures due to Incorrect DFTRING hub bypass
  
  Hsd-es-id: 16016183216
  Change-Id: Ib08ba941d09da76e94cdaf0e1a42067c1ce5e3b3
  Original commit hash: 5ada617fec1e346e577ea2149cfb4d20aaab54c0
  
  AlderLakeFspPkg/AlderLakeFspPkg.dsc
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/PeiGraphicsInitFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
  ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
  ClientOneSiliconPkg/Include/Library/GraphicsInfoFruLib.h
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 078c7f198c2c85b47d1ac1915a088490fcdc09fa 
*********************************************************************************

[SiliconPkg]

  Optimize binary size in BaseCpuInfoFruLib & PeiVrFruLib
  -- Isolate ADLS/ADLP/ADLN/ADLM/RPLP/RPLS relative code by checking Pcd.
  -- Correct Restricted tag for RPLP/RPLS
  
  Hsd-es-id: 15010739212
  Change-Id: I423458b9bba4b911d3c9f05e5ffd4f2ef0d04b30
  Original commit hash: 02c41abdebb7f26f6733a943820c87423233c6c5
  
  ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
  ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 2c4bc2d3cb59be40ad96586d806408e69d3ed84a 
*********************************************************************************

[SiliconPkg]

  [ISE][15010803605][MemoryInit] CTE updates
  
  [Changes]
  1. MultiCycCS changes for Gear4
  2. send nop cmd during ECT
  3. additional normalize to the lowest possible cycle for Ctl pi.
  4. set finestep to 2 for ddr5g2 in JWL
  5. set step to 16 for cvc
  6. new cacspitable for Lp5
  7. disable some tranings for CTE
  8. relax tWRWR_DG tWRWR_SG to tWRWR_MAX
  9. disable RDQS in Readleveling in CTE
  10. do not -3 on DecTcwl for DDR5 G4.
  11. enable safemode and safe config for CTE
  12. ScAdaptivePcit revert for DDR5
  13. Initial Wckpi for Lp5g4
  14. additional IORest after Jedec WCK training.
  
  [Impact]
  CTE
  
  Hsd-es-id: 15010803605
  Change-Id: I439c198ffca024b20dbcb940d3f37ec67cfaff6b
  Original commit hash: 04be3a49b4eb09220772a93593c761945dcbbffb
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 550fe0dc23aff992ab18963e6c58bff4ef239905 
*********************************************************************************

[SiliconPkg]

  [ADL-S | OC | DDR5] Use large LoopCount at critical training steps for OverClock
  
  [Issues]
  At high-speed OverClock, some training steps are not stable.
  When prior training steps show good results, but it's not stable,
  such results might mislead later trainings. Evetuanlly,
  it's hard to find which step introduce the failure.
  
  LoopCount of some training steps are 10 or even smaller. It's
  too small when system is trained at OverClock.
  
  [Resolution]
  Change LoopCount to 17 or 19 at some critical training steps.
  The training might become slower than before, but training can get
  more stable results.
  
  Hsd-es-id: 15010748066
  Change-Id: I49a8eb37d67caa22638c8862e625ba88ef92ec8d
  Original commit hash: f50b4ebd5bb7280ee8b2d8ad83bd263721f568b2
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 667c53326b432385c7e8f06696d51ec478a22728 
*********************************************************************************

[SiliconPkg]

  [ise][15010722692][ADL-M ADL-P | LP4 LP5] RDMPR 2D Boot time Optimization
  
  [Feature Description]
  Change the RDMPR step size to 2(previously 1) during vref 2D sweep.
  
  [Resolution]
  Change the RDMPR step size to 2(previously 1) during vref 2D sweep.
  Additional Change: Enable RDMPR per bit for LP4 4267MT
  
  [Impacted Area]
  RDMPR
  
  [Register Impacted]
  PHY
  
  Hsd-es-id: 15010722692
  Change-Id: Ic4f57499923103ec74446ed19a5e977afe1c8144
  Original commit hash: a736a73e5e2a8318beb10a9956bf4686f9007461
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 3f9ab55c58be7f6da115e050eddac01d8540a5f5 
*********************************************************************************

[SiliconPkg]

  [ise][15010723385][ADL-P ADL-M | LP5] Optimize runtime for Command voltage centering training.
  
  [Issue]
  Command Voltage Centering training consuming more run time.
  
  [RootCause]
  The step size is set to 2 to sweep the range.
  We have big command voltage margin sweep range, with step size 2, time getting consumed is more.
  
  [Resolution]
  Increase step size to 8 to reduce runtime since command voltage margins are large for LP5.
  
  [Impacted Area]
  ADL-P ADL-M | LP5
  
  [Registers impacted]
  MC [ ] Phy [x] Both [ ]
  
  Hsd-es-id: 15010723385
  Change-Id: I8ee01122d1988bd554dc9bf08ea172f389cb0632
  Original commit hash: ce4102d6d4375e7e9f3030ce2bfdd1bbdcc67599
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 7cd06e6c883ad79342b94760cfc092ac92bf6f3e 
*********************************************************************************

[SiliconPkg]

  [ise][ADL-M ADL-P | LP5] Optimize RunTime of Early Write Timing Centering 2D Training
  
  [Issue]
  Early Write Timing Centering 2D taking more time during boot.
  
  [RootCause]
  -> EWTC-2D is using WrTLp5 parameter for 1D sweep for each Vref
  -> WrTLp5 uses full range 0-1023 to find the eye. It is very large range for 2D Training.
  This takes longer runtime during boot.
  [Resolution]
  -> Instead of WrTLp5, use WrT param for EWTC-2D.
  -> WrT uses -31 to +31 offset from initial center point
  
  [Other Change]
  -> Increase stepsize to 2 for WrTLp5 (Weak Write Timing Centering)
  
  [Impacted Area]
  ADL-P ADL-M | LP5
  
  [Registers impacted]
  MC [ ] Phy [x] Both [ ]
  
  Hsd-es-id: 15010718732
  Change-Id: Ib495d469e649d477edb09991b91a2f907da5b92e
  Original commit hash: e36c9eac89ca63fca3c0f76d7f250cdd3ab71740
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 2bea151ed5d858d2bb3e2e5790196629f37a71ff 
*********************************************************************************

[SiliconPkg]

  [ise][ADL-M | LP4 LP5] MRC cke configuration change for parts less than 9W TDP
  
  [Feature Description]
  Update on top of Mrc 3.115
  Perf team requested to update max_pwdn_idle_counter  for 9W and less TDP parts
  9W or less TDP parts -> Program pm_adaptive_cke_0_0_0_mchbar.max_pdwn_idle_counter to 1280 for ADL-M
  
  [Resolution]
  Update the CSR value as the feature description
  
  [Other Change]
  Skip programming of SpidLowPowerCtl.Bits.powerdown_latency = 0 while disabling LpMode
  
  [Impacted Area]:
  ADL-M LP5 LP4
  
  [Registers impacted]
  MC [x] PHY [] Both []
  
  internal only:
  
  Hsd-es-id: 16015768473
  Change-Id: Ia80073a5a3d18f51501eb73c570ff6cac54f9ac4
  Original commit hash: 95a3c37779c00aade46420881812f537d8cc1ff2
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 731a4212a448c6d690ca1966b0734d7d96c661e8 
*********************************************************************************

[PlatformPkg]

  AlderLakePlatSamplePkg/WifiConnectionManager: Insert a check to bypass the NiC clean that assers when theres only 1 NiC in the list.
  
  This assert occurs in PBA OCR WLAN flows due to AMT only passing the one NiC.
  
  Hsd-es-id: 16015883075
  Change-Id: I7cdfb877f2d9419c98e19c290918a2a8dbe75d5c
  Original commit hash: d463edb6184e7fc337d42e929d6e996118735de7
  
  AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
  AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass
################################################################################

Report Summary: Backstop found 10 suspect commits for review 

Warnings Found:
  Commit: a339cff    --Commit Message Contains Oem: AMD
  Commit: aa63c52    --Commit Message Contains Key Word: bypass
  Commit: 078c7f1    --Commit Message Contains Key Word: restricted
  Commit: 2c4bc2d    --Commit Message Contains Key Word: step
  Commit: 2c4bc2d    --Commit Message Contains Key Word: revert
  Commit: 550fe0d    --Commit Message Contains Key Word: step
  Commit: 667c533    --Commit Message Contains Key Word: step
  Commit: 3f9ab55    --Commit Message Contains Key Word: step
  Commit: 7cd06e6    --Commit Message Contains Key Word: step
  Commit: 2bea151    --Commit Message Contains Key Word: internal
  Commit: 731a421    --Commit Message Contains Key Word: bypass
