
---------- Begin Simulation Statistics ----------
simSeconds                                   0.020688                       # Number of seconds simulated (Second)
simTicks                                  20687748500                       # Number of ticks simulated (Tick)
finalTick                                 20687748500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1104.92                       # Real time elapsed on the host (Second)
hostTickRate                                 18723318                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   23653936                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       50000000                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    45252                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      45252                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         41375507                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        74597126                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       54                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       66678705                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 407820                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             24597145                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          13768819                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  21                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            41280189                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.615271                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.308954                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  23413089     56.72%     56.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3143530      7.62%     64.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2996889      7.26%     71.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2983501      7.23%     78.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2469523      5.98%     84.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2194929      5.32%     90.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1874099      4.54%     94.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1143469      2.77%     97.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1061160      2.57%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              41280189                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  469173     26.23%     26.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   7337      0.41%     26.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   12110      0.68%     27.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     27.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                    89      0.00%     27.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     27.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     27.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     27.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     27.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                  382      0.02%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     27.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 685413     38.32%     65.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                607995     33.99%     99.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              3452      0.19%     99.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             2834      0.16%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           94      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      44948483     67.41%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       564663      0.85%     68.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         43165      0.06%     68.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         1503      0.00%     68.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp       524247      0.79%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         7396      0.01%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc           12      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv           31      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        39033      0.06%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     14997208     22.49%     91.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      5343683      8.01%     99.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       186993      0.28%     99.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        22194      0.03%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       66678705                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.611550                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1788785                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.026827                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                175260053                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                97961795                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        63273262                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1574143                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1239493                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           732665                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    67679230                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       788166                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          64751674                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      14457394                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1760118                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           19568944                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       11078638                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      5111550                       # Number of stores executed (Count)
system.cpu.numRate                           1.564976                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1097                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           95318                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000000                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.827510                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.827510                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.208444                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.208444                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   79250085                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  48440639                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     1092401                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     212062                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 539451935                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   606551                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 20687748500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       16883941                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6028768                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       459943                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       672821                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            665303                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect              55599                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        58885                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     29498249                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     2.751763                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     3.193204                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0     10712236     36.31%     36.31% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      3906400     13.24%     49.56% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      3305377     11.21%     60.76% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      2638930      8.95%     69.71% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4      1687270      5.72%     75.43% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5       886868      3.01%     78.44% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      1097592      3.72%     82.16% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7      1293550      4.39%     86.54% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8      1693355      5.74%     92.28% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9      1164718      3.95%     96.23% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10       725722      2.46%     98.69% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11       173706      0.59%     99.28% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12       106507      0.36%     99.64% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        45206      0.15%     99.79% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        60812      0.21%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     29498249                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        24609724                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            724189                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     37700676                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.326236                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.476480                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        24566346     65.16%     65.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4857926     12.89%     78.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1445592      3.83%     81.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          946201      2.51%     84.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          843956      2.24%     86.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          906442      2.40%     89.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          579953      1.54%     90.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          409545      1.09%     91.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3144715      8.34%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     37700676                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000000                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    15673590                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11248696                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    9028107                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     625213                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49657293                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                274778                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     33431364     66.86%     66.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       419098      0.84%     67.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        25979      0.05%     67.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          914      0.00%     67.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp       425111      0.85%     68.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         5806      0.01%     68.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     68.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv           24      0.00%     68.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc        18082      0.04%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11092107     22.18%     90.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4406207      8.81%     99.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       156589      0.31%     99.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        18687      0.04%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000000                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3144715                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       17382272                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          17382272                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      17382272                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         17382272                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       897981                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          897981                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       897981                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         897981                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  20066121999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  20066121999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  20066121999                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  20066121999                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     18280253                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      18280253                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     18280253                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     18280253                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.049123                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.049123                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.049123                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.049123                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 22345.820233                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 22345.820233                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 22345.820233                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 22345.820233                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         6102                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          381                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    16.015748                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       120387                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            120387                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       669758                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        669758                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       669758                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       669758                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       228223                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       228223                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       228223                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       228223                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   8245251500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   8245251500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   8245251500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   8245251500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.012485                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.012485                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.012485                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.012485                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 36128.048006                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 36128.048006                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 36128.048006                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 36128.048006                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 226175                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     13441068                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        13441068                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       414293                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        414293                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  14587016000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  14587016000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     13855361                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     13855361                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.029901                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.029901                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 35209.419421                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 35209.419421                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       266048                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       266048                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       148245                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       148245                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7404704000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7404704000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.010699                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.010699                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 49949.097777                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 49949.097777                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3941204                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3941204                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       483688                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       483688                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   5479105999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   5479105999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4424892                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4424892                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.109311                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.109311                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 11327.769138                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 11327.769138                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       403710                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       403710                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        79978                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        79978                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    840547500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    840547500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.018075                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.018075                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 10509.733927                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 10509.733927                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2036.093017                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             15820799                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             226175                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              69.949371                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2036.093017                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.994186                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.994186                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          166                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1073                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          762                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           37                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          146470247                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         146470247                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2602677                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              21909750                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14791709                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1246479                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 729574                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7639140                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 47266                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               83517772                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                263068                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       363832                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       363832                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       363832                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       363832                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        77085                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        77085                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        77085                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        77085                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   4811222000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   4811222000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   4811222000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   4811222000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       440917                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       440917                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       440917                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       440917                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.174829                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.174829                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.174829                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.174829                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 62414.503470                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 62414.503470                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 62414.503470                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 62414.503470                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        77085                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        77085                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        77085                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        77085                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   4734137000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   4734137000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   4734137000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   4734137000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.174829                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.174829                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.174829                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.174829                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 61414.503470                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 61414.503470                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 61414.503470                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 61414.503470                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        77069                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       363832                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       363832                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        77085                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        77085                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   4811222000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   4811222000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       440917                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       440917                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.174829                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.174829                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 62414.503470                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 62414.503470                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        77085                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        77085                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   4734137000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   4734137000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.174829                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.174829                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 61414.503470                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 61414.503470                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.984978                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       440113                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        77069                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     5.710636                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1549500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.984978                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       958919                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       958919                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              41920                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       90315822                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     8595784                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            8595784                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      40448346                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1544708                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                      10823                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 2435                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1180                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         3131                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  11348453                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1703                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      154                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           41280189                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.187874                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.898725                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 20750524     50.27%     50.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3750899      9.09%     59.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2956343      7.16%     66.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2897444      7.02%     73.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2196540      5.32%     78.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1023254      2.48%     81.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1354742      3.28%     84.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   874500      2.12%     86.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  5475943     13.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             41280189                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.207751                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.182833                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       11345533                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          11345533                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      11345533                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         11345533                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2883                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2883                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2883                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2883                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    148310464                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    148310464                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    148310464                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    148310464                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     11348416                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      11348416                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     11348416                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     11348416                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000254                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000254                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000254                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000254                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 51443.102324                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 51443.102324                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 51443.102324                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 51443.102324                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        33213                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          411                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      80.810219                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          336                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               336                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          747                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           747                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          747                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          747                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2136                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2136                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2136                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2136                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    117135474                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    117135474                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    117135474                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    117135474                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000188                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000188                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000188                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000188                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 54838.705056                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 54838.705056                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 54838.705056                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 54838.705056                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    336                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     11345533                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        11345533                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2883                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2883                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    148310464                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    148310464                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     11348416                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     11348416                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000254                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000254                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 51443.102324                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 51443.102324                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          747                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          747                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2136                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2136                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    117135474                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    117135474                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000188                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000188                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 54838.705056                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 54838.705056                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1676.543184                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                53590                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                336                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             159.494048                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1676.543184                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.818625                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.818625                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1800                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          121                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1652                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.878906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           90789464                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          90789464                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    729574                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    9004264                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1802074                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               74597180                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               218520                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 16883941                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6028768                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    47                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     10271                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1755240                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           7302                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         411448                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       442812                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               854260                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 64451148                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                64005927                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  39059924                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  51584508                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.546952                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.757203                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          339                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          339                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          339                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          339                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker          320                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total          320                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker          320                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total          320                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker     19017500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total     19017500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker     19017500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total     19017500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          659                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          659                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          659                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          659                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.485584                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.485584                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.485584                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.485584                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 59429.687500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 59429.687500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 59429.687500                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 59429.687500                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker          320                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total          320                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker          320                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total          320                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker     18697500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total     18697500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker     18697500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total     18697500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.485584                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.485584                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.485584                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.485584                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 58429.687500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 58429.687500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 58429.687500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 58429.687500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements          304                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          339                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          339                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker          320                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total          320                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker     19017500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total     19017500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          659                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          659                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.485584                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.485584                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 59429.687500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 59429.687500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker          320                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total          320                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker     18697500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total     18697500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.485584                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.485584                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 58429.687500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 58429.687500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    15.927235                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          597                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs          304                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.963816                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    15.927235                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.995452                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.995452                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         1638                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         1638                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      595808                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 5635239                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 7141                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                7302                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1603870                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 5857                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    338                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11248696                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.181632                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            42.222650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               10946405     97.31%     97.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                70962      0.63%     97.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 3058      0.03%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 2326      0.02%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1579      0.01%     98.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1134      0.01%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  922      0.01%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1199      0.01%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 2044      0.02%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2863      0.03%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              78423      0.70%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              17715      0.16%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               6880      0.06%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              28479      0.25%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              12877      0.11%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3602      0.03%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              17521      0.16%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              10247      0.09%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                953      0.01%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                643      0.01%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                549      0.00%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                484      0.00%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               2280      0.02%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                960      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1967      0.02%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                946      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                483      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               2637      0.02%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                726      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                447      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            27385      0.24%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            11466                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11248696                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  14461655                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  128948                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              14590603                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  5112231                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  38396                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              5150627                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      19573886                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      167344                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  19741230                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                  11348476                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     231                       # read misses (Count)
system.cpu.mmu.itb.readAccesses              11348707                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                      11348476                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         231                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                  11348707                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 729574                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3553480                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                12726014                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2103                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  15037496                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               9231522                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               80265598                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                197603                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1321321                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                6937509                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1043856                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            60058255                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   104025710                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 99281465                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1538462                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              36837447                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 23220779                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      40                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  42                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   4480617                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        109165684                       # The number of ROB reads (Count)
system.cpu.rob.writes                       152829508                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000000                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.inst                    261                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 109441                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    109702                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   261                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                109441                       # number of overall hits (Count)
system.l2.overallHits::total                   109702                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        77085                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker          320                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 1875                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               118736                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  198016                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        77085                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker          320                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                1875                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              118736                       # number of overall misses (Count)
system.l2.overallMisses::total                 198016                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   4616829000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker     18194500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       114317000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      7726615500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        12475956000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   4616829000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker     18194500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      114317000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     7726615500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       12475956000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        77085                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker          320                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               2136                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             228177                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                307718                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        77085                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker          320                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2136                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            228177                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               307718                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.877809                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.520368                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.643498                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.877809                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.520368                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.643498                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 59892.702860                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 56857.812500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 60969.066667                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 65073.907661                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    63004.787492                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 59892.702860                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 56857.812500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 60969.066667                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 65073.907661                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   63004.787492                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  104                       # number of writebacks (Count)
system.l2.writebacks::total                       104                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker           18                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker           27                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    45                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker           18                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker           27                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   45                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        77067                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker          293                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             1875                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           118736                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              197971                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        77067                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker          293                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1875                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          118736                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             197971                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   4462050000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker     16408500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    110567000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   7489143500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    12078169000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   4462050000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker     16408500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    110567000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   7489143500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   12078169000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999766                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.915625                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.877809                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.520368                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.643352                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999766                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.915625                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.877809                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.520368                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.643352                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 57898.322239                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 56001.706485                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 58969.066667                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 63073.907661                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 61009.789313                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 57898.322239                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 56001.706485                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 58969.066667                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 63073.907661                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 61009.789313                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            107                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       150086                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         150086                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data             46                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                46                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data           46                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            46                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.hits::cpu.inst             261                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                261                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1875                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1875                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    114317000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    114317000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2136                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2136                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.877809                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.877809                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 60969.066667                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 60969.066667                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1875                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1875                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    110567000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    110567000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.877809                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.877809                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 58969.066667                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 58969.066667                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              70235                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 70235                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             9715                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                9715                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    572670500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      572670500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          79950                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             79950                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.121513                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.121513                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 58947.040659                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 58947.040659                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         9715                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            9715                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    553240500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    553240500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.121513                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.121513                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 56947.040659                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 56947.040659                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          39206                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             39206                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        77085                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker          320                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       109021                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          186426                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   4616829000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker     18194500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   7153945000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  11788968500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        77085                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker          320                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       148227                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        225632                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.735500                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.826239                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 59892.702860                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 56857.812500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 65619.880573                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 63236.718591                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker           18                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker           27                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            45                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        77067                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker          293                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       109021                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       186381                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   4462050000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker     16408500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   6935903000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  11414361500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999766                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.915625                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.735500                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.826040                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 57898.322239                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 56001.706485                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 63619.880573                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 61242.087445                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks          336                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              336                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          336                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          336                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       120387                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           120387                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       120387                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       120387                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  8334.827933                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       219603                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     109855                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.999026                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    95565000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    8334.827933                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.508718                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.508718                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          10868                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   47                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  679                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2606                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 6538                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  998                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.663330                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    4749307                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   4749307                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       104.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     77067.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples       293.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1875.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    118723.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.027531639480                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              398576                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                 49                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      197971                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        104                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    197971                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      104                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     13                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      17.63                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                197971                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  104                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  161716                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   22820                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    8024                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    3427                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     935                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     460                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     258                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     153                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     107                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean   63859.333333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean  23243.285429                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev  94276.180960                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-8191            1     33.33%     33.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-16383            1     33.33%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::172032-176127            1     33.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.333333                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.306995                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.154701                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                1     33.33%     33.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2     66.67%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                12670144                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 6656                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              612446733.87246573                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              321736.31654503                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   20687460500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     104442.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      4932288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker        18752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst       120000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      7598272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         3328                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 238415891.415153294802                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 906430.199497059919                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 5800534.553095519543                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 367283660.665151655674                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 160868.158272515750                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        77067                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker          293                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst         1875                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       118736                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          104                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   1956221686                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      6833374                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     50019420                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3658340864                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 227280805984                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     25383.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     23322.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     26677.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30810.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 2185392365.23                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      4932288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker        18752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst       120000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      7599104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       12670144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       120000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       120000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         6656                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         6656                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        77067                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker          293                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst         1875                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       118736                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          197971                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          104                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            104                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    238415891                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       906430                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        5800535                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      367323878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         612446734                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      5800535                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       5800535                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       321736                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           321736                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       321736                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    238415891                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       906430                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       5800535                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     367323878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        612768470                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               197958                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                  52                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         2923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2372                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3047                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         5318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        11647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        21268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        24644                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2902                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         2737                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2382                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2727                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         2874                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         2329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         3001                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         4079                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         9132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        23576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         5330                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         9704                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         7113                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         6937                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         4843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         5736                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         4572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         6405                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         4411                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         3264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2208734008                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             659596056                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         5671415344                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11157.59                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28649.59                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              133875                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 20                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            67.63                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           38.46                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        64114                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   197.654927                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   131.444158                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   223.657514                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        29566     46.11%     46.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        18862     29.42%     75.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         6478     10.10%     85.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2937      4.58%     90.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1667      2.60%     92.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1168      1.82%     94.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          879      1.37%     96.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          564      0.88%     96.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1993      3.11%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        64114                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              12669312                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               3328                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              612.406517                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                0.160868                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.19                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.19                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               67.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    79219419.552000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    105321202.660801                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   398136297.753599                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  105237.888000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3680948355.470459                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 15381218982.427071                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1686624856.089617                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  21331574351.841595                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1031.121117                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2510616262                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    929950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17247182238                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    120739364.928000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    160517291.390400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   434537763.340802                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  90203.904000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3680948355.470459                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 15494512410.921511                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1599574538.150417                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  21490919928.105614                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1038.823530                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2375821232                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    929950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  17381977268                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              188256                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           104                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            150089                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               9715                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              9715                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          188256                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       546135                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       546139                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  546139                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     12676800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     12676816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 12676816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             197973                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   197973    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               197973                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy           416476500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1065546158                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         348164                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       183230                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             227768                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       120491                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          336                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           183164                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             79950                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            79950                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2136                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        225632                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            46                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           46                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4608                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       682625                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          944                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       231239                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 919416                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       158208                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     22308112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        20480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      4933440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                27420240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             107                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      6656                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            307873                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.107453                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.309689                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  274791     89.25%     89.25% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   33082     10.75%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              307873                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          366187500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2136499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         228201000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            335968                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          77123423                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        611648                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       303891                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        33075                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  20687748500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.017700                       # Number of seconds simulated (Second)
simTicks                                  17700301000                       # Number of ticks simulated (Tick)
finalTick                                 38388049500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1135.43                       # Real time elapsed on the host (Second)
hostTickRate                                 15589029                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   30069296                       # Number of bytes of host memory used (Byte)
simInsts                                    100000006                       # Number of instructions simulated (Count)
simOps                                      100000006                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    88072                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      88072                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         35400603                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        76541711                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       23                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       68251218                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 676987                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             26541731                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          15300558                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  23                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            35394401                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.928305                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.551351                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  18988489     53.65%     53.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2349695      6.64%     60.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2166385      6.12%     66.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2345911      6.63%     73.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2392412      6.76%     79.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2254034      6.37%     86.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2068933      5.85%     92.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1350732      3.82%     95.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1477810      4.18%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              35394401                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  489356     19.61%     19.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  12584      0.50%     20.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   22606      0.91%     21.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     21.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                    44      0.00%     21.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     21.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     21.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     21.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     21.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                  215      0.01%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     21.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1053179     42.20%     63.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                914798     36.66%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1589      0.06%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             1090      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           53      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      43475222     63.70%     63.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1009337      1.48%     65.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         38355      0.06%     65.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          828      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp       166970      0.24%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         4092      0.01%     65.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc           14      0.00%     65.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv           49      0.00%     65.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        13666      0.02%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     16026169     23.48%     88.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      7445754     10.91%     99.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        62614      0.09%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         8095      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       68251218                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.927968                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2495461                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.036563                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                174551696                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               102676653                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        64372812                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    517595                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   417261                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           237375                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    70487360                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       259266                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          65668573                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      15180326                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   2445384                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           22255520                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       10438202                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      7075194                       # Number of stores executed (Count)
system.cpu.numRate                           1.855013                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              57                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            6202                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000006                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000006                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.708012                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.708012                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.412405                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.412405                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   78714717                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  48291947                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      348816                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      72557                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 521571685                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   188719                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 38388049500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       18006647                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       8558269                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       807840                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1054969                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            799582                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect             100936                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted       102575                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     28876079                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     1.887689                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     2.556481                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0     12717260     44.04%     44.04% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      4422279     15.31%     59.36% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      3682153     12.75%     72.11% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      2698690      9.35%     81.45% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4      1367834      4.74%     86.19% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5       749051      2.59%     88.78% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6       772630      2.68%     91.46% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7       705966      2.44%     93.90% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       812868      2.82%     96.72% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9       474752      1.64%     98.36% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10       299068      1.04%     99.40% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        81870      0.28%     99.68% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12        43788      0.15%     99.83% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        30321      0.11%     99.94% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        17549      0.06%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     28876079                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        26550651                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts            902156                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     31465830                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.589025                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.692148                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        19314238     61.38%     61.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3862313     12.27%     73.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1313165      4.17%     77.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1002260      3.19%     81.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          888160      2.82%     83.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          784896      2.49%     86.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          484704      1.54%     87.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          409513      1.30%     89.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3406581     10.83%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     31465830                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000006                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000006                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    17661045                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11583049                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8240133                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     195847                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49659457                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                444583                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     31463644     62.93%     62.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       717344      1.43%     64.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        18900      0.04%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          477      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp       129767      0.26%     64.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         2674      0.01%     64.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv           46      0.00%     64.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         6109      0.01%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11533403     23.07%     87.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6070868     12.14%     99.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        49646      0.10%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         7128      0.01%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000006                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3406581                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       19938672                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          19938672                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      19938672                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         19938672                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       448093                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          448093                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       448093                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         448093                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  11015639976                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  11015639976                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  11015639976                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  11015639976                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     20386765                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      20386765                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     20386765                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     20386765                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.021980                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.021980                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.021980                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.021980                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 24583.378843                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 24583.378843                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 24583.378843                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 24583.378843                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         3153                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          202                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    15.608911                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        71142                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             71142                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       331217                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        331217                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       331217                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       331217                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       116876                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       116876                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       116876                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       116876                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   4305493488                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   4305493488                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   4305493488                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4305493488                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.005733                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005733                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.005733                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005733                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 36838.131764                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 36838.131764                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 36838.131764                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 36838.131764                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 116876                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     14098742                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        14098742                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       210028                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        210028                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7765298500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7765298500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     14308770                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     14308770                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.014678                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.014678                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 36972.682214                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 36972.682214                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       135499                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       135499                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        74529                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        74529                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   3768593500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   3768593500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.005209                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.005209                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 50565.464450                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 50565.464450                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      5839930                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5839930                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       238065                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       238065                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   3250341476                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   3250341476                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6077995                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6077995                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.039168                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.039168                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 13653.168152                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 13653.168152                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       195718                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       195718                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        42347                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        42347                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    536899988                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    536899988                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.006967                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006967                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 12678.583796                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 12678.583796                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             21845244                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             118924                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             183.690794                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           86                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1262                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          520                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          167                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          163210996                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         163210996                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3032305                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              15478905                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14933328                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1039676                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 910187                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              6920593                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 77878                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               88316825                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                448261                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       227650                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       227650                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       227650                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       227650                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        88880                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        88880                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        88880                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        88880                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   5541290000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   5541290000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   5541290000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   5541290000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       316530                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       316530                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       316530                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       316530                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.280795                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.280795                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.280795                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.280795                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 62345.747075                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 62345.747075                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 62345.747075                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 62345.747075                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        88880                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        88880                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        88880                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        88880                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   5452410000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   5452410000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   5452410000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   5452410000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.280795                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.280795                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.280795                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.280795                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 61345.747075                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 61345.747075                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 61345.747075                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 61345.747075                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        88880                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       227650                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       227650                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        88880                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        88880                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   5541290000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   5541290000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       316530                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       316530                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.280795                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.280795                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 62345.747075                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 62345.747075                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        88880                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        88880                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   5452410000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   5452410000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.280795                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.280795                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 61345.747075                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 61345.747075                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       317334                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        88896                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     3.569722                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       721940                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       721940                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               4273                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       95956233                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     8151063                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            8151063                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      34403703                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1961592                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       4815                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           792                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  11457088                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   286                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      180                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           35394401                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.711058                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.122895                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 15120770     42.72%     42.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3611238     10.20%     52.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2362897      6.68%     59.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2225417      6.29%     65.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1989295      5.62%     71.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1245915      3.52%     75.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1445416      4.08%     79.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1063879      3.01%     82.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  6329574     17.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             35394401                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.230252                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.710582                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       11456572                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          11456572                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      11456572                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         11456572                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          516                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             516                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          516                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            516                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     14994999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     14994999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     14994999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     14994999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     11457088                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      11457088                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     11457088                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     11457088                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000045                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000045                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000045                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000045                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 29060.075581                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 29060.075581                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 29060.075581                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 29060.075581                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          673                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      48.071429                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          375                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               375                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           80                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            80                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           80                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           80                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          436                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          436                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          436                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          436                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     10381000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     10381000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     10381000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     10381000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 23809.633028                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 23809.633028                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 23809.633028                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 23809.633028                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    375                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     11456572                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        11456572                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          516                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           516                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     14994999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     14994999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     11457088                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     11457088                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000045                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000045                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 29060.075581                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 29060.075581                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           80                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           80                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          436                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          436                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     10381000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     10381000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 23809.633028                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 23809.633028                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1838.328035                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             22751087                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2236                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           10174.904741                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1838.328035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.897621                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.897621                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1861                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          122                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1724                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.908691                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           91657140                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          91657140                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    910187                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    5231297                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1280563                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               76541734                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               296733                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 18006647                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 8558269                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    19                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      4633                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1264092                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          10978                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         525828                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       562402                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1088230                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 65246870                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                64610187                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  37792268                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  50882781                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.825115                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.742732                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          330                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          330                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          330                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          330                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker          296                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total          296                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker          296                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total          296                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker     17873000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total     17873000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker     17873000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total     17873000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          626                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          626                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          626                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          626                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.472843                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.472843                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.472843                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.472843                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 60381.756757                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 60381.756757                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 60381.756757                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 60381.756757                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker          296                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total          296                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker          296                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total          296                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker     17577000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total     17577000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker     17577000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total     17577000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.472843                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.472843                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.472843                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.472843                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 59381.756757                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 59381.756757                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 59381.756757                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 59381.756757                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements          296                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          330                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          330                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker          296                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total          296                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker     17873000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total     17873000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          626                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          626                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.472843                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.472843                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 60381.756757                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 60381.756757                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker          296                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total          296                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker     17577000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total     17577000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.472843                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.472843                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 59381.756757                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 59381.756757                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          688                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs          312                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     2.205128                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         1548                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         1548                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      869138                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 6423596                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 8041                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               10978                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2480275                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 2066                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    203                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11583048                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.041806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            49.595265                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11418552     98.58%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                34720      0.30%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1673      0.01%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1304      0.01%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1163      0.01%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  943      0.01%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  793      0.01%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1131      0.01%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1499      0.01%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1989      0.02%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              31886      0.28%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              12243      0.11%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               5062      0.04%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              11570      0.10%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               6057      0.05%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2644      0.02%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               7051      0.06%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               4785      0.04%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1022      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                449      0.00%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                381      0.00%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                421      0.00%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1521      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                835      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1663      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                834      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                387      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               3131      0.03%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1254      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                373      0.00%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            25712      0.22%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            11519                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11583048                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  15184089                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  104540                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              15288629                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  7076004                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  33433                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              7109437                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      22260093                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      137973                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  22398066                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                  11457148                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     214                       # read misses (Count)
system.cpu.mmu.itb.readAccesses              11457362                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                      11457148                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         214                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                  11457362                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 910187                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  4028506                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 7653032                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1098                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  14934547                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               7867031                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               84178698                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                115803                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 535238                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                6568485                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 798713                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            61599227                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   107171884                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                102703638                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    498042                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              36155524                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 25443697                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      15                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  18                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2693019                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        104609906                       # The number of ROB reads (Count)
system.cpu.rob.writes                       157076545                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000006                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000006                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.inst                    320                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  57080                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     57400                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   320                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 57080                       # number of overall hits (Count)
system.l2.overallHits::total                    57400                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        88880                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker          296                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  116                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                59777                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  149069                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        88880                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker          296                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 116                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               59777                       # number of overall misses (Count)
system.l2.overallMisses::total                 149069                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   5318185500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker     17116500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         9130500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      4034716000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         9379148500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   5318185500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker     17116500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        9130500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     4034716000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        9379148500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        88880                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker          296                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                436                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             116857                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                206469                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        88880                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker          296                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               436                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            116857                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               206469                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.266055                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.511540                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.721992                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.266055                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.511540                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.721992                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 59835.570432                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 57826.013514                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 78711.206897                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 67496.127273                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    62918.168767                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 59835.570432                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 57826.013514                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 78711.206897                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 67496.127273                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   62918.168767                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                10009                       # number of writebacks (Count)
system.l2.writebacks::total                     10009                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker           25                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker           22                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    47                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker           25                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker           22                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   47                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        88855                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker          274                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              116                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            59777                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              149022                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        88855                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker          274                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             116                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           59777                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             149022                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   5139332500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker     15146000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      8898500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   3915162000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     9078539000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   5139332500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker     15146000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      8898500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   3915162000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    9078539000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999719                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.925676                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.266055                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.511540                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.721765                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999719                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.925676                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.266055                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.511540                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.721765                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 57839.541950                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 55277.372263                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 76711.206897                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 65496.127273                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 60920.796929                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 57839.541950                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 55277.372263                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 76711.206897                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 65496.127273                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 60920.796929                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          10065                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        96236                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          96236                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data             19                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                19                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data           19                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            19                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.hits::cpu.inst             320                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                320                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           116                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              116                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      9130500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      9130500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          436                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            436                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.266055                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.266055                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 78711.206897                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 78711.206897                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          116                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          116                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      8898500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      8898500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.266055                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.266055                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 76711.206897                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 76711.206897                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              36041                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 36041                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             6294                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                6294                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    395640000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      395640000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          42335                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             42335                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.148671                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.148671                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 62859.866540                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 62859.866540                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         6294                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            6294                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    383052000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    383052000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.148671                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.148671                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 60859.866540                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 60859.866540                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          21039                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             21039                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        88880                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker          296                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        53483                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          142659                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   5318185500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker     17116500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   3639076000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   8974378000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        88880                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker          296                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        74522                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        163698                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.717681                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.871477                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 59835.570432                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 57826.013514                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 68041.732887                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 62907.899256                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker           25                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker           22                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            47                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        88855                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker          274                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        53483                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       142612                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   5139332500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker     15146000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   3532110000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   8686588500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999719                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.925676                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.717681                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.871190                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 57839.541950                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 55277.372263                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 66041.732887                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 60910.642162                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          375                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              375                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          375                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          375                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        71142                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            71142                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        71142                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        71142                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 14397.890287                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       139804                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      82385                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.696959                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   14397.890287                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.878777                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.878777                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14901                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   59                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  338                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1512                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                11682                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 1310                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.909485                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    3065445                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   3065445                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     10009.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     88855.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples       274.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       116.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     59719.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.012115065652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          586                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          586                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              309996                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               9442                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      149022                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      10009                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    149022                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    10009                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     58                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.28                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                149022                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                10009                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  127319                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   13649                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    4400                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    2108                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     647                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     320                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     202                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     134                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     147                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    227                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    253                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    541                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    582                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    597                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    607                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    610                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    605                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    599                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    614                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    608                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    587                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    588                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    587                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          586                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     264.819113                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    602.483792                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255           428     73.04%     73.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511           86     14.68%     87.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767           35      5.97%     93.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-1023           14      2.39%     96.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1279           10      1.71%     97.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1280-1535            5      0.85%     98.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1791            3      0.51%     99.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.17%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.17%     99.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.17%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.17%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12032-12287            1      0.17%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           586                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          586                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.071672                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.997160                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.730071                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              349     59.56%     59.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                7      1.19%     60.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              173     29.52%     90.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               24      4.10%     94.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                9      1.54%     95.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               12      2.05%     97.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                4      0.68%     98.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      0.17%     98.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.17%     98.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                2      0.34%     99.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                1      0.17%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                1      0.17%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                1      0.17%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                1      0.17%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           586                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 9537408                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               640576                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              538827447.05866861                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              36190119.02678943                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   17700397500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     111301.55                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      5686720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker        17536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         7424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      3822016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       640256                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 321278152.275489509106                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 990717.615480098291                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 419427.895604713121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 215929435.324291914701                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 36172040.238185778260                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        88855                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker          274                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          116                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        59777                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        10009                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   2249654206                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      6209198                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      5142194                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1984420732                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1123483536098                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     25318.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     22661.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     44329.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     33197.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 112247331.01                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      5686720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker        17536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         7424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      3825728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        9537408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         7424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         7424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       640576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       640576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        88855                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker          274                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          116                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        59777                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          149022                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        10009                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          10009                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    321278152                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       990718                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         419428                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      216139149                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         538827447                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       419428                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        419428                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     36190119                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         36190119                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     36190119                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    321278152                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       990718                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        419428                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     216139149                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        575017566                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               148964                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               10004                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1249                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1031                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1746                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         8709                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         7230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        20831                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        28710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1825                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1118                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         1680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         1440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         1525                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         1902                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         4663                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        20952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         2851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         6529                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         4160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         5388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         2581                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         2388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         4016                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         3382                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         2101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         1523                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           80                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           91                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          213                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          474                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          539                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          491                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          346                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          247                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          223                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          478                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          589                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          582                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          791                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          626                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1639748042                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             496348048                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         4245426330                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11007.68                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28499.68                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              102785                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               3957                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            69.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           39.55                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        52218                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   194.817726                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   124.537260                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   230.999699                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        27643     52.94%     52.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        12289     23.53%     76.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         4257      8.15%     84.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2286      4.38%     89.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1559      2.99%     91.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1222      2.34%     94.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          861      1.65%     95.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          609      1.17%     97.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1492      2.86%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        52218                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               9533696                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             640256                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              538.617733                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               36.172040                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.99                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.80                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.19                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               67.15                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    67012624.224000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    89075839.406401                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   344425838.534401                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  14323628.256000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3148963346.625610                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 13982004836.049442                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 811521277.593616                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  18457327390.689648                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1042.769125                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1180322182                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    795550000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  15724428818                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    95867317.728000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    127437784.488001                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   282163937.260799                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  23276365.728000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3148963346.625610                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 13937321720.447859                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 845854066.982409                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  18460884539.260780                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1042.970091                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1231987538                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    795550000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15672763462                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              142728                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         10009                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             96292                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               6294                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              6294                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          142728                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       404345                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       404345                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  404345                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     10177984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     10177984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 10177984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             149022                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   149022    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               149022                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy           332850500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          804952826                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         255323                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       144926                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             164134                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        81151                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          375                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           134966                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             42335                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            42335                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            436                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        163698                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            19                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           19                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1247                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       350628                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          888                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       266640                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 619403                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12031936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        18944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      5688320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                17791104                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           10065                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    640576                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            216555                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.178578                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.383000                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  177883     82.14%     82.14% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   38672     17.86%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              216555                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          242223993                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            436499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         116866999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            307976                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          88912435                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        412924                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       206432                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        38674                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  17700301000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
