

================================================================
== Vitis HLS Report for 'decay_eligibility_traces'
================================================================
* Date:           Mon Dec  8 20:06:21 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.321 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     8197|     8197|  81.970 us|  81.970 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DECAY_OUTER_DECAY_INNER  |     8195|     8195|         6|          2|          1|  4096|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.85>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/snn_top_hls.cpp:203]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/snn_top_hls.cpp:202]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_0, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_1, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_2, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_3, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%params_trace_decay_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %params_trace_decay_val" [src/snn_top_hls.cpp:205]   --->   Operation 16 'read' 'params_trace_decay_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln205 = sext i16 %params_trace_decay_val_read" [src/snn_top_hls.cpp:205]   --->   Operation 17 'sext' 'sext_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln202 = store i7 0, i7 %i" [src/snn_top_hls.cpp:202]   --->   Operation 19 'store' 'store_ln202' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln203 = store i7 0, i7 %j" [src/snn_top_hls.cpp:203]   --->   Operation 20 'store' 'store_ln203' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body4" [src/snn_top_hls.cpp:202]   --->   Operation 21 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [src/snn_top_hls.cpp:202]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.67ns)   --->   "%icmp_ln202 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [src/snn_top_hls.cpp:202]   --->   Operation 23 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.67ns)   --->   "%add_ln202_1 = add i13 %indvar_flatten_load, i13 1" [src/snn_top_hls.cpp:202]   --->   Operation 24 'add' 'add_ln202_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %for.inc7, void %for.end9" [src/snn_top_hls.cpp:202]   --->   Operation 25 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln202 = store i13 %add_ln202_1, i13 %indvar_flatten" [src/snn_top_hls.cpp:202]   --->   Operation 26 'store' 'store_ln202' <Predicate = (!icmp_ln202)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.32>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/snn_top_hls.cpp:203]   --->   Operation 27 'load' 'j_load' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/snn_top_hls.cpp:202]   --->   Operation 28 'load' 'i_load' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln202 = add i7 %i_load, i7 1" [src/snn_top_hls.cpp:202]   --->   Operation 29 'add' 'add_ln202' <Predicate = (!icmp_ln202)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.87ns)   --->   "%icmp_ln203 = icmp_eq  i7 %j_load, i7 64" [src/snn_top_hls.cpp:203]   --->   Operation 30 'icmp' 'icmp_ln203' <Predicate = (!icmp_ln202)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.99ns)   --->   "%select_ln202 = select i1 %icmp_ln203, i7 0, i7 %j_load" [src/snn_top_hls.cpp:202]   --->   Operation 31 'select' 'select_ln202' <Predicate = (!icmp_ln202)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.99ns)   --->   "%select_ln202_1 = select i1 %icmp_ln203, i7 %add_ln202, i7 %i_load" [src/snn_top_hls.cpp:202]   --->   Operation 32 'select' 'select_ln202_1' <Predicate = (!icmp_ln202)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i7 %select_ln202_1" [src/snn_top_hls.cpp:203]   --->   Operation 33 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i7 %select_ln202" [src/snn_top_hls.cpp:203]   --->   Operation 34 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln202, i32 2, i32 5" [src/snn_top_hls.cpp:203]   --->   Operation 35 'partselect' 'lshr_ln' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln203, i4 %lshr_ln" [src/snn_top_hls.cpp:205]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i10 %tmp_s" [src/snn_top_hls.cpp:205]   --->   Operation 37 'zext' 'zext_ln205' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_0_addr = getelementptr i16 %p_ZL18eligibility_traces_0, i64 0, i64 %zext_ln205" [src/snn_top_hls.cpp:205]   --->   Operation 38 'getelementptr' 'p_ZL18eligibility_traces_0_addr' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_1_addr = getelementptr i16 %p_ZL18eligibility_traces_1, i64 0, i64 %zext_ln205" [src/snn_top_hls.cpp:205]   --->   Operation 39 'getelementptr' 'p_ZL18eligibility_traces_1_addr' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_2_addr = getelementptr i16 %p_ZL18eligibility_traces_2, i64 0, i64 %zext_ln205" [src/snn_top_hls.cpp:205]   --->   Operation 40 'getelementptr' 'p_ZL18eligibility_traces_2_addr' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_3_addr = getelementptr i16 %p_ZL18eligibility_traces_3, i64 0, i64 %zext_ln205" [src/snn_top_hls.cpp:205]   --->   Operation 41 'getelementptr' 'p_ZL18eligibility_traces_3_addr' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%p_ZL18eligibility_traces_0_load = load i10 %p_ZL18eligibility_traces_0_addr" [src/snn_top_hls.cpp:205]   --->   Operation 42 'load' 'p_ZL18eligibility_traces_0_load' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%p_ZL18eligibility_traces_1_load = load i10 %p_ZL18eligibility_traces_1_addr" [src/snn_top_hls.cpp:205]   --->   Operation 43 'load' 'p_ZL18eligibility_traces_1_load' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%p_ZL18eligibility_traces_2_load = load i10 %p_ZL18eligibility_traces_2_addr" [src/snn_top_hls.cpp:205]   --->   Operation 44 'load' 'p_ZL18eligibility_traces_2_load' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%p_ZL18eligibility_traces_3_load = load i10 %p_ZL18eligibility_traces_3_addr" [src/snn_top_hls.cpp:205]   --->   Operation 45 'load' 'p_ZL18eligibility_traces_3_load' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 46 [1/1] (1.87ns)   --->   "%add_ln203 = add i7 %select_ln202, i7 1" [src/snn_top_hls.cpp:203]   --->   Operation 46 'add' 'add_ln203' <Predicate = (!icmp_ln202)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln202 = store i7 %select_ln202_1, i7 %i" [src/snn_top_hls.cpp:202]   --->   Operation 47 'store' 'store_ln202' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln203 = store i7 %add_ln203, i7 %j" [src/snn_top_hls.cpp:203]   --->   Operation 48 'store' 'store_ln203' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln203 = br void %for.body4" [src/snn_top_hls.cpp:203]   --->   Operation 49 'br' 'br_ln203' <Predicate = (!icmp_ln202)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 50 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL18eligibility_traces_0_load = load i10 %p_ZL18eligibility_traces_0_addr" [src/snn_top_hls.cpp:205]   --->   Operation 50 'load' 'p_ZL18eligibility_traces_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 51 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL18eligibility_traces_1_load = load i10 %p_ZL18eligibility_traces_1_addr" [src/snn_top_hls.cpp:205]   --->   Operation 51 'load' 'p_ZL18eligibility_traces_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 52 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL18eligibility_traces_2_load = load i10 %p_ZL18eligibility_traces_2_addr" [src/snn_top_hls.cpp:205]   --->   Operation 52 'load' 'p_ZL18eligibility_traces_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 53 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL18eligibility_traces_3_load = load i10 %p_ZL18eligibility_traces_3_addr" [src/snn_top_hls.cpp:205]   --->   Operation 53 'load' 'p_ZL18eligibility_traces_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 54 [1/1] (1.82ns)   --->   "%tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZL18eligibility_traces_0_load, i2 1, i16 %p_ZL18eligibility_traces_1_load, i2 2, i16 %p_ZL18eligibility_traces_2_load, i2 3, i16 %p_ZL18eligibility_traces_3_load, i16 0, i2 %trunc_ln203_1" [src/snn_top_hls.cpp:205]   --->   Operation 54 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.58>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln205_1 = sext i16 %tmp" [src/snn_top_hls.cpp:205]   --->   Operation 55 'sext' 'sext_ln205_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (5.58ns)   --->   "%mul_ln205 = mul i32 %sext_ln205_1, i32 %sext_ln205" [src/snn_top_hls.cpp:205]   --->   Operation 56 'mul' 'mul_ln205' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.58ns)   --->   "%ret_ln208 = ret" [src/snn_top_hls.cpp:208]   --->   Operation 82 'ret' 'ret_ln208' <Predicate = (icmp_ln202)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @DECAY_OUTER_DECAY_INNER_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln204 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [src/snn_top_hls.cpp:204]   --->   Operation 59 'specpipeline' 'specpipeline_ln204' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.55ns)   --->   "%icmp_ln205 = icmp_eq  i32 %mul_ln205, i32 0" [src/snn_top_hls.cpp:205]   --->   Operation 60 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %if.end.i.i, void %if.then.i.i" [src/snn_top_hls.cpp:205]   --->   Operation 61 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.56ns)   --->   "%switch_ln205 = switch i2 %trunc_ln203_1, void %V1.i.i2.case.35, i2 0, void %V1.i.i2.case.02, i2 1, void %V1.i.i2.case.13, i2 2, void %V1.i.i2.case.24" [src/snn_top_hls.cpp:205]   --->   Operation 62 'switch' 'switch_ln205' <Predicate = (icmp_ln205)> <Delay = 1.56>
ST_5 : Operation 63 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln205 = store i16 0, i10 %p_ZL18eligibility_traces_2_addr" [src/snn_top_hls.cpp:205]   --->   Operation 63 'store' 'store_ln205' <Predicate = (icmp_ln205 & trunc_ln203_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln205 = br void %V1.i.i2.exit1" [src/snn_top_hls.cpp:205]   --->   Operation 64 'br' 'br_ln205' <Predicate = (icmp_ln205 & trunc_ln203_1 == 2)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln205 = store i16 0, i10 %p_ZL18eligibility_traces_1_addr" [src/snn_top_hls.cpp:205]   --->   Operation 65 'store' 'store_ln205' <Predicate = (icmp_ln205 & trunc_ln203_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln205 = br void %V1.i.i2.exit1" [src/snn_top_hls.cpp:205]   --->   Operation 66 'br' 'br_ln205' <Predicate = (icmp_ln205 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln205 = store i16 0, i10 %p_ZL18eligibility_traces_0_addr" [src/snn_top_hls.cpp:205]   --->   Operation 67 'store' 'store_ln205' <Predicate = (icmp_ln205 & trunc_ln203_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln205 = br void %V1.i.i2.exit1" [src/snn_top_hls.cpp:205]   --->   Operation 68 'br' 'br_ln205' <Predicate = (icmp_ln205 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln205 = store i16 0, i10 %p_ZL18eligibility_traces_3_addr" [src/snn_top_hls.cpp:205]   --->   Operation 69 'store' 'store_ln205' <Predicate = (icmp_ln205 & trunc_ln203_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln205 = br void %V1.i.i2.exit1" [src/snn_top_hls.cpp:205]   --->   Operation 70 'br' 'br_ln205' <Predicate = (icmp_ln205 & trunc_ln203_1 == 3)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln205 = br void %if.end.i.i" [src/snn_top_hls.cpp:205]   --->   Operation 71 'br' 'br_ln205' <Predicate = (icmp_ln205)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln205, i32 8, i32 23" [src/snn_top_hls.cpp:205]   --->   Operation 72 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.56ns)   --->   "%switch_ln205 = switch i2 %trunc_ln203_1, void %V1.i.i2.case.3, i2 0, void %V1.i.i2.case.0, i2 1, void %V1.i.i2.case.1, i2 2, void %V1.i.i2.case.2" [src/snn_top_hls.cpp:205]   --->   Operation 73 'switch' 'switch_ln205' <Predicate = true> <Delay = 1.56>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 74 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln205 = store i16 %trunc_ln, i10 %p_ZL18eligibility_traces_2_addr" [src/snn_top_hls.cpp:205]   --->   Operation 74 'store' 'store_ln205' <Predicate = (trunc_ln203_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln205 = br void %V1.i.i2.exit" [src/snn_top_hls.cpp:205]   --->   Operation 75 'br' 'br_ln205' <Predicate = (trunc_ln203_1 == 2)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln205 = store i16 %trunc_ln, i10 %p_ZL18eligibility_traces_1_addr" [src/snn_top_hls.cpp:205]   --->   Operation 76 'store' 'store_ln205' <Predicate = (trunc_ln203_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln205 = br void %V1.i.i2.exit" [src/snn_top_hls.cpp:205]   --->   Operation 77 'br' 'br_ln205' <Predicate = (trunc_ln203_1 == 1)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln205 = store i16 %trunc_ln, i10 %p_ZL18eligibility_traces_0_addr" [src/snn_top_hls.cpp:205]   --->   Operation 78 'store' 'store_ln205' <Predicate = (trunc_ln203_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln205 = br void %V1.i.i2.exit" [src/snn_top_hls.cpp:205]   --->   Operation 79 'br' 'br_ln205' <Predicate = (trunc_ln203_1 == 0)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln205 = store i16 %trunc_ln, i10 %p_ZL18eligibility_traces_3_addr" [src/snn_top_hls.cpp:205]   --->   Operation 80 'store' 'store_ln205' <Predicate = (trunc_ln203_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln205 = br void %V1.i.i2.exit" [src/snn_top_hls.cpp:205]   --->   Operation 81 'br' 'br_ln205' <Predicate = (trunc_ln203_1 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.856ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 13 bit on local variable 'indvar_flatten' [15]  (1.588 ns)
	'load' operation 13 bit ('indvar_flatten_load', src/snn_top_hls.cpp:202) on local variable 'indvar_flatten' [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln202', src/snn_top_hls.cpp:202) [21]  (1.679 ns)
	'store' operation ('store_ln202', src/snn_top_hls.cpp:202) of variable 'add_ln202_1', src/snn_top_hls.cpp:202 13 bit on local variable 'indvar_flatten' [85]  (1.588 ns)

 <State 2>: 6.321ns
The critical path consists of the following:
	'load' operation 7 bit ('j_load', src/snn_top_hls.cpp:203) on local variable 'j', src/snn_top_hls.cpp:203 [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln203', src/snn_top_hls.cpp:203) [30]  (1.870 ns)
	'select' operation 7 bit ('select_ln202', src/snn_top_hls.cpp:202) [31]  (0.993 ns)
	'add' operation 7 bit ('add_ln203', src/snn_top_hls.cpp:203) [84]  (1.870 ns)
	'store' operation ('store_ln203', src/snn_top_hls.cpp:203) of variable 'add_ln203', src/snn_top_hls.cpp:203 7 bit on local variable 'j', src/snn_top_hls.cpp:203 [87]  (1.588 ns)

 <State 3>: 5.081ns
The critical path consists of the following:
	'load' operation 16 bit ('p_ZL18eligibility_traces_0_load', src/snn_top_hls.cpp:205) on array 'p_ZL18eligibility_traces_0' [43]  (3.254 ns)
	'sparsemux' operation 16 bit ('tmp', src/snn_top_hls.cpp:205) [47]  (1.827 ns)

 <State 4>: 5.580ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln205', src/snn_top_hls.cpp:205) [49]  (5.580 ns)

 <State 5>: 5.806ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln205', src/snn_top_hls.cpp:205) [50]  (2.552 ns)
	'store' operation ('store_ln205', src/snn_top_hls.cpp:205) of constant 0 16 bit on array 'p_ZL18eligibility_traces_2' [55]  (3.254 ns)

 <State 6>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln205', src/snn_top_hls.cpp:205) of variable 'trunc_ln', src/snn_top_hls.cpp:205 16 bit on array 'p_ZL18eligibility_traces_2' [72]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
