Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 16:31:02 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_6_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 Delay1No31_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum63_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.047ns (30.026%)  route 2.440ns (69.974%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 5.700 - 4.000 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.166ns (routing 0.170ns, distribution 0.996ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.155ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=20465, routed)       1.166     2.117    Delay1No31_instance/clk_IBUF_BUFG
    SLICE_X119Y453       FDCE                                         r  Delay1No31_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y453       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.196 r  Delay1No31_instance/Y_reg[8]/Q
                         net (fo=6, routed)           0.634     2.830    Delay1No30_instance/Y_reg[33]_0[8]
    SLICE_X127Y467       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     2.929 r  Delay1No30_instance/geqOp_carry_i_12__4/O
                         net (fo=1, routed)           0.007     2.936    Sum63_2_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X127Y467       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.089 r  Sum63_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.115    Sum63_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y468       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.130 r  Sum63_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.156    Sum63_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y469       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.208 r  Sum63_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.162     3.370    Delay1No31_instance/CO[0]
    SLICE_X128Y469       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     3.436 r  Delay1No31_instance/shiftedFracY_d1[12]_i_4__4/O
                         net (fo=3, routed)           0.349     3.785    Delay1No30_instance/Y_reg[23]_0[0]
    SLICE_X126Y470       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.909 r  Delay1No30_instance/shiftedFracY_d1[49]_i_6__4/O
                         net (fo=1, routed)           0.091     4.000    Delay1No30_instance/shiftedFracY_d1[49]_i_6__4_n_0
    SLICE_X126Y470       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     4.100 r  Delay1No30_instance/shiftedFracY_d1[49]_i_3__4/O
                         net (fo=2, routed)           0.280     4.380    Delay1No30_instance/Sum63_2_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X127Y469       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.470 r  Delay1No30_instance/shiftedFracY_d1[33]_i_3__4/O
                         net (fo=48, routed)          0.523     4.993    Delay1No31_instance/shiftVal__5[1]
    SLICE_X125Y478       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     5.140 r  Delay1No31_instance/shiftedFracY_d1[30]_i_3__4/O
                         net (fo=2, routed)           0.293     5.433    Delay1No30_instance/Y_reg[26]_0[7]
    SLICE_X127Y479       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     5.555 r  Delay1No30_instance/shiftedFracY_d1[30]_i_1__4/O
                         net (fo=1, routed)           0.049     5.604    Sum63_2_impl_instance/FPAddSubOp_instance/shiftedFracY[19]
    SLICE_X127Y479       FDRE                                         r  Sum63_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=20465, routed)       1.040     5.700    Sum63_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X127Y479       FDRE                                         r  Sum63_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.359     6.059    
                         clock uncertainty           -0.035     6.023    
    SLICE_X127Y479       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.048    Sum63_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.048    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  0.445    




