
---------- Begin Simulation Statistics ----------
final_tick                               340133863000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150456                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691180                       # Number of bytes of host memory used
host_op_rate                                   277169                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   664.64                       # Real time elapsed on the host
host_tick_rate                              511753286                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184218794                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.340134                       # Number of seconds simulated
sim_ticks                                340133863000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184218794                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.802677                       # CPI: cycles per instruction
system.cpu.discardedOps                          4404                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       461215174                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.147001                       # IPC: instructions per cycle
system.cpu.numCycles                        680267726                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640468     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380896     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218794                       # Class of committed instruction
system.cpu.tickCycles                       219052552                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2599168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5231344                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           58                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2631000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          349                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5263277                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            349                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                581                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2598861                       # Transaction distribution
system.membus.trans_dist::CleanEvict              294                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631608                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631608                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           581                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7863533                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7863533                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    669574400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               669574400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632189                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632189    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632189                       # Request fanout histogram
system.membus.reqLayer0.occupancy         26044658000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24388901000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 340133863000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               663                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5229483                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          168                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             853                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2631614                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2631614                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           421                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          242                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1010                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7894544                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               7895554                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        75392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673597184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673672576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2599504                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332654208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5231781                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000078                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008820                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5231374     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    407      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5231781                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7893218500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6579643493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1052999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 340133863000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   36                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   44                       # number of demand (read+write) hits
system.l2.demand_hits::total                       80                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  36                       # number of overall hits
system.l2.overall_hits::.cpu.data                  44                       # number of overall hits
system.l2.overall_hits::total                      80                       # number of overall hits
system.l2.demand_misses::.cpu.inst                385                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631812                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632197                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               385                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631812                       # number of overall misses
system.l2.overall_misses::total               2632197                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34448000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 241075837000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     241110285000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34448000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 241075837000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    241110285000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              421                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2631856                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2632277                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             421                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2631856                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2632277                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.914489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999983                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999970                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.914489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999983                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999970                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 89475.324675                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91600.705901                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91600.395031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 89475.324675                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91600.705901                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91600.395031                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2598861                       # number of writebacks
system.l2.writebacks::total                   2598861                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632189                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632189                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30585500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 214757210500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 214787796000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30585500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 214757210500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 214787796000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.912114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999967                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.912114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999967                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79649.739583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81600.730487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81600.445865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79649.739583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81600.730487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81600.445865                       # average overall mshr miss latency
system.l2.replacements                        2599504                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2630622                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2630622                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2630622                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2630622                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          162                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              162                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          162                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          162                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631608                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631608                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 241055752500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  241055752500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2631614                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2631614                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91600.174684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91600.174684                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631608                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631608                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 214739672500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 214739672500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81600.174684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81600.174684                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34448000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34448000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          421                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            421                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.914489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.914489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 89475.324675                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89475.324675                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          384                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          384                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30585500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30585500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.912114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.912114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79649.739583                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79649.739583                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     20084500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20084500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.842975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.842975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98453.431373                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98453.431373                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          197                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          197                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     17538000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17538000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.814050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.814050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89025.380711                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89025.380711                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 340133863000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32328.590351                       # Cycle average of tags in use
system.l2.tags.total_refs                     5263211                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632272                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999494                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.973048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.317296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32321.300008                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.986368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986590                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          706                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7020                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24964                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  86843776                       # Number of tag accesses
system.l2.tags.data_accesses                 86843776                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340133863000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples   5197722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000319185500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       324836                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       324836                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10246707                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4889418                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632189                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2598861                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264378                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5197722                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.37                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264378                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5197722                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2631661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2631663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 268852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 324838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 324842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 324843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 324841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 324838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 324841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 324922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 324932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 324854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 324844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 324844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 324842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 324839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 324836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  55985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       324836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.206258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    110.237626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       324835    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        324836                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       324836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.054439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           324708     99.96%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               92      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               28      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        324836                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336920192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332654208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    990.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    978.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  340133834000                       # Total gap between requests
system.mem_ctrls.avgGap                      65022.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        49152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336871040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    332652992                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 144507.811032034777                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 990407238.575948596001                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 978006097.558125257492                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          768                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263610                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5197722                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     27675500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 201528880750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 8225227298750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     36035.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38287.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1582467.72                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        49152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336871040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336920192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        49152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        49152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    332654208                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    332654208                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          384                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2631805                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2632189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2598861                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2598861                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       144508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    990407239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        990551746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       144508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       144508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    978009673                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       978009673                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    978009673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       144508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    990407239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1968561419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5264378                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5197703                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329118                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       324754                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       324916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       324923                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       324976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       324894                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       324950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       324950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       324924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       324738                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       324800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       324878                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       324872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       324824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       324832                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            102849468750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26321890000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       201556556250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19536.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38286.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4860174                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4824752                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.32                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.82                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       777153                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   861.570661                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   770.552239                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   287.288153                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1848      0.24%      0.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        51337      6.61%      6.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        43944      5.65%     12.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        19036      2.45%     14.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        18780      2.42%     17.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        26634      3.43%     20.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        55462      7.14%     27.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        23000      2.96%     30.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       537112     69.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       777153                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336920192                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          332652992                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              990.551746                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              978.006098                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   15.38                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               7.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy      2773375920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1474084260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18790980600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13563731520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 26849319120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  81856769760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  61679387040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  206987648220                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   608.547607                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 157538358250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  11357580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 171237924750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy      2775510780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1475211375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18796678320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13568278140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 26849319120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  81887025360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  61653908640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  207005931735                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   608.601360                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 157465799000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  11357580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 171310484000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 340133863000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 340133863000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     32052950                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32052950                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32052950                       # number of overall hits
system.cpu.icache.overall_hits::total        32052950                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          421                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            421                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          421                       # number of overall misses
system.cpu.icache.overall_misses::total           421                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35953000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35953000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35953000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35953000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32053371                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32053371                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32053371                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32053371                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85399.049881                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85399.049881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85399.049881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85399.049881                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          168                       # number of writebacks
system.cpu.icache.writebacks::total               168                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          421                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          421                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          421                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          421                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35532000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35532000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35532000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35532000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84399.049881                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84399.049881                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84399.049881                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84399.049881                       # average overall mshr miss latency
system.cpu.icache.replacements                    168                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32052950                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32052950                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          421                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           421                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35953000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35953000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32053371                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32053371                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85399.049881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85399.049881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          421                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          421                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35532000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35532000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84399.049881                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84399.049881                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 340133863000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           238.336635                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32053371                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               421                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          76136.273159                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   238.336635                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.931002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.931002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         128213905                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        128213905                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340133863000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218794                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340133863000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340133863000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     81118552                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81118552                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81118595                       # number of overall hits
system.cpu.dcache.overall_hits::total        81118595                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5262086                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5262086                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5262114                       # number of overall misses
system.cpu.dcache.overall_misses::total       5262114                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 499106319000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 499106319000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 499106319000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 499106319000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380638                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380638                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380709                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380709                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060917                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060917                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060918                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94849.517663                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94849.517663                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94849.012963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94849.012963                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2630622                       # number of writebacks
system.cpu.dcache.writebacks::total           2630622                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2631838                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2631838                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2631856                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2631856                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 245022627500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 245022627500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 245024147000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 245024147000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93099.433742                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93099.433742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93099.374358                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93099.374358                       # average overall mshr miss latency
system.cpu.dcache.replacements                2630832                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043808                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043808                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          245                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           245                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21364500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21364500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044053                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044053                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000120                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000120                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 87202.040816                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87202.040816                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19388500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19388500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86555.803571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86555.803571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79074744                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79074744                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5261841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5261841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 499084954500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 499084954500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94849.873742                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94849.873742                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630227                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630227                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2631614                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2631614                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 245003239000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 245003239000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93099.990728                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93099.990728                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.394366                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.394366                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1519500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1519500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84416.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84416.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 340133863000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.726735                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83750519                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2631856                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.821847                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.726735                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          706                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         693678072                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        693678072                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340133863000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 340133863000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                10658309                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650029                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650240                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648841                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986864                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2726                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             194                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              176                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            45071172                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086457                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169165                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340133863000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340133863000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
