{
  "module_name": "max8997-private.h",
  "hash_id": "25bdca36f567bdfe86a08bb14cc0c4042e3550a1f632e00f7d043e0cd5cadd44",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/max8997-private.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_MAX8997_PRIV_H\n#define __LINUX_MFD_MAX8997_PRIV_H\n\n#include <linux/i2c.h>\n#include <linux/export.h>\n#include <linux/irqdomain.h>\n\n#define MAX8997_REG_INVALID\t(0xff)\n\nenum max8997_pmic_reg {\n\tMAX8997_REG_PMIC_ID0\t= 0x00,\n\tMAX8997_REG_PMIC_ID1\t= 0x01,\n\tMAX8997_REG_INTSRC\t= 0x02,\n\tMAX8997_REG_INT1\t= 0x03,\n\tMAX8997_REG_INT2\t= 0x04,\n\tMAX8997_REG_INT3\t= 0x05,\n\tMAX8997_REG_INT4\t= 0x06,\n\n\tMAX8997_REG_INT1MSK\t= 0x08,\n\tMAX8997_REG_INT2MSK\t= 0x09,\n\tMAX8997_REG_INT3MSK\t= 0x0a,\n\tMAX8997_REG_INT4MSK\t= 0x0b,\n\n\tMAX8997_REG_STATUS1\t= 0x0d,\n\tMAX8997_REG_STATUS2\t= 0x0e,\n\tMAX8997_REG_STATUS3\t= 0x0f,\n\tMAX8997_REG_STATUS4\t= 0x10,\n\n\tMAX8997_REG_MAINCON1\t= 0x13,\n\tMAX8997_REG_MAINCON2\t= 0x14,\n\tMAX8997_REG_BUCKRAMP\t= 0x15,\n\n\tMAX8997_REG_BUCK1CTRL\t= 0x18,\n\tMAX8997_REG_BUCK1DVS1\t= 0x19,\n\tMAX8997_REG_BUCK1DVS2\t= 0x1a,\n\tMAX8997_REG_BUCK1DVS3\t= 0x1b,\n\tMAX8997_REG_BUCK1DVS4\t= 0x1c,\n\tMAX8997_REG_BUCK1DVS5\t= 0x1d,\n\tMAX8997_REG_BUCK1DVS6\t= 0x1e,\n\tMAX8997_REG_BUCK1DVS7\t= 0x1f,\n\tMAX8997_REG_BUCK1DVS8\t= 0x20,\n\tMAX8997_REG_BUCK2CTRL\t= 0x21,\n\tMAX8997_REG_BUCK2DVS1\t= 0x22,\n\tMAX8997_REG_BUCK2DVS2\t= 0x23,\n\tMAX8997_REG_BUCK2DVS3\t= 0x24,\n\tMAX8997_REG_BUCK2DVS4\t= 0x25,\n\tMAX8997_REG_BUCK2DVS5\t= 0x26,\n\tMAX8997_REG_BUCK2DVS6\t= 0x27,\n\tMAX8997_REG_BUCK2DVS7\t= 0x28,\n\tMAX8997_REG_BUCK2DVS8\t= 0x29,\n\tMAX8997_REG_BUCK3CTRL\t= 0x2a,\n\tMAX8997_REG_BUCK3DVS\t= 0x2b,\n\tMAX8997_REG_BUCK4CTRL\t= 0x2c,\n\tMAX8997_REG_BUCK4DVS\t= 0x2d,\n\tMAX8997_REG_BUCK5CTRL\t= 0x2e,\n\tMAX8997_REG_BUCK5DVS1\t= 0x2f,\n\tMAX8997_REG_BUCK5DVS2\t= 0x30,\n\tMAX8997_REG_BUCK5DVS3\t= 0x31,\n\tMAX8997_REG_BUCK5DVS4\t= 0x32,\n\tMAX8997_REG_BUCK5DVS5\t= 0x33,\n\tMAX8997_REG_BUCK5DVS6\t= 0x34,\n\tMAX8997_REG_BUCK5DVS7\t= 0x35,\n\tMAX8997_REG_BUCK5DVS8\t= 0x36,\n\tMAX8997_REG_BUCK6CTRL\t= 0x37,\n\tMAX8997_REG_BUCK6BPSKIPCTRL\t= 0x38,\n\tMAX8997_REG_BUCK7CTRL\t= 0x39,\n\tMAX8997_REG_BUCK7DVS\t= 0x3a,\n\tMAX8997_REG_LDO1CTRL\t= 0x3b,\n\tMAX8997_REG_LDO2CTRL\t= 0x3c,\n\tMAX8997_REG_LDO3CTRL\t= 0x3d,\n\tMAX8997_REG_LDO4CTRL\t= 0x3e,\n\tMAX8997_REG_LDO5CTRL\t= 0x3f,\n\tMAX8997_REG_LDO6CTRL\t= 0x40,\n\tMAX8997_REG_LDO7CTRL\t= 0x41,\n\tMAX8997_REG_LDO8CTRL\t= 0x42,\n\tMAX8997_REG_LDO9CTRL\t= 0x43,\n\tMAX8997_REG_LDO10CTRL\t= 0x44,\n\tMAX8997_REG_LDO11CTRL\t= 0x45,\n\tMAX8997_REG_LDO12CTRL\t= 0x46,\n\tMAX8997_REG_LDO13CTRL\t= 0x47,\n\tMAX8997_REG_LDO14CTRL\t= 0x48,\n\tMAX8997_REG_LDO15CTRL\t= 0x49,\n\tMAX8997_REG_LDO16CTRL\t= 0x4a,\n\tMAX8997_REG_LDO17CTRL\t= 0x4b,\n\tMAX8997_REG_LDO18CTRL\t= 0x4c,\n\tMAX8997_REG_LDO21CTRL\t= 0x4d,\n\n\tMAX8997_REG_MBCCTRL1\t= 0x50,\n\tMAX8997_REG_MBCCTRL2\t= 0x51,\n\tMAX8997_REG_MBCCTRL3\t= 0x52,\n\tMAX8997_REG_MBCCTRL4\t= 0x53,\n\tMAX8997_REG_MBCCTRL5\t= 0x54,\n\tMAX8997_REG_MBCCTRL6\t= 0x55,\n\tMAX8997_REG_OTPCGHCVS\t= 0x56,\n\n\tMAX8997_REG_SAFEOUTCTRL\t= 0x5a,\n\n\tMAX8997_REG_LBCNFG1\t= 0x5e,\n\tMAX8997_REG_LBCNFG2\t= 0x5f,\n\tMAX8997_REG_BBCCTRL\t= 0x60,\n\n\tMAX8997_REG_FLASH1_CUR\t= 0x63,  \n\tMAX8997_REG_FLASH2_CUR\t= 0x64,\n\tMAX8997_REG_MOVIE_CUR\t= 0x65,\n\tMAX8997_REG_GSMB_CUR\t= 0x66,\n\tMAX8997_REG_BOOST_CNTL\t= 0x67,\n\tMAX8997_REG_LEN_CNTL\t= 0x68,\n\tMAX8997_REG_FLASH_CNTL\t= 0x69,\n\tMAX8997_REG_WDT_CNTL\t= 0x6a,\n\tMAX8997_REG_MAXFLASH1\t= 0x6b,\n\tMAX8997_REG_MAXFLASH2\t= 0x6c,\n\tMAX8997_REG_FLASHSTATUS\t= 0x6d,\n\tMAX8997_REG_FLASHSTATUSMASK\t= 0x6e,\n\n\tMAX8997_REG_GPIOCNTL1\t= 0x70,\n\tMAX8997_REG_GPIOCNTL2\t= 0x71,\n\tMAX8997_REG_GPIOCNTL3\t= 0x72,\n\tMAX8997_REG_GPIOCNTL4\t= 0x73,\n\tMAX8997_REG_GPIOCNTL5\t= 0x74,\n\tMAX8997_REG_GPIOCNTL6\t= 0x75,\n\tMAX8997_REG_GPIOCNTL7\t= 0x76,\n\tMAX8997_REG_GPIOCNTL8\t= 0x77,\n\tMAX8997_REG_GPIOCNTL9\t= 0x78,\n\tMAX8997_REG_GPIOCNTL10\t= 0x79,\n\tMAX8997_REG_GPIOCNTL11\t= 0x7a,\n\tMAX8997_REG_GPIOCNTL12\t= 0x7b,\n\n\tMAX8997_REG_LDO1CONFIG\t= 0x80,\n\tMAX8997_REG_LDO2CONFIG\t= 0x81,\n\tMAX8997_REG_LDO3CONFIG\t= 0x82,\n\tMAX8997_REG_LDO4CONFIG\t= 0x83,\n\tMAX8997_REG_LDO5CONFIG\t= 0x84,\n\tMAX8997_REG_LDO6CONFIG\t= 0x85,\n\tMAX8997_REG_LDO7CONFIG\t= 0x86,\n\tMAX8997_REG_LDO8CONFIG\t= 0x87,\n\tMAX8997_REG_LDO9CONFIG\t= 0x88,\n\tMAX8997_REG_LDO10CONFIG\t= 0x89,\n\tMAX8997_REG_LDO11CONFIG\t= 0x8a,\n\tMAX8997_REG_LDO12CONFIG\t= 0x8b,\n\tMAX8997_REG_LDO13CONFIG\t= 0x8c,\n\tMAX8997_REG_LDO14CONFIG\t= 0x8d,\n\tMAX8997_REG_LDO15CONFIG\t= 0x8e,\n\tMAX8997_REG_LDO16CONFIG\t= 0x8f,\n\tMAX8997_REG_LDO17CONFIG\t= 0x90,\n\tMAX8997_REG_LDO18CONFIG\t= 0x91,\n\tMAX8997_REG_LDO21CONFIG\t= 0x92,\n\n\tMAX8997_REG_DVSOKTIMER1\t= 0x97,\n\tMAX8997_REG_DVSOKTIMER2\t= 0x98,\n\tMAX8997_REG_DVSOKTIMER4\t= 0x99,\n\tMAX8997_REG_DVSOKTIMER5\t= 0x9a,\n\n\tMAX8997_REG_PMIC_END\t= 0x9b,\n};\n\nenum max8997_muic_reg {\n\tMAX8997_MUIC_REG_ID\t\t= 0x0,\n\tMAX8997_MUIC_REG_INT1\t\t= 0x1,\n\tMAX8997_MUIC_REG_INT2\t\t= 0x2,\n\tMAX8997_MUIC_REG_INT3\t\t= 0x3,\n\tMAX8997_MUIC_REG_STATUS1\t= 0x4,\n\tMAX8997_MUIC_REG_STATUS2\t= 0x5,\n\tMAX8997_MUIC_REG_STATUS3\t= 0x6,\n\tMAX8997_MUIC_REG_INTMASK1\t= 0x7,\n\tMAX8997_MUIC_REG_INTMASK2\t= 0x8,\n\tMAX8997_MUIC_REG_INTMASK3\t= 0x9,\n\tMAX8997_MUIC_REG_CDETCTRL\t= 0xa,\n\n\tMAX8997_MUIC_REG_CONTROL1\t= 0xc,\n\tMAX8997_MUIC_REG_CONTROL2\t= 0xd,\n\tMAX8997_MUIC_REG_CONTROL3\t= 0xe,\n\n\tMAX8997_MUIC_REG_END\t\t= 0xf,\n};\n\n \n#define STATUS1_ADC_SHIFT\t\t0\n#define STATUS1_ADCLOW_SHIFT\t\t5\n#define STATUS1_ADCERR_SHIFT\t\t6\n#define STATUS1_ADC_MASK\t\t(0x1f << STATUS1_ADC_SHIFT)\n#define STATUS1_ADCLOW_MASK\t\t(0x1 << STATUS1_ADCLOW_SHIFT)\n#define STATUS1_ADCERR_MASK\t\t(0x1 << STATUS1_ADCERR_SHIFT)\n\n \n#define STATUS2_CHGTYP_SHIFT\t\t0\n#define STATUS2_CHGDETRUN_SHIFT\t\t3\n#define STATUS2_DCDTMR_SHIFT\t\t4\n#define STATUS2_DBCHG_SHIFT\t\t5\n#define STATUS2_VBVOLT_SHIFT\t\t6\n#define STATUS2_CHGTYP_MASK\t\t(0x7 << STATUS2_CHGTYP_SHIFT)\n#define STATUS2_CHGDETRUN_MASK\t\t(0x1 << STATUS2_CHGDETRUN_SHIFT)\n#define STATUS2_DCDTMR_MASK\t\t(0x1 << STATUS2_DCDTMR_SHIFT)\n#define STATUS2_DBCHG_MASK\t\t(0x1 << STATUS2_DBCHG_SHIFT)\n#define STATUS2_VBVOLT_MASK\t\t(0x1 << STATUS2_VBVOLT_SHIFT)\n\n \n#define STATUS3_OVP_SHIFT\t\t2\n#define STATUS3_OVP_MASK\t\t(0x1 << STATUS3_OVP_SHIFT)\n\n \n#define COMN1SW_SHIFT\t\t\t0\n#define COMP2SW_SHIFT\t\t\t3\n#define COMN1SW_MASK\t\t\t(0x7 << COMN1SW_SHIFT)\n#define COMP2SW_MASK\t\t\t(0x7 << COMP2SW_SHIFT)\n#define COMP_SW_MASK\t\t(COMP2SW_MASK | COMN1SW_MASK)\n\n#define CONTROL1_SW_USB\t\t\t((1 << COMP2SW_SHIFT) \\\n\t\t\t\t\t\t| (1 << COMN1SW_SHIFT))\n#define CONTROL1_SW_AUDIO\t\t((2 << COMP2SW_SHIFT) \\\n\t\t\t\t\t\t| (2 << COMN1SW_SHIFT))\n#define CONTROL1_SW_UART\t\t((3 << COMP2SW_SHIFT) \\\n\t\t\t\t\t\t| (3 << COMN1SW_SHIFT))\n#define CONTROL1_SW_OPEN\t\t((0 << COMP2SW_SHIFT) \\\n\t\t\t\t\t\t| (0 << COMN1SW_SHIFT))\n\n#define CONTROL2_LOWPWR_SHIFT\t\t(0)\n#define CONTROL2_ADCEN_SHIFT\t\t(1)\n#define CONTROL2_CPEN_SHIFT\t\t(2)\n#define CONTROL2_SFOUTASRT_SHIFT\t(3)\n#define CONTROL2_SFOUTORD_SHIFT\t\t(4)\n#define CONTROL2_ACCDET_SHIFT\t\t(5)\n#define CONTROL2_USBCPINT_SHIFT\t\t(6)\n#define CONTROL2_RCPS_SHIFT\t\t(7)\n#define CONTROL2_LOWPWR_MASK\t\t(0x1 << CONTROL2_LOWPWR_SHIFT)\n#define CONTROL2_ADCEN_MASK\t\t(0x1 << CONTROL2_ADCEN_SHIFT)\n#define CONTROL2_CPEN_MASK\t\t(0x1 << CONTROL2_CPEN_SHIFT)\n#define CONTROL2_SFOUTASRT_MASK\t\t(0x1 << CONTROL2_SFOUTASRT_SHIFT)\n#define CONTROL2_SFOUTORD_MASK\t\t(0x1 << CONTROL2_SFOUTORD_SHIFT)\n#define CONTROL2_ACCDET_MASK\t\t(0x1 << CONTROL2_ACCDET_SHIFT)\n#define CONTROL2_USBCPINT_MASK\t\t(0x1 << CONTROL2_USBCPINT_SHIFT)\n#define CONTROL2_RCPS_MASK\t\t(0x1 << CONTROL2_RCPS_SHIFT)\n\n#define CONTROL3_JIGSET_SHIFT\t\t(0)\n#define CONTROL3_BTLDSET_SHIFT\t\t(2)\n#define CONTROL3_ADCDBSET_SHIFT\t\t(4)\n#define CONTROL3_JIGSET_MASK\t\t(0x3 << CONTROL3_JIGSET_SHIFT)\n#define CONTROL3_BTLDSET_MASK\t\t(0x3 << CONTROL3_BTLDSET_SHIFT)\n#define CONTROL3_ADCDBSET_MASK\t\t(0x3 << CONTROL3_ADCDBSET_SHIFT)\n\nenum max8997_haptic_reg {\n\tMAX8997_HAPTIC_REG_GENERAL\t= 0x00,\n\tMAX8997_HAPTIC_REG_CONF1\t= 0x01,\n\tMAX8997_HAPTIC_REG_CONF2\t= 0x02,\n\tMAX8997_HAPTIC_REG_DRVCONF\t= 0x03,\n\tMAX8997_HAPTIC_REG_CYCLECONF1\t= 0x04,\n\tMAX8997_HAPTIC_REG_CYCLECONF2\t= 0x05,\n\tMAX8997_HAPTIC_REG_SIGCONF1\t= 0x06,\n\tMAX8997_HAPTIC_REG_SIGCONF2\t= 0x07,\n\tMAX8997_HAPTIC_REG_SIGCONF3\t= 0x08,\n\tMAX8997_HAPTIC_REG_SIGCONF4\t= 0x09,\n\tMAX8997_HAPTIC_REG_SIGDC1\t= 0x0a,\n\tMAX8997_HAPTIC_REG_SIGDC2\t= 0x0b,\n\tMAX8997_HAPTIC_REG_SIGPWMDC1\t= 0x0c,\n\tMAX8997_HAPTIC_REG_SIGPWMDC2\t= 0x0d,\n\tMAX8997_HAPTIC_REG_SIGPWMDC3\t= 0x0e,\n\tMAX8997_HAPTIC_REG_SIGPWMDC4\t= 0x0f,\n\tMAX8997_HAPTIC_REG_MTR_REV\t= 0x10,\n\n\tMAX8997_HAPTIC_REG_END\t\t= 0x11,\n};\n\n \nenum max8997_rtc_reg {\n\tMAX8997_RTC_CTRLMASK\t\t= 0x02,\n\tMAX8997_RTC_CTRL\t\t= 0x03,\n\tMAX8997_RTC_UPDATE1\t\t= 0x04,\n\tMAX8997_RTC_UPDATE2\t\t= 0x05,\n\tMAX8997_RTC_WTSR_SMPL\t\t= 0x06,\n\n\tMAX8997_RTC_SEC\t\t\t= 0x10,\n\tMAX8997_RTC_MIN\t\t\t= 0x11,\n\tMAX8997_RTC_HOUR\t\t= 0x12,\n\tMAX8997_RTC_DAY_OF_WEEK\t\t= 0x13,\n\tMAX8997_RTC_MONTH\t\t= 0x14,\n\tMAX8997_RTC_YEAR\t\t= 0x15,\n\tMAX8997_RTC_DAY_OF_MONTH\t= 0x16,\n\tMAX8997_RTC_ALARM1_SEC\t\t= 0x17,\n\tMAX8997_RTC_ALARM1_MIN\t\t= 0x18,\n\tMAX8997_RTC_ALARM1_HOUR\t\t= 0x19,\n\tMAX8997_RTC_ALARM1_DAY_OF_WEEK\t= 0x1a,\n\tMAX8997_RTC_ALARM1_MONTH\t= 0x1b,\n\tMAX8997_RTC_ALARM1_YEAR\t\t= 0x1c,\n\tMAX8997_RTC_ALARM1_DAY_OF_MONTH\t= 0x1d,\n\tMAX8997_RTC_ALARM2_SEC\t\t= 0x1e,\n\tMAX8997_RTC_ALARM2_MIN\t\t= 0x1f,\n\tMAX8997_RTC_ALARM2_HOUR\t\t= 0x20,\n\tMAX8997_RTC_ALARM2_DAY_OF_WEEK\t= 0x21,\n\tMAX8997_RTC_ALARM2_MONTH\t= 0x22,\n\tMAX8997_RTC_ALARM2_YEAR\t\t= 0x23,\n\tMAX8997_RTC_ALARM2_DAY_OF_MONTH\t= 0x24,\n};\n\nenum max8997_irq_source {\n\tPMIC_INT1 = 0,\n\tPMIC_INT2,\n\tPMIC_INT3,\n\tPMIC_INT4,\n\n\tFUEL_GAUGE,  \n\n\tMUIC_INT1,\n\tMUIC_INT2,\n\tMUIC_INT3,\n\n\tGPIO_LOW,  \n\tGPIO_HI,  \n\n\tFLASH_STATUS,  \n\n\tMAX8997_IRQ_GROUP_NR,\n};\n\nenum max8997_irq {\n\tMAX8997_PMICIRQ_PWRONR,\n\tMAX8997_PMICIRQ_PWRONF,\n\tMAX8997_PMICIRQ_PWRON1SEC,\n\tMAX8997_PMICIRQ_JIGONR,\n\tMAX8997_PMICIRQ_JIGONF,\n\tMAX8997_PMICIRQ_LOWBAT2,\n\tMAX8997_PMICIRQ_LOWBAT1,\n\n\tMAX8997_PMICIRQ_JIGR,\n\tMAX8997_PMICIRQ_JIGF,\n\tMAX8997_PMICIRQ_MR,\n\tMAX8997_PMICIRQ_DVS1OK,\n\tMAX8997_PMICIRQ_DVS2OK,\n\tMAX8997_PMICIRQ_DVS3OK,\n\tMAX8997_PMICIRQ_DVS4OK,\n\n\tMAX8997_PMICIRQ_CHGINS,\n\tMAX8997_PMICIRQ_CHGRM,\n\tMAX8997_PMICIRQ_DCINOVP,\n\tMAX8997_PMICIRQ_TOPOFFR,\n\tMAX8997_PMICIRQ_CHGRSTF,\n\tMAX8997_PMICIRQ_MBCHGTMEXPD,\n\n\tMAX8997_PMICIRQ_RTC60S,\n\tMAX8997_PMICIRQ_RTCA1,\n\tMAX8997_PMICIRQ_RTCA2,\n\tMAX8997_PMICIRQ_SMPL_INT,\n\tMAX8997_PMICIRQ_RTC1S,\n\tMAX8997_PMICIRQ_WTSR,\n\n\tMAX8997_MUICIRQ_ADCError,\n\tMAX8997_MUICIRQ_ADCLow,\n\tMAX8997_MUICIRQ_ADC,\n\n\tMAX8997_MUICIRQ_VBVolt,\n\tMAX8997_MUICIRQ_DBChg,\n\tMAX8997_MUICIRQ_DCDTmr,\n\tMAX8997_MUICIRQ_ChgDetRun,\n\tMAX8997_MUICIRQ_ChgTyp,\n\n\tMAX8997_MUICIRQ_OVP,\n\n\tMAX8997_IRQ_NR,\n};\n\n#define MAX8997_NUM_GPIO\t12\nstruct max8997_dev {\n\tstruct device *dev;\n\tstruct max8997_platform_data *pdata;\n\tstruct i2c_client *i2c;  \n\tstruct i2c_client *rtc;  \n\tstruct i2c_client *haptic;  \n\tstruct i2c_client *muic;  \n\tstruct mutex iolock;\n\n\tunsigned long type;\n\tstruct platform_device *battery;  \n\n\tint irq;\n\tint ono;\n\tstruct irq_domain *irq_domain;\n\tstruct mutex irqlock;\n\tint irq_masks_cur[MAX8997_IRQ_GROUP_NR];\n\tint irq_masks_cache[MAX8997_IRQ_GROUP_NR];\n\n\t \n\tu8 reg_dump[MAX8997_REG_PMIC_END + MAX8997_MUIC_REG_END +\n\t\tMAX8997_HAPTIC_REG_END];\n\n\tbool gpio_status[MAX8997_NUM_GPIO];\n};\n\nenum max8997_types {\n\tTYPE_MAX8997,\n\tTYPE_MAX8966,\n};\n\nextern int max8997_irq_init(struct max8997_dev *max8997);\nextern void max8997_irq_exit(struct max8997_dev *max8997);\nextern int max8997_irq_resume(struct max8997_dev *max8997);\n\nextern int max8997_read_reg(struct i2c_client *i2c, u8 reg, u8 *dest);\nextern int max8997_bulk_read(struct i2c_client *i2c, u8 reg, int count,\n\t\t\t\tu8 *buf);\nextern int max8997_write_reg(struct i2c_client *i2c, u8 reg, u8 value);\nextern int max8997_bulk_write(struct i2c_client *i2c, u8 reg, int count,\n\t\t\t\tu8 *buf);\nextern int max8997_update_reg(struct i2c_client *i2c, u8 reg, u8 val, u8 mask);\n\n#define MAX8997_GPIO_INT_BOTH\t(0x3 << 4)\n#define MAX8997_GPIO_INT_RISE\t(0x2 << 4)\n#define MAX8997_GPIO_INT_FALL\t(0x1 << 4)\n\n#define MAX8997_GPIO_INT_MASK\t(0x3 << 4)\n#define MAX8997_GPIO_DATA_MASK\t(0x1 << 2)\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}