From 2f52132034c466d3ef52d68843785cee54871ddb Mon Sep 17 00:00:00 2001
From: Rajesh Gumasta <Rajesh.Gumasta@freescale.com>
Date: Mon, 15 Mar 2010 13:21:26 +0530
Subject: [PATCH v1 1/1] FIX: PCI interrupt number conflict

- pci0 & pci1 node has incorrect interrupt numbers in p1020rdb.dts,
  p1020rdb_camp_core0.dts, p1020rdb_camp_core1.dts.

- The interrupt number for pci1 and eth2-tx are same. Due to this
  multiple entries, core0 dts file has eth2-tx interrupts as protected.
  Because of this, eth2 interface is not detecting in AMP bring up.

- Fixed, the interrupt number for pci0 and pci1 in p1020rdb.dts and
  moved all pci nodes to core-0 inorder to avoid interrupt number conflicts.

Signed-off-by: Rajesh Gumasta <Rajesh.Gumasta@freescale.com>
---
 arch/powerpc/boot/dts/p1020rdb.dts            |    8 ++--
 arch/powerpc/boot/dts/p1020rdb_camp_core0.dts |   68 +++++++++++++++++++++---
 arch/powerpc/boot/dts/p1020rdb_camp_core1.dts |   67 +++---------------------
 3 files changed, 72 insertions(+), 71 deletions(-)

diff --git a/arch/powerpc/boot/dts/p1020rdb.dts b/arch/powerpc/boot/dts/p1020rdb.dts
index d8b662e..1da6e0d 100644
--- a/arch/powerpc/boot/dts/p1020rdb.dts
+++ b/arch/powerpc/boot/dts/p1020rdb.dts
@@ -1,7 +1,7 @@
 /*
  * P1020 RDB Device Tree Source
  *
- * Copyright 2009 Freescale Semiconductor Inc.
+ * Copyright 2009-2010 Freescale Semiconductor Inc.
  *
  * This program is free software; you can redistribute  it and/or modify it
  * under  the terms of  the GNU General  Public License as published by the
@@ -380,7 +380,7 @@
 			};
 		};
 
-		 mdio@24000 {
+		mdio@24000 {
 			#address-cells = <1>;
 			#size-cells = <0>;
 			compatible = "fsl,etsec2-mdio";
@@ -604,7 +604,7 @@
 			  0x1000000 0x0 0x00000000 0 0xffc30000 0x0 0x10000>;
 		clock-frequency = <33333333>;
 		interrupt-parent = <&mpic>;
-		interrupts = <25 2>;
+		interrupts = <16 2>;
 		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
 		interrupt-map = <
 			/* IDSEL 0x0 */
@@ -641,7 +641,7 @@
 			  0x1000000 0x0 0x00000000 0 0xffc20000 0x0 0x10000>;
 		clock-frequency = <33333333>;
 		interrupt-parent = <&mpic>;
-		interrupts = <26 2>;
+		interrupts = <16 2>;
 		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
 		interrupt-map = <
 			/* IDSEL 0x0 */
diff --git a/arch/powerpc/boot/dts/p1020rdb_camp_core0.dts b/arch/powerpc/boot/dts/p1020rdb_camp_core0.dts
index e364944..5160bfc 100644
--- a/arch/powerpc/boot/dts/p1020rdb_camp_core0.dts
+++ b/arch/powerpc/boot/dts/p1020rdb_camp_core0.dts
@@ -4,7 +4,7 @@
  * In CAMP mode, each core needs to have its own dts. Only mpic and L2 cache
  * can be shared, all the other devices must be assigned to one core only.
  * This dts file allows core0 to have memory, l2, i2c, spi, gpio, tdm, dma, usb,
- * eth1, eth2, sdhc, crypto, global-util, message, pci0.
+ * eth1, eth2, sdhc, crypto, global-util, message, pci0, pci1, msi.
  *
  * Please note to add "-b 0" for core0's dts compiling.
  *
@@ -28,6 +28,7 @@
 		ethernet1 = &enet1;
 		ethernet2 = &enet2;
 		pci0 = &pci0;
+		pci1 = &pci1;
 	};
 
 	cpus {
@@ -124,7 +125,7 @@
 				reg = <0>;
 				linux,modalias = "fsl_m25p80";
 				modal = "s25sl128b";
-				spi-max-frequency = <50000000>;
+				spi-max-frequency = <45000000>;
 				mode = <0>;
 
 				partition@0 {
@@ -166,7 +167,7 @@
 				compatible = "fsl,espi-slic";
 				reg = <1>;
 				linux,modalias = "legerity";
-				spi-max-frequency = <2000000>;
+				spi-max-frequency = <8000000>;
 				ch1-rx-slot = <0>;
 				ch1-tx-slot = <0>;
 				ch2-rx-slot = <2>;
@@ -177,7 +178,7 @@
 				compatible = "fsl,espi-slic";
 				reg = <2>;
 				linux,modalias = "legerity";
-				spi-max-frequency = <2000000>;
+				spi-max-frequency = <8000000>;
 				ch1-rx-slot = <4>;
 				ch1-tx-slot = <4>;
 				ch2-rx-slot = <6>;
@@ -384,10 +385,7 @@
 			device_type = "open-pic";
 			protected-sources = <
 			42 29 30 34	/* serial1, enet0-queue-group0 */
-			17 18 24 26 58	/* enet0-queue-group1, pci1 */
-			0xe0 0xe1 0xe2	/* msi */
-			0xe3 0xe4 0xe5
-			0xe6 0xe7
+			17 18 24 58	/* enet0-queue-group1, crypto */
 			>;
 		};
 
@@ -418,6 +416,22 @@
 			reg = <0xe0000 0x1000>;
 			fsl,has-rstcr;
 		};
+
+		msi@41600 {
+			compatible = "fsl,p1020-msi", "fsl,mpic-msi";
+			reg = <0x41600 0x80>;
+			msi-available-ranges = <0 0x100>;
+			interrupts = <
+				0xe0 0
+				0xe1 0
+				0xe2 0
+				0xe3 0
+				0xe4 0
+				0xe5 0
+				0xe6 0
+				0xe7 0>;
+			interrupt-parent = <&mpic>;
+		};
 	};
 
 	pci0: pcie@ffe09000 {
@@ -433,7 +447,7 @@
 			  0x1000000 0x0 0x00000000 0 0xffc30000 0x0 0x10000>;
 		clock-frequency = <33333333>;
 		interrupt-parent = <&mpic>;
-		interrupts = <25 2>;
+		interrupts = <16 2>;
 		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
 		interrupt-map = <
 			/* IDSEL 0x0 */
@@ -457,4 +471,40 @@
 		};
 	};
 
+	pci1: pcie@ffe0a000 {
+		cell-index = <2>;
+		compatible = "fsl,mpc8548-pcie";
+		device_type = "pci";
+		#interrupt-cells = <1>;
+		#size-cells = <2>;
+		#address-cells = <3>;
+		reg = <0 0xffe0a000 0 0x1000>;
+		bus-range = <0 255>;
+		ranges = <0x2000000 0x0 0xc0000000 0 0xc0000000 0x0 0x20000000
+			  0x1000000 0x0 0x00000000 0 0xffc20000 0x0 0x10000>;
+		clock-frequency = <33333333>;
+		interrupt-parent = <&mpic>;
+		interrupts = <16 2>;
+		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
+		interrupt-map = <
+			/* IDSEL 0x0 */
+			0000 0x0 0x0 0x1 &mpic 0x0 0x1
+			0000 0x0 0x0 0x2 &mpic 0x1 0x1
+			0000 0x0 0x0 0x3 &mpic 0x2 0x1
+			0000 0x0 0x0 0x4 &mpic 0x3 0x1
+			>;
+		pcie@0 {
+			reg = <0x0 0x0 0x0 0x0 0x0>;
+			#size-cells = <2>;
+			#address-cells = <3>;
+			device_type = "pci";
+			ranges = <0x2000000 0x0 0xc0000000
+				  0x2000000 0x0 0xc0000000
+				  0x0 0x20000000
+
+				  0x1000000 0x0 0x0
+				  0x1000000 0x0 0x0
+				  0x0 0x100000>;
+		};
+	};
 };
diff --git a/arch/powerpc/boot/dts/p1020rdb_camp_core1.dts b/arch/powerpc/boot/dts/p1020rdb_camp_core1.dts
index 9404bb4..e3d97ee 100644
--- a/arch/powerpc/boot/dts/p1020rdb_camp_core1.dts
+++ b/arch/powerpc/boot/dts/p1020rdb_camp_core1.dts
@@ -3,7 +3,7 @@
  *
  * In CAMP mode, each core needs to have its own dts. Only mpic and L2 cache
  * can be shared, all the other devices must be assigned to one core only.
- * This dts allows core1 to have l2, eth0, pci1, msi.
+ * This dts allows core1 to have l2, eth0, crypto.
  *
  * Please note to add "-b 1" for core1's dts compiling.
  *
@@ -25,7 +25,6 @@
 	aliases {
 		serial0 = &serial0;
 		ethernet0 = &enet0;
-		pci1 = &pci1;
 	};
 
 	cpus {
@@ -121,73 +120,25 @@
 			compatible = "chrp,open-pic";
 			device_type = "open-pic";
 			protected-sources = <
-			16 43 42 59	/* ecm, mem, i2c, serial0, spi */
-			47 63 62 16	/* gpio, tdm, L2 */
+			16 		/* ecm, mem, L2, pci0, pci1 */
+			43 42 59	/* i2c, serial0, spi */
+			47 63 62 	/* gpio, tdm */
 			20 21 22 23	/* dma */
-			19 25 03 02 	/* localbus, pci, mdio */
+			03 02 		/* mdio */
 			35 36 40	/* enet1-queue-group0 */
 			51 52 67	/* enet1-queue-group1 */
-			31 31 33	/* enet2-queue-group0 */
+			31 32 33	/* enet2-queue-group0 */
 			25 26 27	/* enet2-queue-group1 */
 			28 72 45 	/* usb, sdhci, crypto */
 			0xb0 0xb1 0xb2	/* message */
 			0xb3 0xb4 0xb5
 			0xb6 0xb7
+			0xe0 0xe1 0xe2	/* msi */
+			0xe3 0xe4 0xe5
+			0xe6 0xe7
 			>;
 		};
 
-		msi@41600 {
-			compatible = "fsl,p1020-msi", "fsl,mpic-msi";
-			reg = <0x41600 0x80>;
-			msi-available-ranges = <0 0x100>;
-			interrupts = <
-				0xe0 0
-				0xe1 0
-				0xe2 0
-				0xe3 0
-				0xe4 0
-				0xe5 0
-				0xe6 0
-				0xe7 0>;
-			interrupt-parent = <&mpic>;
-		};
-
 	};
 
-	pci1: pcie@ffe0a000 {
-		cell-index = <2>;
-		compatible = "fsl,mpc8548-pcie";
-		device_type = "pci";
-		#interrupt-cells = <1>;
-		#size-cells = <2>;
-		#address-cells = <3>;
-		reg = <0 0xffe0a000 0 0x1000>;
-		bus-range = <0 255>;
-		ranges = <0x2000000 0x0 0xc0000000 0 0xc0000000 0x0 0x20000000
-			  0x1000000 0x0 0x00000000 0 0xffc20000 0x0 0x10000>;
-		clock-frequency = <33333333>;
-		interrupt-parent = <&mpic>;
-		interrupts = <26 2>;
-		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
-		interrupt-map = <
-			/* IDSEL 0x0 */
-			0000 0x0 0x0 0x1 &mpic 0x0 0x1
-			0000 0x0 0x0 0x2 &mpic 0x1 0x1
-			0000 0x0 0x0 0x3 &mpic 0x2 0x1
-			0000 0x0 0x0 0x4 &mpic 0x3 0x1
-			>;
-		pcie@0 {
-			reg = <0x0 0x0 0x0 0x0 0x0>;
-			#size-cells = <2>;
-			#address-cells = <3>;
-			device_type = "pci";
-			ranges = <0x2000000 0x0 0xc0000000
-				  0x2000000 0x0 0xc0000000
-				  0x0 0x20000000
-
-				  0x1000000 0x0 0x0
-				  0x1000000 0x0 0x0
-				  0x0 0x100000>;
-		};
-	};
 };
-- 
1.5.6.5

