FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* cache.h:  Cache specific code for the Sparc.  These include flushing
 *           and direct tag/data line access.
 *
 * Copyright (C) 1995, 2007 David S. Miller (davem@davemloft.net)
 */

#ifndef _SPARC_CACHE_H
#define _SPARC_CACHE_H

#define ARCH_SLAB_MINALIGN	__alignof__(unsigned long long)

#define L1_CACHE_SHIFT 5
#define L1_CACHE_BYTES 32

#ifdef CONFIG_SPARC32
#define SMP_CACHE_BYTES_SHIFT 5
#else
#define SMP_CACHE_BYTES_SHIFT 6
#endif

#define SMP_CACHE_BYTES (1 << SMP_CACHE_BYTES_SHIFT)

#define __read_mostly __section(".data..read_mostly")

/* bench 4109.3.0 9abdab842131 */
/* bench 4109.3.1 3d7bcc26856f */
/* bench 4109.3.2 d8b2dc3ef746 */
/* bench 4109.3.3 57927c687c9f */
/* bench 4109.3.4 5c1a3f8bdfaf */
/* bench 4109.3.5 d2dba010c1c4 */
/* bench 4109.3.6 242c22c17dc5 */
/* bench 4109.3.7 67bf42bac24d */
/* bench 4109.3.8 9027845e875d */
/* bench 4109.3.9 d4d85f7203a2 */
/* bench 4109.3.10 f08607f4368c */
/* bench 4109.3.11 4aa83ae50081 */
#endif /* !(_SPARC_CACHE_H) */
