// Seed: 143573963
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge -1) begin : LABEL_0
    $signed(22);
    ;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout logic [7:0] id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1 & "" < -1'b0;
  wire id_8;
  assign id_6[-1] = id_5;
  wire id_9;
  ;
  logic id_10;
  wire  id_11;
  assign id_10 = -1;
  assign id_5  = -1;
  logic id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_5,
      id_10
  );
  parameter id_13 = 1;
  wire id_14;
  logic [1  -  1 : 1 'h0] id_15;
endmodule
