@verdi rc file Version 1.0
[General]
VerdiVersion = Verdi3_L-2016.06-1
[KeyNote]
Line1 = Automatic Backup 0
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
powerDumped = 0
[hb]
postSimFile = /home/milo/ICCodes/mcu_verify/inter.fsdb
syncTime = 241
viewport = 0 23 1536 841 411 280 272 1016
activeNode = "CpuEnv.i_agt.sqr.main_phase"
activeScope = "CpuEnv.i_agt.sqr.main_phase.phase.phase_done.m_raise"
activeFile = "/home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_objection.svh#inc__uvm_pkg__61#"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 257
baMode = False
srcLineNum = True
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "CpuEnv.i_agt.sqr.main_phase.phase.phase_done.m_raise"
Scope2 = "CpuEnv.i_agt.sqr.main_phase.phase.phase_done.raise_objection"
Scope3 = "CpuEnv.i_agt.sqr.main_phase.phase.raise_objection"
Scope4 = "CpuEnv.i_agt.sqr.main_phase.phase.phase_done.m_context_pool"
Scope5 = "CpuEnv.i_agt.sqr.main_phase.phase.phase_done"
Scope6 = "CpuEnv.i_agt.sqr"
Scope7 = "CpuEnv.i_agt.sqr.main_phase.phase.phase_done.m_propagate"
Scope8 = "CpuEnv.i_agt.sqr.main_phase.phase.phase_done.m_top"
Scope9 = "CpuEnv.i_agt.sqr.main_phase.phase.phase_done.raised"
Scope10 = "CpuEnv.i_agt.sqr.main_phase.phase.phase_done.m_events"
multipleSelection = 1 341 5 0 0
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.sourceTab.1]
scope = CpuEnv.i_agt.sqr.main_phase.phase.phase_done.m_raise
File = /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_objection.svh#inc__uvm_pkg__61#
Line = 258
[imp.design1]
dbEnum =  oh
invokeDir = /home/milo/ICCodes/mcu_verify
design = DebussyLib
hostCommand = hostCommand -elab ./simv.daidir/kdb.elab++
topName = TopTb 
fromLibrary = TRUE
[nMemoryManager]
FsdbFile = /home/milo/ICCodes/mcu_verify/inter.fsdb
UserActionNum = 0
nMemWindowNum = 0
