

================================================================
== Vivado HLS Report for 'single_conv_calculat'
================================================================
* Date:           Sun Dec  6 12:05:01 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2_fpga_lql
* Solution:       solution2_pipeline
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    5|    5| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      6|      0|   318|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|   171|    -|
|Register         |        -|      -|    359|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      6|    359|   489|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|     15|      2|     6|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_92_p2                 |     *    |      3|  0|  21|          32|          32|
    |grp_fu_98_p2                 |     *    |      3|  0|  21|          32|          32|
    |add_ln34_1_fu_144_p2         |     +    |      0|  0|  39|          32|          32|
    |add_ln34_2_fu_150_p2         |     +    |      0|  0|  32|          32|          32|
    |add_ln34_3_fu_127_p2         |     +    |      0|  0|  32|          32|          32|
    |add_ln34_4_fu_116_p2         |     +    |      0|  0|  32|          32|          32|
    |add_ln34_5_fu_121_p2         |     +    |      0|  0|  32|          32|          32|
    |add_ln34_6_fu_133_p2         |     +    |      0|  0|  32|          32|          32|
    |add_ln34_fu_138_p2           |     +    |      0|  0|  39|          32|          32|
    |ap_return                    |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      6|  0| 318|         323|         324|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |cal_conv_address0        |  33|          6|    4|         24|
    |cal_conv_address1        |  27|          5|    4|         20|
    |kernel_address0          |  33|          6|    4|         24|
    |kernel_address1          |  27|          5|    4|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 171|         32|   19|         98|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln34_5_reg_165           |  32|   0|   32|          0|
    |add_ln34_6_reg_170           |  32|   0|   32|          0|
    |add_ln34_reg_175             |  32|   0|   32|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |mul_ln34_8_reg_160           |  32|   0|   32|          0|
    |reg_104                      |  32|   0|   32|          0|
    |reg_108                      |  32|   0|   32|          0|
    |reg_112                      |  32|   0|   32|          0|
    |reg_76                       |  32|   0|   32|          0|
    |reg_80                       |  32|   0|   32|          0|
    |reg_84                       |  32|   0|   32|          0|
    |reg_88                       |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 359|   0|  359|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_start           |  in |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_done            | out |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_idle            | out |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_ready           | out |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_ce              |  in |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_return          | out |   32| ap_ctrl_hs | single_conv_calculat | return value |
|cal_conv_address0  | out |    4|  ap_memory |       cal_conv       |     array    |
|cal_conv_ce0       | out |    1|  ap_memory |       cal_conv       |     array    |
|cal_conv_q0        |  in |   32|  ap_memory |       cal_conv       |     array    |
|cal_conv_address1  | out |    4|  ap_memory |       cal_conv       |     array    |
|cal_conv_ce1       | out |    1|  ap_memory |       cal_conv       |     array    |
|cal_conv_q1        |  in |   32|  ap_memory |       cal_conv       |     array    |
|kernel_address0    | out |    4|  ap_memory |        kernel        |     array    |
|kernel_ce0         | out |    1|  ap_memory |        kernel        |     array    |
|kernel_q0          |  in |   32|  ap_memory |        kernel        |     array    |
|kernel_address1    | out |    4|  ap_memory |        kernel        |     array    |
|kernel_ce1         | out |    1|  ap_memory |        kernel        |     array    |
|kernel_q1          |  in |   32|  ap_memory |        kernel        |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

