/afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/mux2_1_8bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/mux2_1_8bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module mux2_1_8bit

Top level modules:
	mux2_1_8bit

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/nand2.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/nand2.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module nand2

Top level modules:
	nand2

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/regEXMem.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/regEXMem.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module regEXMem

Top level modules:
	regEXMem

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/decoder3_8.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/decoder3_8.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module decoder3_8

Top level modules:
	decoder3_8

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/inner_module.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/inner_module.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module inner_module

Top level modules:
	inner_module

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/or2.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/or2.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module or2

Top level modules:
	or2

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/dff_8bit_tb.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/dff_8bit_tb.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module dff_8bit_tb

Top level modules:
	dff_8bit_tb

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/regMemWB.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/regMemWB.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module regMemWB

Top level modules:
	regMemWB

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/dff_16bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/dff_16bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module dff_16bit

Top level modules:
	dff_16bit

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/regIDEX.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/regIDEX.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module regIDEX

Top level modules:
	regIDEX

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/btr_mod.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/btr_mod.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module btr_mod

Top level modules:
	btr_mod

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and16.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and16.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module and16

Top level modules:
	and16

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/mux2_1.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/mux2_1.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module mux2_1

Top level modules:
	mux2_1

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/cond_set_old.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/cond_set_old.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module cond_set_old

Top level modules:
	cond_set_old

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/lsb_module.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/lsb_module.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module lsb_module

Top level modules:
	lsb_module

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/mux4_1.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/mux4_1.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module mux4_1

Top level modules:
	mux4_1

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/reg_64bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/reg_64bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module reg_64bit

Top level modules:
	reg_64bit

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/mux2_1_8bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/mux2_1_8bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module mux2_1_8bit

Top level modules:
	mux2_1_8bit

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/alu.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/alu.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module alu

Top level modules:
	alu

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/and16.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/and16.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module and16

Top level modules:
	and16

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/not1.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/not1.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module not1

Top level modules:
	not1

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/mux4_1_16bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/mux4_1_16bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module mux4_1_16bit

Top level modules:
	mux4_1_16bit

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/mux8_1_16bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/mux8_1_16bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module mux8_1_16bit

Top level modules:
	mux8_1_16bit

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/not1_16bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/not1_16bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module not1_16bit

Top level modules:
	not1_16bit

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/fulladder_16bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/fulladder_16bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module fulladder_16bit

Top level modules:
	fulladder_16bit

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/not1.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/not1.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module not1

Top level modules:
	not1

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/regIFID.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/regIFID.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module regIFID

Top level modules:
	regIFID

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/dff_8bit_tb.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/dff_8bit_tb.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module dff_8bit_tb

Top level modules:
	dff_8bit_tb

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/proc_hier.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/proc_hier.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module proc_hier

Top level modules:
	proc_hier

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/and2.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/and2.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module and2

Top level modules:
	and2

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/memory2c.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/memory2c.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/clu_4bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/clu_4bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module clu_4bit

Top level modules:
	clu_4bit

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/dff.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/dff.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module dff

Top level modules:
	dff

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/proc_hier_bench.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/proc_hier_bench.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module proc_hier_bench

Top level modules:
	proc_hier_bench

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/fulladder.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/fulladder.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module fulladder

Top level modules:
	fulladder

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and2.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and2.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module and2

Top level modules:
	and2

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/inverter_16bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/inverter_16bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module inverter_16bit

Top level modules:
	inverter_16bit

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/cla_16bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/cla_16bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module cla_16bit

Top level modules:
	cla_16bit

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/ext_mod8_16.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/ext_mod8_16.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module ext_mod8_16

Top level modules:
	ext_mod8_16

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/msb_module.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/msb_module.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module msb_module

Top level modules:
	msb_module

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/mux4_1_4bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/mux4_1_4bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module mux4_1_4bit

Top level modules:
	mux4_1_4bit

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/clkrst.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/clkrst.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module clkrst

Top level modules:
	clkrst

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/reg_16bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/reg_16bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module reg_16bit

Top level modules:
	reg_16bit

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/ext_mod5_16.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/ext_mod5_16.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module ext_mod5_16

Top level modules:
	ext_mod5_16

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/memory2c.syn.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/memory2c.syn.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/dff_8bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/dff_8bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module dff_8bit

Top level modules:
	dff_8bit

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/and3.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/and3.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module and3

Top level modules:
	and3

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/mux2_1_32bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/mux2_1_32bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module mux2_1_32bit

Top level modules:
	mux2_1_32bit

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/mux2_1_16bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/mux2_1_16bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module mux2_1_16bit

Top level modules:
	mux2_1_16bit

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/nor2.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/nor2.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module nor2

Top level modules:
	nor2

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/nand2.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/nand2.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module nand2

Top level modules:
	nand2

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/forward_unit.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/forward_unit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module forward_unit

Top level modules:
	forward_unit

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/mux2_1.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/mux2_1.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module mux2_1

Top level modules:
	mux2_1

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/and2_16bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/and2_16bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module and2_16bit

Top level modules:
	and2_16bit

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/pc_ctr.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/pc_ctr.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module pc_ctr

Top level modules:
	pc_ctr

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/dff_8bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/dff_8bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module dff_8bit

Top level modules:
	dff_8bit

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/dff.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/dff.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module dff

Top level modules:
	dff

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/cond_set.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/cond_set.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module cond_set

Top level modules:
	cond_set

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/nor2.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/nor2.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module nor2

Top level modules:
	nor2

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/or2_16bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/or2_16bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module or2_16bit

Top level modules:
	or2_16bit

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/ext_mod11_16.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/ext_mod11_16.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module ext_mod11_16

Top level modules:
	ext_mod11_16

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/clu_16bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/clu_16bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module clu_16bit

Top level modules:
	clu_16bit

} {} {}} /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/memory.v {1 {vlog -work work /afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/project/demo2/verilog/memory.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module memory

Top level modules:
	memory

} {} {}}
