{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507851445105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507851445106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 20:37:24 2017 " "Processing started: Thu Oct 12 20:37:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507851445106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851445106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tb_hal_1 -c tb_hal_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tb_hal_1 -c tb_hal_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851445106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507851445367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507851445367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_hal_1.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_hal_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_hal_1 " "Found entity 1: tb_hal_1" {  } { { "tb_hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851459598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851459598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851459599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851459599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851459600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851459600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hal_1.v 4 4 " "Found 4 design units, including 4 entities, in source file hal_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 hal_1 " "Found entity 1: hal_1" {  } { { "hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851459600 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd_7seg " "Found entity 2: bcd_7seg" {  } { { "hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851459600 ""} { "Info" "ISGN_ENTITY_NAME" "3 debouncer " "Found entity 3: debouncer" {  } { { "hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851459600 ""} { "Info" "ISGN_ENTITY_NAME" "4 control " "Found entity 4: control" {  } { { "hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851459600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851459600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk tb_hal_1.v(24) " "Verilog HDL Implicit Net warning at tb_hal_1.v(24): created implicit net for \"clk\"" {  } { { "tb_hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507851459601 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "clk tb_hal_1.v(42) " "Verilog HDL Procedural Assignment error at tb_hal_1.v(42): object \"clk\" on left-hand side of assignment must have a variable data type" {  } { { "tb_hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v" 42 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1507851459602 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "clk tb_hal_1.v(45) " "Verilog HDL Procedural Assignment error at tb_hal_1.v(45): object \"clk\" on left-hand side of assignment must have a variable data type" {  } { { "tb_hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v" 45 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1507851459602 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "935 " "Peak virtual memory: 935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507851459642 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 12 20:37:39 2017 " "Processing ended: Thu Oct 12 20:37:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507851459642 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507851459642 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507851459642 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851459642 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507851445105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507851445106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 20:37:24 2017 " "Processing started: Thu Oct 12 20:37:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507851445106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851445106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tb_hal_1 -c tb_hal_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tb_hal_1 -c tb_hal_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851445106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507851445367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507851445367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_hal_1.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_hal_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_hal_1 " "Found entity 1: tb_hal_1" {  } { { "tb_hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851459598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851459598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851459599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851459599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851459600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851459600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hal_1.v 4 4 " "Found 4 design units, including 4 entities, in source file hal_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 hal_1 " "Found entity 1: hal_1" {  } { { "hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851459600 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd_7seg " "Found entity 2: bcd_7seg" {  } { { "hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851459600 ""} { "Info" "ISGN_ENTITY_NAME" "3 debouncer " "Found entity 3: debouncer" {  } { { "hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851459600 ""} { "Info" "ISGN_ENTITY_NAME" "4 control " "Found entity 4: control" {  } { { "hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507851459600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851459600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk tb_hal_1.v(24) " "Verilog HDL Implicit Net warning at tb_hal_1.v(24): created implicit net for \"clk\"" {  } { { "tb_hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507851459601 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "clk tb_hal_1.v(42) " "Verilog HDL Procedural Assignment error at tb_hal_1.v(42): object \"clk\" on left-hand side of assignment must have a variable data type" {  } { { "tb_hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v" 42 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1507851459602 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "clk tb_hal_1.v(45) " "Verilog HDL Procedural Assignment error at tb_hal_1.v(45): object \"clk\" on left-hand side of assignment must have a variable data type" {  } { { "tb_hal_1.v" "" { Text "/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v" 45 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1507851459602 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "935 " "Peak virtual memory: 935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507851459642 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 12 20:37:39 2017 " "Processing ended: Thu Oct 12 20:37:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507851459642 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507851459642 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507851459642 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507851459642 ""}
