#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000026af6f13940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000026af6f3b3c0 .scope module, "descriptors_tb" "descriptors_tb" 3 10;
 .timescale -9 -12;
P_0000026af6ec5990 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_0000026af6ec59c8 .param/l "DIMENSION" 0 3 12, +C4<00000000000000000000000001000000>;
P_0000026af6ec5a00 .param/l "PATCH_SIZE" 0 3 15, +C4<00000000000000000000000000000100>;
P_0000026af6ec5a38 .param/l "TOP_HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_0000026af6ec5a70 .param/l "TOP_WIDTH" 0 3 14, +C4<00000000000000000000000001000000>;
v0000026af6faebf0_0 .net "O1L1_x_address", 11 0, v0000026af6fa6860_0;  1 drivers
v0000026af6facb70_0 .net/s "O1L1_x_grad", 7 0, L_0000026af6f31a80;  1 drivers
v0000026af6fad2f0_0 .net "O1L1_y_address", 11 0, v0000026af6fa8200_0;  1 drivers
v0000026af6faee70_0 .net/s "O1L1_y_grad", 7 0, L_0000026af6f32b20;  1 drivers
v0000026af6fad250_0 .net "O1L2_x_address", 11 0, v0000026af6fa7b20_0;  1 drivers
v0000026af6fad390_0 .net/s "O1L2_x_grad", 7 0, L_0000026af6f32490;  1 drivers
v0000026af6fad890_0 .net "O1L2_y_address", 11 0, v0000026af6fa6ea0_0;  1 drivers
v0000026af6fada70_0 .net/s "O1L2_y_grad", 7 0, L_0000026af6f318c0;  1 drivers
v0000026af6facf30_0 .net "O2L1_x_address", 9 0, v0000026af6fa78a0_0;  1 drivers
v0000026af6fae970_0 .net/s "O2L1_x_grad", 7 0, L_0000026af6f31690;  1 drivers
v0000026af6faea10_0 .net "O2L1_y_address", 9 0, v0000026af6fa93b0_0;  1 drivers
v0000026af6fad070_0 .net/s "O2L1_y_grad", 7 0, L_0000026af6f32a40;  1 drivers
v0000026af6facad0_0 .net "O2L2_x_address", 9 0, v0000026af6faa030_0;  1 drivers
v0000026af6fad430_0 .net/s "O2L2_x_grad", 7 0, L_0000026af6f31f50;  1 drivers
v0000026af6fae470_0 .net "O2L2_y_address", 9 0, v0000026af6fa89b0_0;  1 drivers
v0000026af6fae3d0_0 .net/s "O2L2_y_grad", 7 0, L_0000026af6f31700;  1 drivers
v0000026af6fad4d0_0 .net "O3L1_x_address", 7 0, v0000026af6fa8730_0;  1 drivers
v0000026af6fad110_0 .net/s "O3L1_x_grad", 7 0, L_0000026af6f31bd0;  1 drivers
v0000026af6fad1b0_0 .net "O3L1_y_address", 7 0, v0000026af6fa9130_0;  1 drivers
v0000026af6facfd0_0 .net/s "O3L1_y_grad", 7 0, L_0000026af6f310e0;  1 drivers
v0000026af6fad570_0 .net "O3L2_x_address", 7 0, v0000026af6fa9590_0;  1 drivers
v0000026af6fadb10_0 .net/s "O3L2_x_grad", 7 0, L_0000026af6f31150;  1 drivers
v0000026af6faf050_0 .net "O3L2_y_address", 7 0, v0000026af6fa9ef0_0;  1 drivers
v0000026af6facc10_0 .net/s "O3L2_y_grad", 7 0, L_0000026af6f31ee0;  1 drivers
v0000026af6facd50_0 .var "clk_in", 0 0;
v0000026af6fae150_0 .net "desc_out", 23 0, v0000026af6fa9810_0;  1 drivers
v0000026af6fad610_0 .net "desc_wea", 0 0, v0000026af6fa9090_0;  1 drivers
v0000026af6fadbb0_0 .net "desc_write_addr", 11 0, v0000026af6faa3f0_0;  1 drivers
v0000026af6fadc50_0 .net "descriptors_done", 0 0, v0000026af6fa9450_0;  1 drivers
v0000026af6facdf0_0 .net "key_read_addr", 9 0, v0000026af6fa8af0_0;  1 drivers
v0000026af6face90_0 .net "keypoint_read", 12 0, L_0000026af6f32810;  1 drivers
v0000026af6fadcf0_0 .net "octave", 1 0, v0000026af6fa94f0_0;  1 drivers
v0000026af6fadf70_0 .var "rst_in", 0 0;
v0000026af6faef10_0 .var "start_desc", 0 0;
v0000026af6faedd0_0 .net "state", 3 0, v0000026af6fa98b0_0;  1 drivers
S_0000026af6e569a0 .scope module, "O1L1_x" "xilinx_single_port_ram_read_first" 3 100, 4 12 0, S_0000026af6f3b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000026af6e41ab0 .param/str "INIT_FILE" 0 4 16, "O1L1_x.mem";
P_0000026af6e41ae8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000026af6e41b20 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_0000026af6e41b58 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v0000026af6f2f270 .array "BRAM", 0 4095, 7 0;
v0000026af6f30b70_0 .net "addra", 11 0, v0000026af6fa6860_0;  alias, 1 drivers
v0000026af6f2f770_0 .net "clka", 0 0, v0000026af6facd50_0;  1 drivers
L_0000026af6fb0de8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6f2f090_0 .net "dina", 7 0, L_0000026af6fb0de8;  1 drivers
v0000026af6f2f9f0_0 .net "douta", 7 0, L_0000026af6f31a80;  alias, 1 drivers
L_0000026af6fb0e78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f30cb0_0 .net "ena", 0 0, L_0000026af6fb0e78;  1 drivers
v0000026af6f2f130_0 .var "ram_data", 7 0;
L_0000026af6fb0ec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f30710_0 .net "regcea", 0 0, L_0000026af6fb0ec0;  1 drivers
v0000026af6f30350_0 .net "rsta", 0 0, v0000026af6fadf70_0;  1 drivers
L_0000026af6fb0e30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026af6f2fb30_0 .net "wea", 0 0, L_0000026af6fb0e30;  1 drivers
S_0000026af6e56b30 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_0000026af6e569a0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000026af6e56b30
v0000026af6f2f6d0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000026af6f2f6d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000026af6f2f6d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026af6f2f6d0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000026af6e12d60 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_0000026af6e569a0;
 .timescale -9 -12;
L_0000026af6f31a80 .functor BUFZ 8, v0000026af6f30210_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000026af6f30210_0 .var "douta_reg", 7 0;
E_0000026af6ee52b0 .event posedge, v0000026af6f2f770_0;
S_0000026af6e12ef0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_0000026af6e569a0;
 .timescale -9 -12;
S_0000026af6dfd8d0 .scope module, "O1L1_y" "xilinx_single_port_ram_read_first" 3 116, 4 12 0, S_0000026af6f3b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000026af6e13080 .param/str "INIT_FILE" 0 4 16, "O1L1_y.mem";
P_0000026af6e130b8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000026af6e130f0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_0000026af6e13128 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v0000026af6f30e90 .array "BRAM", 0 4095, 7 0;
v0000026af6f2eff0_0 .net "addra", 11 0, v0000026af6fa8200_0;  alias, 1 drivers
v0000026af6f2f8b0_0 .net "clka", 0 0, v0000026af6facd50_0;  alias, 1 drivers
L_0000026af6fb0f08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6f305d0_0 .net "dina", 7 0, L_0000026af6fb0f08;  1 drivers
v0000026af6f307b0_0 .net "douta", 7 0, L_0000026af6f32b20;  alias, 1 drivers
L_0000026af6fb0f98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f30030_0 .net "ena", 0 0, L_0000026af6fb0f98;  1 drivers
v0000026af6f308f0_0 .var "ram_data", 7 0;
L_0000026af6fb0fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f2f950_0 .net "regcea", 0 0, L_0000026af6fb0fe0;  1 drivers
v0000026af6f2fef0_0 .net "rsta", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
L_0000026af6fb0f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026af6f14e70_0 .net "wea", 0 0, L_0000026af6fb0f50;  1 drivers
S_0000026af6dfda60 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_0000026af6dfd8d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000026af6dfda60
v0000026af6f30d50_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0000026af6f30d50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000026af6f30d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026af6f30d50_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000026af6de3590 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_0000026af6dfd8d0;
 .timescale -9 -12;
L_0000026af6f32b20 .functor BUFZ 8, v0000026af6f2f810_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000026af6f2f810_0 .var "douta_reg", 7 0;
S_0000026af6de3720 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_0000026af6dfd8d0;
 .timescale -9 -12;
S_0000026af6e268e0 .scope module, "O1L2_x" "xilinx_single_port_ram_read_first" 3 132, 4 12 0, S_0000026af6f3b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000026af6de38b0 .param/str "INIT_FILE" 0 4 16, "O1L2_x.mem";
P_0000026af6de38e8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000026af6de3920 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_0000026af6de3958 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v0000026af6f14150 .array "BRAM", 0 4095, 7 0;
v0000026af6f13d90_0 .net "addra", 11 0, v0000026af6fa7b20_0;  alias, 1 drivers
v0000026af6f141f0_0 .net "clka", 0 0, v0000026af6facd50_0;  alias, 1 drivers
L_0000026af6fb1028 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6f150f0_0 .net "dina", 7 0, L_0000026af6fb1028;  1 drivers
v0000026af6f14290_0 .net "douta", 7 0, L_0000026af6f32490;  alias, 1 drivers
L_0000026af6fb10b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f14330_0 .net "ena", 0 0, L_0000026af6fb10b8;  1 drivers
v0000026af6f15690_0 .var "ram_data", 7 0;
L_0000026af6fb1100 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f14510_0 .net "regcea", 0 0, L_0000026af6fb1100;  1 drivers
v0000026af6f145b0_0 .net "rsta", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
L_0000026af6fb1070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026af6f14bf0_0 .net "wea", 0 0, L_0000026af6fb1070;  1 drivers
S_0000026af6e26a70 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_0000026af6e268e0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000026af6e26a70
v0000026af6f143d0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0000026af6f143d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0000026af6f143d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026af6f143d0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0000026af6d72830 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_0000026af6e268e0;
 .timescale -9 -12;
L_0000026af6f32490 .functor BUFZ 8, v0000026af6f14010_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000026af6f14010_0 .var "douta_reg", 7 0;
S_0000026af6d729c0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_0000026af6e268e0;
 .timescale -9 -12;
S_0000026af6f98430 .scope module, "O1L2_y" "xilinx_single_port_ram_read_first" 3 148, 4 12 0, S_0000026af6f3b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000026af6e26c00 .param/str "INIT_FILE" 0 4 16, "O1L2_y.mem";
P_0000026af6e26c38 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000026af6e26c70 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_0000026af6e26ca8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v0000026af6e8e350 .array "BRAM", 0 4095, 7 0;
v0000026af6e8dc70_0 .net "addra", 11 0, v0000026af6fa6ea0_0;  alias, 1 drivers
v0000026af6e8de50_0 .net "clka", 0 0, v0000026af6facd50_0;  alias, 1 drivers
L_0000026af6fb1148 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6e8dbd0_0 .net "dina", 7 0, L_0000026af6fb1148;  1 drivers
v0000026af6e8df90_0 .net "douta", 7 0, L_0000026af6f318c0;  alias, 1 drivers
L_0000026af6fb11d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6e8d770_0 .net "ena", 0 0, L_0000026af6fb11d8;  1 drivers
v0000026af6e8e210_0 .var "ram_data", 7 0;
L_0000026af6fb1220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6e8d810_0 .net "regcea", 0 0, L_0000026af6fb1220;  1 drivers
v0000026af6e8e030_0 .net "rsta", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
L_0000026af6fb1190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026af6e8dd10_0 .net "wea", 0 0, L_0000026af6fb1190;  1 drivers
S_0000026af6f97c60 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_0000026af6f98430;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000026af6f97c60
v0000026af6f14970_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v0000026af6f14970_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0000026af6f14970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026af6f14970_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0000026af6f985c0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_0000026af6f98430;
 .timescale -9 -12;
L_0000026af6f318c0 .functor BUFZ 8, v0000026af6f15190_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000026af6f15190_0 .var "douta_reg", 7 0;
S_0000026af6f98750 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_0000026af6f98430;
 .timescale -9 -12;
S_0000026af6f97940 .scope module, "O2L1_x" "xilinx_single_port_ram_read_first" 3 180, 4 12 0, S_0000026af6f3b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000026af6dfdbf0 .param/str "INIT_FILE" 0 4 16, "O2L1_x.mem";
P_0000026af6dfdc28 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0000026af6dfdc60 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_0000026af6dfdc98 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v0000026af6f9a290 .array "BRAM", 0 1023, 7 0;
v0000026af6f99f70_0 .net "addra", 9 0, v0000026af6fa78a0_0;  alias, 1 drivers
v0000026af6f99110_0 .net "clka", 0 0, v0000026af6facd50_0;  alias, 1 drivers
L_0000026af6fb1388 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6f99930_0 .net "dina", 7 0, L_0000026af6fb1388;  1 drivers
v0000026af6f991b0_0 .net "douta", 7 0, L_0000026af6f31690;  alias, 1 drivers
L_0000026af6fb1418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f99570_0 .net "ena", 0 0, L_0000026af6fb1418;  1 drivers
v0000026af6f99070_0 .var "ram_data", 7 0;
L_0000026af6fb1460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f99ed0_0 .net "regcea", 0 0, L_0000026af6fb1460;  1 drivers
v0000026af6f9a6f0_0 .net "rsta", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
L_0000026af6fb13d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026af6f9a010_0 .net "wea", 0 0, L_0000026af6fb13d0;  1 drivers
S_0000026af6f982a0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_0000026af6f97940;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000026af6f982a0
v0000026af6f9a510_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v0000026af6f9a510_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v0000026af6f9a510_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026af6f9a510_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_0000026af6f97ad0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_0000026af6f97940;
 .timescale -9 -12;
L_0000026af6f31690 .functor BUFZ 8, v0000026af6f9aa10_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000026af6f9aa10_0 .var "douta_reg", 7 0;
S_0000026af6f97df0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_0000026af6f97940;
 .timescale -9 -12;
S_0000026af6f97f80 .scope module, "O2L1_y" "xilinx_single_port_ram_read_first" 3 164, 4 12 0, S_0000026af6f3b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000026af6e56cc0 .param/str "INIT_FILE" 0 4 16, "O2L1_y.mem";
P_0000026af6e56cf8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0000026af6e56d30 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_0000026af6e56d68 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v0000026af6f9a330 .array "BRAM", 0 1023, 7 0;
v0000026af6f9a470_0 .net "addra", 9 0, v0000026af6fa93b0_0;  alias, 1 drivers
v0000026af6f99890_0 .net "clka", 0 0, v0000026af6facd50_0;  alias, 1 drivers
L_0000026af6fb1268 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6f9a3d0_0 .net "dina", 7 0, L_0000026af6fb1268;  1 drivers
v0000026af6f98e90_0 .net "douta", 7 0, L_0000026af6f32a40;  alias, 1 drivers
L_0000026af6fb12f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f98d50_0 .net "ena", 0 0, L_0000026af6fb12f8;  1 drivers
v0000026af6f9a0b0_0 .var "ram_data", 7 0;
L_0000026af6fb1340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f98df0_0 .net "regcea", 0 0, L_0000026af6fb1340;  1 drivers
v0000026af6f99b10_0 .net "rsta", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
L_0000026af6fb12b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026af6f996b0_0 .net "wea", 0 0, L_0000026af6fb12b0;  1 drivers
S_0000026af6f98110 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_0000026af6f97f80;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000026af6f98110
v0000026af6f9a830_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v0000026af6f9a830_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v0000026af6f9a830_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026af6f9a830_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_0000026af6f9b080 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_0000026af6f97f80;
 .timescale -9 -12;
L_0000026af6f32a40 .functor BUFZ 8, v0000026af6f9ab50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000026af6f9ab50_0 .var "douta_reg", 7 0;
S_0000026af6f9b3a0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_0000026af6f97f80;
 .timescale -9 -12;
S_0000026af6f9c980 .scope module, "O2L2_x" "xilinx_single_port_ram_read_first" 3 212, 4 12 0, S_0000026af6f3b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000026af6d72b50 .param/str "INIT_FILE" 0 4 16, "O2L2_x.mem";
P_0000026af6d72b88 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0000026af6d72bc0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_0000026af6d72bf8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v0000026af6f9a150 .array "BRAM", 0 1023, 7 0;
v0000026af6f992f0_0 .net "addra", 9 0, v0000026af6faa030_0;  alias, 1 drivers
v0000026af6f997f0_0 .net "clka", 0 0, v0000026af6facd50_0;  alias, 1 drivers
L_0000026af6fb15c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6f99430_0 .net "dina", 7 0, L_0000026af6fb15c8;  1 drivers
v0000026af6f994d0_0 .net "douta", 7 0, L_0000026af6f31f50;  alias, 1 drivers
L_0000026af6fb1658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f9a8d0_0 .net "ena", 0 0, L_0000026af6fb1658;  1 drivers
v0000026af6f9a1f0_0 .var "ram_data", 7 0;
L_0000026af6fb16a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f9a5b0_0 .net "regcea", 0 0, L_0000026af6fb16a0;  1 drivers
v0000026af6f9a790_0 .net "rsta", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
L_0000026af6fb1610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026af6f99cf0_0 .net "wea", 0 0, L_0000026af6fb1610;  1 drivers
S_0000026af6f9c020 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_0000026af6f9c980;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000026af6f9c020
v0000026af6f99390_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v0000026af6f99390_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v0000026af6f99390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026af6f99390_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_0000026af6f9b530 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_0000026af6f9c980;
 .timescale -9 -12;
L_0000026af6f31f50 .functor BUFZ 8, v0000026af6f9a650_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000026af6f9a650_0 .var "douta_reg", 7 0;
S_0000026af6f9c660 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_0000026af6f9c980;
 .timescale -9 -12;
S_0000026af6f9b6c0 .scope module, "O2L2_y" "xilinx_single_port_ram_read_first" 3 196, 4 12 0, S_0000026af6f3b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000026af6f9cd20 .param/str "INIT_FILE" 0 4 16, "O2L2_y.mem";
P_0000026af6f9cd58 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0000026af6f9cd90 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_0000026af6f9cdc8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v0000026af6f98f30 .array "BRAM", 0 1023, 7 0;
v0000026af6f98fd0_0 .net "addra", 9 0, v0000026af6fa89b0_0;  alias, 1 drivers
v0000026af6f99bb0_0 .net "clka", 0 0, v0000026af6facd50_0;  alias, 1 drivers
L_0000026af6fb14a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6f99610_0 .net "dina", 7 0, L_0000026af6fb14a8;  1 drivers
v0000026af6f99750_0 .net "douta", 7 0, L_0000026af6f31700;  alias, 1 drivers
L_0000026af6fb1538 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f99c50_0 .net "ena", 0 0, L_0000026af6fb1538;  1 drivers
v0000026af6f99d90_0 .var "ram_data", 7 0;
L_0000026af6fb1580 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f99e30_0 .net "regcea", 0 0, L_0000026af6fb1580;  1 drivers
v0000026af6f9ec60_0 .net "rsta", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
L_0000026af6fb14f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026af6f9dfe0_0 .net "wea", 0 0, L_0000026af6fb14f0;  1 drivers
S_0000026af6f9c4d0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_0000026af6f9b6c0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000026af6f9c4d0
v0000026af6f999d0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_7.14 ;
    %load/vec4 v0000026af6f999d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v0000026af6f999d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026af6f999d0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_7.14;
T_7.15 ;
    %end;
S_0000026af6f9c1b0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_0000026af6f9b6c0;
 .timescale -9 -12;
L_0000026af6f31700 .functor BUFZ 8, v0000026af6f9abf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000026af6f9abf0_0 .var "douta_reg", 7 0;
S_0000026af6f9cb10 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_0000026af6f9b6c0;
 .timescale -9 -12;
S_0000026af6f9c7f0 .scope module, "O3L1_x" "xilinx_single_port_ram_read_first" 3 245, 4 12 0, S_0000026af6f3b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000026af6f9ee20 .param/str "INIT_FILE" 0 4 16, "O3L1_x.mem";
P_0000026af6f9ee58 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0000026af6f9ee90 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_0000026af6f9eec8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v0000026af6f9d540 .array "BRAM", 0 255, 7 0;
v0000026af6f9e580_0 .net "addra", 7 0, v0000026af6fa8730_0;  alias, 1 drivers
v0000026af6f9d5e0_0 .net "clka", 0 0, v0000026af6facd50_0;  alias, 1 drivers
L_0000026af6fb1808 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6f9dae0_0 .net "dina", 7 0, L_0000026af6fb1808;  1 drivers
v0000026af6f9da40_0 .net "douta", 7 0, L_0000026af6f31bd0;  alias, 1 drivers
L_0000026af6fb1898 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f9e4e0_0 .net "ena", 0 0, L_0000026af6fb1898;  1 drivers
v0000026af6f9ce60_0 .var "ram_data", 7 0;
L_0000026af6fb18e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f9e080_0 .net "regcea", 0 0, L_0000026af6fb18e0;  1 drivers
v0000026af6f9d7c0_0 .net "rsta", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
L_0000026af6fb1850 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026af6f9e120_0 .net "wea", 0 0, L_0000026af6fb1850;  1 drivers
S_0000026af6f9ad60 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_0000026af6f9c7f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000026af6f9ad60
v0000026af6f9d720_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_8.16 ;
    %load/vec4 v0000026af6f9d720_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v0000026af6f9d720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026af6f9d720_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_8.16;
T_8.17 ;
    %end;
S_0000026af6f9aef0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_0000026af6f9c7f0;
 .timescale -9 -12;
L_0000026af6f31bd0 .functor BUFZ 8, v0000026af6f9d860_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000026af6f9d860_0 .var "douta_reg", 7 0;
S_0000026af6f9c340 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_0000026af6f9c7f0;
 .timescale -9 -12;
S_0000026af6f9bb70 .scope module, "O3L1_y" "xilinx_single_port_ram_read_first" 3 229, 4 12 0, S_0000026af6f3b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000026af6f9ef10 .param/str "INIT_FILE" 0 4 16, "O3L1_y.mem";
P_0000026af6f9ef48 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0000026af6f9ef80 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_0000026af6f9efb8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v0000026af6f9d9a0 .array "BRAM", 0 255, 7 0;
v0000026af6f9e620_0 .net "addra", 7 0, v0000026af6fa9130_0;  alias, 1 drivers
v0000026af6f9e6c0_0 .net "clka", 0 0, v0000026af6facd50_0;  alias, 1 drivers
L_0000026af6fb16e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6f9e440_0 .net "dina", 7 0, L_0000026af6fb16e8;  1 drivers
v0000026af6f9e940_0 .net "douta", 7 0, L_0000026af6f310e0;  alias, 1 drivers
L_0000026af6fb1778 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f9db80_0 .net "ena", 0 0, L_0000026af6fb1778;  1 drivers
v0000026af6f9e260_0 .var "ram_data", 7 0;
L_0000026af6fb17c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f9cf00_0 .net "regcea", 0 0, L_0000026af6fb17c0;  1 drivers
v0000026af6f9dc20_0 .net "rsta", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
L_0000026af6fb1730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026af6f9dcc0_0 .net "wea", 0 0, L_0000026af6fb1730;  1 drivers
S_0000026af6f9b210 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_0000026af6f9bb70;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000026af6f9b210
v0000026af6f9d900_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_9.18 ;
    %load/vec4 v0000026af6f9d900_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v0000026af6f9d900_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026af6f9d900_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_9.18;
T_9.19 ;
    %end;
S_0000026af6f9b850 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_0000026af6f9bb70;
 .timescale -9 -12;
L_0000026af6f310e0 .functor BUFZ 8, v0000026af6f9e9e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000026af6f9e9e0_0 .var "douta_reg", 7 0;
S_0000026af6f9b9e0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_0000026af6f9bb70;
 .timescale -9 -12;
S_0000026af6f9bd00 .scope module, "O3L2_x" "xilinx_single_port_ram_read_first" 3 277, 4 12 0, S_0000026af6f3b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000026af6f9f320 .param/str "INIT_FILE" 0 4 16, "O3L2_x.mem";
P_0000026af6f9f358 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0000026af6f9f390 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_0000026af6f9f3c8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v0000026af6f9d360 .array "BRAM", 0 255, 7 0;
v0000026af6f9de00_0 .net "addra", 7 0, v0000026af6fa9590_0;  alias, 1 drivers
v0000026af6f9e760_0 .net "clka", 0 0, v0000026af6facd50_0;  alias, 1 drivers
L_0000026af6fb1a48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6f9d4a0_0 .net "dina", 7 0, L_0000026af6fb1a48;  1 drivers
v0000026af6f9d400_0 .net "douta", 7 0, L_0000026af6f31150;  alias, 1 drivers
L_0000026af6fb1ad8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f9e300_0 .net "ena", 0 0, L_0000026af6fb1ad8;  1 drivers
v0000026af6f9e3a0_0 .var "ram_data", 7 0;
L_0000026af6fb1b20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f9cfa0_0 .net "regcea", 0 0, L_0000026af6fb1b20;  1 drivers
v0000026af6f9e8a0_0 .net "rsta", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
L_0000026af6fb1a90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026af6f9ea80_0 .net "wea", 0 0, L_0000026af6fb1a90;  1 drivers
S_0000026af6f9be90 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_0000026af6f9bd00;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000026af6f9be90
v0000026af6f9d2c0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_10.20 ;
    %load/vec4 v0000026af6f9d2c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.21, 5;
    %load/vec4 v0000026af6f9d2c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026af6f9d2c0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_10.20;
T_10.21 ;
    %end;
S_0000026af6fa0060 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_0000026af6f9bd00;
 .timescale -9 -12;
L_0000026af6f31150 .functor BUFZ 8, v0000026af6f9dd60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000026af6f9dd60_0 .var "douta_reg", 7 0;
S_0000026af6fa1320 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_0000026af6f9bd00;
 .timescale -9 -12;
S_0000026af6fa0ce0 .scope module, "O3L2_y" "xilinx_single_port_ram_read_first" 3 261, 4 12 0, S_0000026af6f3b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000026af6f9fe60 .param/str "INIT_FILE" 0 4 16, "O3L2_y.mem";
P_0000026af6f9fe98 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0000026af6f9fed0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_0000026af6f9ff08 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v0000026af6f9d0e0 .array "BRAM", 0 255, 7 0;
v0000026af6f9df40_0 .net "addra", 7 0, v0000026af6fa9ef0_0;  alias, 1 drivers
v0000026af6f9d180_0 .net "clka", 0 0, v0000026af6facd50_0;  alias, 1 drivers
L_0000026af6fb1928 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6f9d220_0 .net "dina", 7 0, L_0000026af6fb1928;  1 drivers
v0000026af6f9ebc0_0 .net "douta", 7 0, L_0000026af6f31ee0;  alias, 1 drivers
L_0000026af6fb19b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6f9ed00_0 .net "ena", 0 0, L_0000026af6fb19b8;  1 drivers
v0000026af6fa2070_0 .var "ram_data", 7 0;
L_0000026af6fb1a00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6fa2890_0 .net "regcea", 0 0, L_0000026af6fb1a00;  1 drivers
v0000026af6fa3290_0 .net "rsta", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
L_0000026af6fb1970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026af6fa30b0_0 .net "wea", 0 0, L_0000026af6fb1970;  1 drivers
S_0000026af6fa0e70 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_0000026af6fa0ce0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000026af6fa0e70
v0000026af6f9eb20_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_11.22 ;
    %load/vec4 v0000026af6f9eb20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.23, 5;
    %load/vec4 v0000026af6f9eb20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026af6f9eb20_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_11.22;
T_11.23 ;
    %end;
S_0000026af6fa01f0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_0000026af6fa0ce0;
 .timescale -9 -12;
L_0000026af6f31ee0 .functor BUFZ 8, v0000026af6f9d040_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000026af6f9d040_0 .var "douta_reg", 7 0;
S_0000026af6fa0380 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_0000026af6fa0ce0;
 .timescale -9 -12;
S_0000026af6fa1190 .scope module, "generator" "generate_descriptors" 3 39, 5 4 0, S_0000026af6f3b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "desc_write_addr";
    .port_info 3 /OUTPUT 1 "desc_wea";
    .port_info 4 /OUTPUT 24 "desc_out";
    .port_info 5 /OUTPUT 10 "key_read_addr";
    .port_info 6 /INPUT 13 "keypoint_read";
    .port_info 7 /INPUT 8 "O1L1_x_grad";
    .port_info 8 /INPUT 8 "O1L1_y_grad";
    .port_info 9 /OUTPUT 12 "O1L1_x_address";
    .port_info 10 /OUTPUT 12 "O1L1_y_address";
    .port_info 11 /INPUT 8 "O1L2_x_grad";
    .port_info 12 /INPUT 8 "O1L2_y_grad";
    .port_info 13 /OUTPUT 12 "O1L2_x_address";
    .port_info 14 /OUTPUT 12 "O1L2_y_address";
    .port_info 15 /INPUT 8 "O2L1_x_grad";
    .port_info 16 /INPUT 8 "O2L1_y_grad";
    .port_info 17 /OUTPUT 10 "O2L1_x_address";
    .port_info 18 /OUTPUT 10 "O2L1_y_address";
    .port_info 19 /INPUT 8 "O2L2_x_grad";
    .port_info 20 /INPUT 8 "O2L2_y_grad";
    .port_info 21 /OUTPUT 10 "O2L2_x_address";
    .port_info 22 /OUTPUT 10 "O2L2_y_address";
    .port_info 23 /INPUT 8 "O3L1_x_grad";
    .port_info 24 /INPUT 8 "O3L1_y_grad";
    .port_info 25 /OUTPUT 8 "O3L1_x_address";
    .port_info 26 /OUTPUT 8 "O3L1_y_address";
    .port_info 27 /INPUT 8 "O3L2_x_grad";
    .port_info 28 /INPUT 8 "O3L2_y_grad";
    .port_info 29 /OUTPUT 8 "O3L2_x_address";
    .port_info 30 /OUTPUT 8 "O3L2_y_address";
    .port_info 31 /OUTPUT 2 "octave_state_num";
    .port_info 32 /OUTPUT 4 "generic_state_num";
    .port_info 33 /OUTPUT 1 "error";
    .port_info 34 /INPUT 1 "start";
    .port_info 35 /OUTPUT 1 "descriptors_done";
P_0000026af6fa4030 .param/l "BIT_DEPTH" 0 5 9, +C4<00000000000000000000000000001000>;
P_0000026af6fa4068 .param/l "DIMENSION" 0 5 5, +C4<00000000000000000000000001000000>;
P_0000026af6fa40a0 .param/l "HEIGHT" 0 5 69, +C4<00000000000000000000000001000000>;
P_0000026af6fa40d8 .param/l "NUMBER_DESCRIPTORS" 0 5 6, +C4<00000000000000000000111110100000>;
P_0000026af6fa4110 .param/l "NUMBER_KEYPOINTS" 0 5 7, +C4<00000000000000000000001111101000>;
P_0000026af6fa4148 .param/l "NUMBER_OCTAVES" 0 5 8, +C4<00000000000000000000000000000011>;
P_0000026af6fa4180 .param/l "PATCH_SIZE" 0 5 10, +C4<00000000000000000000000000000100>;
P_0000026af6fa41b8 .param/l "WIDTH" 0 5 70, +C4<00000000000000000000000001000000>;
enum0000026af6e58de0 .enum2/s (32)
   "IDLE" 0,
   "READ" 1,
   "START_HISTOGRAM" 2,
   "PATCH_ONE" 3,
   "PATCH_TWO" 4,
   "PATCH_THREE" 5,
   "PATCH_FOUR" 6,
   "FINISH" 7,
   "ERROR" 8
 ;
enum0000026af6e58e80 .enum2/s (32)
   "O1" 0,
   "O2" 1,
   "O3" 2
 ;
v0000026af6fa6860_0 .var "O1L1_x_address", 11 0;
v0000026af6fa74e0_0 .net/s "O1L1_x_grad", 7 0, L_0000026af6f31a80;  alias, 1 drivers
v0000026af6fa8200_0 .var "O1L1_y_address", 11 0;
v0000026af6fa7080_0 .net/s "O1L1_y_grad", 7 0, L_0000026af6f32b20;  alias, 1 drivers
v0000026af6fa7b20_0 .var "O1L2_x_address", 11 0;
v0000026af6fa7120_0 .net/s "O1L2_x_grad", 7 0, L_0000026af6f32490;  alias, 1 drivers
v0000026af6fa6ea0_0 .var "O1L2_y_address", 11 0;
v0000026af6fa71c0_0 .net/s "O1L2_y_grad", 7 0, L_0000026af6f318c0;  alias, 1 drivers
v0000026af6fa7620_0 .net "O1_histogram_done", 0 0, v0000026af6fa36f0_0;  1 drivers
v0000026af6fa6a40_0 .var "O1_histogram_ea", 0 0;
v0000026af6fa82a0_0 .net "O1_histogram_out", 23 0, v0000026af6fa29d0_0;  1 drivers
v0000026af6fa7260_0 .net "O1_x_address", 11 0, v0000026af6fa27f0_0;  1 drivers
v0000026af6fa6d60_0 .var "O1_x_coord", 5 0;
v0000026af6fa7300_0 .var/s "O1_x_grad", 7 0;
v0000026af6fa7c60_0 .net "O1_y_address", 11 0, v0000026af6fa2570_0;  1 drivers
v0000026af6fa7800_0 .var "O1_y_coord", 5 0;
v0000026af6fa79e0_0 .var/s "O1_y_grad", 7 0;
v0000026af6fa78a0_0 .var "O2L1_x_address", 9 0;
v0000026af6fa8340_0 .net/s "O2L1_x_grad", 7 0, L_0000026af6f31690;  alias, 1 drivers
v0000026af6fa93b0_0 .var "O2L1_y_address", 9 0;
v0000026af6fa9f90_0 .net/s "O2L1_y_grad", 7 0, L_0000026af6f32a40;  alias, 1 drivers
v0000026af6faa030_0 .var "O2L2_x_address", 9 0;
v0000026af6fa85f0_0 .net/s "O2L2_x_grad", 7 0, L_0000026af6f31f50;  alias, 1 drivers
v0000026af6fa89b0_0 .var "O2L2_y_address", 9 0;
v0000026af6fa9e50_0 .net/s "O2L2_y_grad", 7 0, L_0000026af6f31700;  alias, 1 drivers
v0000026af6faa350_0 .net "O2_histogram_done", 0 0, v0000026af6fa6290_0;  1 drivers
v0000026af6fa9b30_0 .var "O2_histogram_ea", 0 0;
v0000026af6fa96d0_0 .net "O2_histogram_out", 23 0, v0000026af6fa4a30_0;  1 drivers
v0000026af6fa8870_0 .net "O2_x_address", 9 0, v0000026af6fa4fd0_0;  1 drivers
v0000026af6faa2b0_0 .var "O2_x_coord", 4 0;
v0000026af6fa8690_0 .var/s "O2_x_grad", 7 0;
v0000026af6fa8e10_0 .net "O2_y_address", 9 0, v0000026af6fa5390_0;  1 drivers
v0000026af6fa9770_0 .var "O2_y_coord", 4 0;
v0000026af6fa91d0_0 .var/s "O2_y_grad", 7 0;
v0000026af6fa8730_0 .var "O3L1_x_address", 7 0;
v0000026af6fa87d0_0 .net/s "O3L1_x_grad", 7 0, L_0000026af6f31bd0;  alias, 1 drivers
v0000026af6fa9130_0 .var "O3L1_y_address", 7 0;
v0000026af6faa170_0 .net/s "O3L1_y_grad", 7 0, L_0000026af6f310e0;  alias, 1 drivers
v0000026af6fa9590_0 .var "O3L2_x_address", 7 0;
v0000026af6fa9630_0 .net/s "O3L2_x_grad", 7 0, L_0000026af6f31150;  alias, 1 drivers
v0000026af6fa9ef0_0 .var "O3L2_y_address", 7 0;
v0000026af6fa9950_0 .net/s "O3L2_y_grad", 7 0, L_0000026af6f31ee0;  alias, 1 drivers
v0000026af6fa8d70_0 .net "O3_histogram_done", 0 0, v0000026af6fa69a0_0;  1 drivers
v0000026af6fa8eb0_0 .var "O3_histogram_ea", 0 0;
v0000026af6fa9c70_0 .net "O3_histogram_out", 23 0, v0000026af6fa7e40_0;  1 drivers
v0000026af6fa8a50_0 .net "O3_x_address", 7 0, v0000026af6fa73a0_0;  1 drivers
v0000026af6fa9270_0 .var "O3_x_coord", 3 0;
v0000026af6faa210_0 .var/s "O3_x_grad", 7 0;
v0000026af6fa9d10_0 .net "O3_y_address", 7 0, v0000026af6fa8160_0;  1 drivers
v0000026af6fa99f0_0 .var "O3_y_coord", 3 0;
v0000026af6fa8ff0_0 .var/s "O3_y_grad", 7 0;
v0000026af6faa0d0_0 .net "clk", 0 0, v0000026af6facd50_0;  alias, 1 drivers
v0000026af6fa9810_0 .var "desc_out", 23 0;
v0000026af6fa9090_0 .var "desc_wea", 0 0;
v0000026af6faa3f0_0 .var "desc_write_addr", 11 0;
v0000026af6fa9450_0 .var "descriptors_done", 0 0;
v0000026af6faa490_0 .var "error", 0 0;
v0000026af6fa98b0_0 .var "generic_state_num", 3 0;
v0000026af6fa8910_0 .var "histogram_ea", 0 0;
v0000026af6fa8af0_0 .var "key_read_addr", 9 0;
v0000026af6fa8b90_0 .net "keypoint_read", 12 0, L_0000026af6f32810;  alias, 1 drivers
v0000026af6fa8c30_0 .var "level", 0 0;
v0000026af6fa8cd0_0 .var/2s "octave", 31 0;
v0000026af6fa94f0_0 .var "octave_state_num", 1 0;
v0000026af6fa9bd0_0 .var "read_counter", 1 0;
v0000026af6fa9a90_0 .net "rst_in", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
v0000026af6fa9db0_0 .net "start", 0 0, v0000026af6faef10_0;  1 drivers
v0000026af6fa8f50_0 .var "started", 0 0;
v0000026af6fa9310_0 .var/2s "state", 31 0;
v0000026af6faec90_0 .var "x", 5 0;
v0000026af6fad9d0_0 .var "y", 5 0;
v0000026af6fae6f0_0 .var "zero_writer", 2 0;
E_0000026af6ee55b0/0 .event anyedge, v0000026af6fa8cd0_0, v0000026af6fa8910_0, v0000026af6fa36f0_0, v0000026af6fa6290_0;
E_0000026af6ee55b0/1 .event anyedge, v0000026af6fa69a0_0, v0000026af6fa29d0_0, v0000026af6fa4a30_0, v0000026af6fa7e40_0;
E_0000026af6ee55b0/2 .event anyedge, v0000026af6faec90_0, v0000026af6fad9d0_0;
E_0000026af6ee55b0 .event/or E_0000026af6ee55b0/0, E_0000026af6ee55b0/1, E_0000026af6ee55b0/2;
E_0000026af6ee5670/0 .event anyedge, v0000026af6fa27f0_0, v0000026af6fa2570_0, v0000026af6fa4fd0_0, v0000026af6fa5390_0;
E_0000026af6ee5670/1 .event anyedge, v0000026af6fa73a0_0, v0000026af6fa8160_0, v0000026af6fa8c30_0, v0000026af6f14290_0;
E_0000026af6ee5670/2 .event anyedge, v0000026af6f2f9f0_0, v0000026af6e8df90_0, v0000026af6f307b0_0, v0000026af6f994d0_0;
E_0000026af6ee5670/3 .event anyedge, v0000026af6f991b0_0, v0000026af6f99750_0, v0000026af6f98e90_0, v0000026af6f9d400_0;
E_0000026af6ee5670/4 .event anyedge, v0000026af6f9da40_0, v0000026af6f9ebc0_0, v0000026af6f9e940_0;
E_0000026af6ee5670 .event/or E_0000026af6ee5670/0, E_0000026af6ee5670/1, E_0000026af6ee5670/2, E_0000026af6ee5670/3, E_0000026af6ee5670/4;
E_0000026af6ee5cb0 .event anyedge, v0000026af6fa8cd0_0, v0000026af6fa9310_0;
S_0000026af6fa14b0 .scope module, "O1_hist" "histogram" 5 150, 6 5 0, S_0000026af6fa1190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 6 "x";
    .port_info 4 /INPUT 6 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 12 "x_read_addr";
    .port_info 8 /OUTPUT 12 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_0000026af6f9f410 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_0000026af6f9f448 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000001000000>;
P_0000026af6f9f480 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_0000026af6f9f4b8 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000001000000>;
enum0000026af6e58f20 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v0000026af6fa3f10_0 .net "bin_out", 2 0, v0000026af6fa3330_0;  1 drivers
v0000026af6fa35b0_0 .var "center_addr_x", 5 0;
v0000026af6fa2250_0 .var "center_addr_y", 5 0;
v0000026af6fa2110_0 .net "clk_in", 0 0, v0000026af6facd50_0;  alias, 1 drivers
v0000026af6fa36f0_0 .var "histogram_done", 0 0;
v0000026af6fa29d0_0 .var "histogram_out", 23 0;
v0000026af6fa2bb0_0 .var "last_save", 0 0;
v0000026af6fa22f0_0 .var "orientation_valid_in", 0 0;
v0000026af6fa38d0_0 .net "orientation_valid_out", 0 0, v0000026af6fa33d0_0;  1 drivers
v0000026af6fa3650_0 .net "rst_in", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
v0000026af6fa2cf0_0 .var "save_to_hist", 0 0;
v0000026af6fa2d90_0 .net "start", 0 0, v0000026af6fa6a40_0;  1 drivers
v0000026af6fa2430_0 .var/2s "state", 31 0;
v0000026af6fa24d0_0 .net "x", 5 0, v0000026af6fa6d60_0;  1 drivers
v0000026af6fa3830_0 .net/s "x_grad_in", 7 0, v0000026af6fa7300_0;  1 drivers
v0000026af6fa2ed0_0 .net "x_read_addr", 11 0, v0000026af6fa27f0_0;  alias, 1 drivers
v0000026af6fa2f70_0 .net "y", 5 0, v0000026af6fa7800_0;  1 drivers
v0000026af6fa3c90_0 .net/s "y_grad_in", 7 0, v0000026af6fa79e0_0;  1 drivers
v0000026af6fa3010_0 .net "y_read_addr", 11 0, v0000026af6fa2570_0;  alias, 1 drivers
S_0000026af6fa1e10 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_0000026af6fa14b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 12 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 6 "center_addr_x";
    .port_info 9 /INPUT 6 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_0000026af6d72c40 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_0000026af6d72c78 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000001000000>;
P_0000026af6d72cb0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000001000000>;
enum0000026af6bfbda0 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_0000026af6fb0b18 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6fa3e70_0 .net/2u *"_ivl_0", 7 0, L_0000026af6fb0b18;  1 drivers
L_0000026af6fb0b60 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6fa2b10_0 .net/2u *"_ivl_4", 7 0, L_0000026af6fb0b60;  1 drivers
v0000026af6fa3330_0 .var "bin_out", 2 0;
v0000026af6fa3bf0_0 .net "center_addr_x", 5 0, v0000026af6fa35b0_0;  1 drivers
v0000026af6fa2930_0 .net "center_addr_y", 5 0, v0000026af6fa2250_0;  1 drivers
v0000026af6fa2e30_0 .net "clk_in", 0 0, v0000026af6facd50_0;  alias, 1 drivers
v0000026af6fa2610_0 .net "rst_in", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
v0000026af6fa2c50_0 .var/2s "state", 31 0;
v0000026af6fa2390_0 .var "state_num", 1 0;
v0000026af6fa3dd0_0 .net "valid_in", 0 0, v0000026af6fa22f0_0;  1 drivers
v0000026af6fa33d0_0 .var "valid_out", 0 0;
v0000026af6fa3510_0 .var "x_grad", 7 0;
v0000026af6fa2750_0 .net "x_grad_neg", 7 0, L_0000026af6fafd70;  1 drivers
v0000026af6fa3150_0 .net "x_pixel_in", 7 0, v0000026af6fa7300_0;  alias, 1 drivers
v0000026af6fa27f0_0 .var "x_read_addr", 11 0;
v0000026af6fa21b0_0 .var "x_read_addr_valid", 0 0;
v0000026af6fa3ab0_0 .var "x_read_addr_valid_pipe", 1 0;
v0000026af6fa2a70_0 .var "y_grad", 7 0;
v0000026af6fa31f0_0 .net "y_grad_neg", 7 0, L_0000026af6fafe10;  1 drivers
v0000026af6fa3470_0 .net "y_pixel_in", 7 0, v0000026af6fa79e0_0;  alias, 1 drivers
v0000026af6fa2570_0 .var "y_read_addr", 11 0;
v0000026af6fa3790_0 .var "y_read_addr_valid", 0 0;
v0000026af6fa26b0_0 .var "y_read_addr_valid_pipe", 1 0;
E_0000026af6ee56b0 .event anyedge, v0000026af6fa2c50_0;
L_0000026af6fafd70 .arith/sub 8, L_0000026af6fb0b18, v0000026af6fa3510_0;
L_0000026af6fafe10 .arith/sub 8, L_0000026af6fb0b60, v0000026af6fa2a70_0;
S_0000026af6fa1640 .scope module, "O2_hist" "histogram" 5 175, 6 5 0, S_0000026af6fa1190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 5 "x";
    .port_info 4 /INPUT 5 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 10 "x_read_addr";
    .port_info 8 /OUTPUT 10 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_0000026af6f9f6e0 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_0000026af6f9f718 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000000100000>;
P_0000026af6f9f750 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_0000026af6f9f788 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000000100000>;
enum0000026af6bfbe40 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v0000026af6fa4670_0 .net "bin_out", 2 0, v0000026af6fa3b50_0;  1 drivers
v0000026af6fa5cf0_0 .var "center_addr_x", 4 0;
v0000026af6fa48f0_0 .var "center_addr_y", 4 0;
v0000026af6fa4f30_0 .net "clk_in", 0 0, v0000026af6facd50_0;  alias, 1 drivers
v0000026af6fa6290_0 .var "histogram_done", 0 0;
v0000026af6fa4a30_0 .var "histogram_out", 23 0;
v0000026af6fa4c10_0 .var "last_save", 0 0;
v0000026af6fa6330_0 .var "orientation_valid_in", 0 0;
v0000026af6fa5930_0 .net "orientation_valid_out", 0 0, v0000026af6fa5070_0;  1 drivers
v0000026af6fa5a70_0 .net "rst_in", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
v0000026af6fa63d0_0 .var "save_to_hist", 0 0;
v0000026af6fa4d50_0 .net "start", 0 0, v0000026af6fa9b30_0;  1 drivers
v0000026af6fa4e90_0 .var/2s "state", 31 0;
v0000026af6fa51b0_0 .net "x", 4 0, v0000026af6faa2b0_0;  1 drivers
v0000026af6fa52f0_0 .net/s "x_grad_in", 7 0, v0000026af6fa8690_0;  1 drivers
v0000026af6fa5430_0 .net "x_read_addr", 9 0, v0000026af6fa4fd0_0;  alias, 1 drivers
v0000026af6fa56b0_0 .net "y", 4 0, v0000026af6fa9770_0;  1 drivers
v0000026af6fa59d0_0 .net/s "y_grad_in", 7 0, v0000026af6fa91d0_0;  1 drivers
v0000026af6fa5b10_0 .net "y_read_addr", 9 0, v0000026af6fa5390_0;  alias, 1 drivers
S_0000026af6fa17d0 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_0000026af6fa1640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 10 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 5 "center_addr_x";
    .port_info 9 /INPUT 5 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_0000026af6e77bf0 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_0000026af6e77c28 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000100000>;
P_0000026af6e77c60 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000100000>;
enum0000026af6e5d980 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_0000026af6fb0ba8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6fa3970_0 .net/2u *"_ivl_0", 7 0, L_0000026af6fb0ba8;  1 drivers
L_0000026af6fb0bf0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6fa3a10_0 .net/2u *"_ivl_4", 7 0, L_0000026af6fb0bf0;  1 drivers
v0000026af6fa3b50_0 .var "bin_out", 2 0;
v0000026af6fa4ad0_0 .net "center_addr_x", 4 0, v0000026af6fa5cf0_0;  1 drivers
v0000026af6fa5d90_0 .net "center_addr_y", 4 0, v0000026af6fa48f0_0;  1 drivers
v0000026af6fa5f70_0 .net "clk_in", 0 0, v0000026af6facd50_0;  alias, 1 drivers
v0000026af6fa45d0_0 .net "rst_in", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
v0000026af6fa6470_0 .var/2s "state", 31 0;
v0000026af6fa4b70_0 .var "state_num", 1 0;
v0000026af6fa6150_0 .net "valid_in", 0 0, v0000026af6fa6330_0;  1 drivers
v0000026af6fa5070_0 .var "valid_out", 0 0;
v0000026af6fa4cb0_0 .var "x_grad", 7 0;
v0000026af6fa4710_0 .net "x_grad_neg", 7 0, L_0000026af6fb0590;  1 drivers
v0000026af6fa5110_0 .net "x_pixel_in", 7 0, v0000026af6fa8690_0;  alias, 1 drivers
v0000026af6fa4fd0_0 .var "x_read_addr", 9 0;
v0000026af6fa47b0_0 .var "x_read_addr_valid", 0 0;
v0000026af6fa4df0_0 .var "x_read_addr_valid_pipe", 1 0;
v0000026af6fa61f0_0 .var "y_grad", 7 0;
v0000026af6fa4850_0 .net "y_grad_neg", 7 0, L_0000026af6fb0630;  1 drivers
v0000026af6fa4990_0 .net "y_pixel_in", 7 0, v0000026af6fa91d0_0;  alias, 1 drivers
v0000026af6fa5390_0 .var "y_read_addr", 9 0;
v0000026af6fa5250_0 .var "y_read_addr_valid", 0 0;
v0000026af6fa5c50_0 .var "y_read_addr_valid_pipe", 1 0;
E_0000026af6ee51f0 .event anyedge, v0000026af6fa6470_0;
L_0000026af6fb0590 .arith/sub 8, L_0000026af6fb0ba8, v0000026af6fa4cb0_0;
L_0000026af6fb0630 .arith/sub 8, L_0000026af6fb0bf0, v0000026af6fa61f0_0;
S_0000026af6fa1af0 .scope module, "O3_hist" "histogram" 5 200, 6 5 0, S_0000026af6fa1190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 4 "x";
    .port_info 4 /INPUT 4 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 8 "x_read_addr";
    .port_info 8 /OUTPUT 8 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_0000026af6f9fc80 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_0000026af6f9fcb8 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000000010000>;
P_0000026af6f9fcf0 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_0000026af6f9fd28 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000000010000>;
enum0000026af6e5dd50 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v0000026af6fa6680_0 .net "bin_out", 2 0, v0000026af6fa5570_0;  1 drivers
v0000026af6fa7f80_0 .var "center_addr_x", 3 0;
v0000026af6fa6900_0 .var "center_addr_y", 3 0;
v0000026af6fa7580_0 .net "clk_in", 0 0, v0000026af6facd50_0;  alias, 1 drivers
v0000026af6fa69a0_0 .var "histogram_done", 0 0;
v0000026af6fa7e40_0 .var "histogram_out", 23 0;
v0000026af6fa83e0_0 .var "last_save", 0 0;
v0000026af6fa8020_0 .var "orientation_valid_in", 0 0;
v0000026af6fa6e00_0 .net "orientation_valid_out", 0 0, v0000026af6fa60b0_0;  1 drivers
v0000026af6fa76c0_0 .net "rst_in", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
v0000026af6fa80c0_0 .var "save_to_hist", 0 0;
v0000026af6fa6720_0 .net "start", 0 0, v0000026af6fa8eb0_0;  1 drivers
v0000026af6fa6c20_0 .var/2s "state", 31 0;
v0000026af6fa7940_0 .net "x", 3 0, v0000026af6fa9270_0;  1 drivers
v0000026af6fa67c0_0 .net/s "x_grad_in", 7 0, v0000026af6faa210_0;  1 drivers
v0000026af6fa6fe0_0 .net "x_read_addr", 7 0, v0000026af6fa73a0_0;  alias, 1 drivers
v0000026af6fa6f40_0 .net "y", 3 0, v0000026af6fa99f0_0;  1 drivers
v0000026af6fa7760_0 .net/s "y_grad_in", 7 0, v0000026af6fa8ff0_0;  1 drivers
v0000026af6fa7a80_0 .net "y_read_addr", 7 0, v0000026af6fa8160_0;  alias, 1 drivers
S_0000026af6fa1960 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_0000026af6fa1af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 8 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 8 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 4 "center_addr_x";
    .port_info 9 /INPUT 4 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_0000026af6e753a0 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_0000026af6e753d8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000010000>;
P_0000026af6e75410 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
enum0000026af6e5e120 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_0000026af6fb0c38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6fa54d0_0 .net/2u *"_ivl_0", 7 0, L_0000026af6fb0c38;  1 drivers
L_0000026af6fb0c80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026af6fa5e30_0 .net/2u *"_ivl_4", 7 0, L_0000026af6fb0c80;  1 drivers
v0000026af6fa5570_0 .var "bin_out", 2 0;
v0000026af6fa5610_0 .net "center_addr_x", 3 0, v0000026af6fa7f80_0;  1 drivers
v0000026af6fa5ed0_0 .net "center_addr_y", 3 0, v0000026af6fa6900_0;  1 drivers
v0000026af6fa5750_0 .net "clk_in", 0 0, v0000026af6facd50_0;  alias, 1 drivers
v0000026af6fa57f0_0 .net "rst_in", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
v0000026af6fa5890_0 .var/2s "state", 31 0;
v0000026af6fa5bb0_0 .var "state_num", 1 0;
v0000026af6fa6010_0 .net "valid_in", 0 0, v0000026af6fa8020_0;  1 drivers
v0000026af6fa60b0_0 .var "valid_out", 0 0;
v0000026af6fa6ae0_0 .var "x_grad", 7 0;
v0000026af6fa6cc0_0 .net "x_grad_neg", 7 0, L_0000026af6fb06d0;  1 drivers
v0000026af6fa7d00_0 .net "x_pixel_in", 7 0, v0000026af6faa210_0;  alias, 1 drivers
v0000026af6fa73a0_0 .var "x_read_addr", 7 0;
v0000026af6fa7da0_0 .var "x_read_addr_valid", 0 0;
v0000026af6fa8480_0 .var "x_read_addr_valid_pipe", 1 0;
v0000026af6fa6b80_0 .var "y_grad", 7 0;
v0000026af6fa65e0_0 .net "y_grad_neg", 7 0, L_0000026af6ff8cc0;  1 drivers
v0000026af6fa7ee0_0 .net "y_pixel_in", 7 0, v0000026af6fa8ff0_0;  alias, 1 drivers
v0000026af6fa8160_0 .var "y_read_addr", 7 0;
v0000026af6fa7440_0 .var "y_read_addr_valid", 0 0;
v0000026af6fa7bc0_0 .var "y_read_addr_valid_pipe", 1 0;
E_0000026af6ee56f0 .event anyedge, v0000026af6fa5890_0;
L_0000026af6fb06d0 .arith/sub 8, L_0000026af6fb0c38, v0000026af6fa6ae0_0;
L_0000026af6ff8cc0 .arith/sub 8, L_0000026af6fb0c80, v0000026af6fa6b80_0;
S_0000026af6fa1c80 .scope module, "keypoints" "xilinx_single_port_ram_read_first" 3 84, 4 12 0, S_0000026af6f3b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 13 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 13 "douta";
P_0000026af6f9fb90 .param/str "INIT_FILE" 0 4 16, "keypoints.mem";
P_0000026af6f9fbc8 .param/l "RAM_DEPTH" 0 4 14, +C4<00000000000000000000001111101000>;
P_0000026af6f9fc00 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_0000026af6f9fc38 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001101>;
v0000026af6fae0b0 .array "BRAM", 0 999, 12 0;
v0000026af6faf190_0 .net "addra", 9 0, v0000026af6fa8af0_0;  alias, 1 drivers
v0000026af6faccb0_0 .net "clka", 0 0, v0000026af6facd50_0;  alias, 1 drivers
L_0000026af6fb0cc8 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0000026af6fad930_0 .net "dina", 12 0, L_0000026af6fb0cc8;  1 drivers
v0000026af6fad6b0_0 .net "douta", 12 0, L_0000026af6f32810;  alias, 1 drivers
L_0000026af6fb0d58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6faeb50_0 .net "ena", 0 0, L_0000026af6fb0d58;  1 drivers
v0000026af6fad750_0 .var "ram_data", 12 0;
L_0000026af6fb0da0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026af6faed30_0 .net "regcea", 0 0, L_0000026af6fb0da0;  1 drivers
v0000026af6fae1f0_0 .net "rsta", 0 0, v0000026af6fadf70_0;  alias, 1 drivers
L_0000026af6fb0d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026af6fae8d0_0 .net "wea", 0 0, L_0000026af6fb0d10;  1 drivers
S_0000026af6fa1000 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_0000026af6fa1c80;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000026af6fa1000
v0000026af6fad7f0_0 .var/i "depth", 31 0;
TD_descriptors_tb.keypoints.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_12.24 ;
    %load/vec4 v0000026af6fad7f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.25, 5;
    %load/vec4 v0000026af6fad7f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026af6fad7f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_12.24;
T_12.25 ;
    %end;
S_0000026af6fa0510 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_0000026af6fa1c80;
 .timescale -9 -12;
L_0000026af6f32810 .functor BUFZ 13, v0000026af6faca30_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v0000026af6faca30_0 .var "douta_reg", 12 0;
S_0000026af6fa06a0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_0000026af6fa1c80;
 .timescale -9 -12;
S_0000026af6e41790 .scope module, "gradient_image" "gradient_image" 8 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "x_write_addr";
    .port_info 6 /OUTPUT 1 "x_write_valid";
    .port_info 7 /OUTPUT 8 "x_pixel_out";
    .port_info 8 /OUTPUT 12 "y_write_addr";
    .port_info 9 /OUTPUT 1 "y_write_valid";
    .port_info 10 /OUTPUT 8 "y_pixel_out";
    .port_info 11 /INPUT 1 "start_in";
    .port_info 12 /OUTPUT 1 "gradient_done";
    .port_info 13 /OUTPUT 3 "state_num";
P_0000026af6f3b550 .param/l "BIT_DEPTH" 0 8 8, +C4<00000000000000000000000000001000>;
P_0000026af6f3b588 .param/l "HEIGHT" 0 8 7, +C4<00000000000000000000000001000000>;
P_0000026af6f3b5c0 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000001000000>;
enum0000026af6e5ee80 .enum2/s (32)
   "IDLE" 0,
   "READ_X1" 1,
   "READ_X2" 2,
   "WRITE_X" 3,
   "READ_Y1" 4,
   "READ_Y2" 5,
   "WRITE_Y" 6,
   "CONTINUE" 7
 ;
v0000026af6fadd90_0 .var "center_addr_x", 5 0;
v0000026af6fade30_0 .var "center_addr_y", 5 0;
o0000026af6f50d78 .functor BUFZ 1, C4<z>; HiZ drive
v0000026af6fae790_0 .net "clk_in", 0 0, o0000026af6f50d78;  0 drivers
o0000026af6f50da8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000026af6fae510_0 .net "ext_pixel_in", 7 0, o0000026af6f50da8;  0 drivers
v0000026af6faded0_0 .var "ext_read_addr", 11 0;
v0000026af6fae650_0 .var "ext_read_addr_valid", 0 0;
v0000026af6faefb0_0 .var "ext_read_addr_valid_pipe", 1 0;
v0000026af6fae830_0 .var "gradient_done", 0 0;
v0000026af6fae010_0 .var/s "pixel1_signed", 8 0;
v0000026af6faeab0_0 .var/s "pixel2_signed", 8 0;
o0000026af6f50ef8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026af6fae290_0 .net "rst_in", 0 0, o0000026af6f50ef8;  0 drivers
o0000026af6f50f28 .functor BUFZ 1, C4<z>; HiZ drive
v0000026af6fae330_0 .net "start_in", 0 0, o0000026af6f50f28;  0 drivers
v0000026af6fae5b0_0 .var/2s "state", 31 0;
v0000026af6faf230_0 .var "state_num", 2 0;
v0000026af6faf870_0 .var "x_pixel_out", 7 0;
v0000026af6fb04f0_0 .var "x_write_addr", 11 0;
v0000026af6fafc30_0 .var "x_write_valid", 0 0;
v0000026af6fafcd0_0 .var "y_pixel_out", 7 0;
v0000026af6fb0310_0 .var "y_write_addr", 11 0;
v0000026af6fafff0_0 .var "y_write_valid", 0 0;
E_0000026af6ee5830 .event posedge, v0000026af6fae790_0;
E_0000026af6ee5230 .event anyedge, v0000026af6fae5b0_0;
S_0000026af6e41920 .scope module, "xilinx_true_dual_port_read_first_2_clock_ram" "xilinx_true_dual_port_read_first_2_clock_ram" 9 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 18 "dina";
    .port_info 3 /INPUT 18 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 18 "douta";
    .port_info 15 /OUTPUT 18 "doutb";
P_0000026af6ec8630 .param/str "INIT_FILE" 0 9 14, "\000";
P_0000026af6ec8668 .param/l "RAM_DEPTH" 0 9 12, +C4<00000000000000000000010000000000>;
P_0000026af6ec86a0 .param/str "RAM_PERFORMANCE" 0 9 13, "HIGH_PERFORMANCE";
P_0000026af6ec86d8 .param/l "RAM_WIDTH" 0 9 11, +C4<00000000000000000000000000010010>;
v0000026af6faf2d0 .array "BRAM", 0 1023, 17 0;
o0000026af6f51468 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0000026af6fb0770_0 .net "addra", 9 0, o0000026af6f51468;  0 drivers
o0000026af6f51498 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0000026af6faf370_0 .net "addrb", 9 0, o0000026af6f51498;  0 drivers
o0000026af6f514c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026af6faf410_0 .net "clka", 0 0, o0000026af6f514c8;  0 drivers
o0000026af6f514f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026af6fb08b0_0 .net "clkb", 0 0, o0000026af6f514f8;  0 drivers
o0000026af6f51528 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026af6fafeb0_0 .net "dina", 17 0, o0000026af6f51528;  0 drivers
o0000026af6f51558 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026af6faf4b0_0 .net "dinb", 17 0, o0000026af6f51558;  0 drivers
v0000026af6faf550_0 .net "douta", 17 0, L_0000026af6f31930;  1 drivers
v0000026af6fb0090_0 .net "doutb", 17 0, L_0000026af6f312a0;  1 drivers
o0000026af6f515e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026af6fb01d0_0 .net "ena", 0 0, o0000026af6f515e8;  0 drivers
o0000026af6f51618 .functor BUFZ 1, C4<z>; HiZ drive
v0000026af6faf690_0 .net "enb", 0 0, o0000026af6f51618;  0 drivers
v0000026af6fb0270_0 .var/i "idx", 31 0;
v0000026af6faf730_0 .var "ram_data_a", 17 0;
v0000026af6faf7d0_0 .var "ram_data_b", 17 0;
o0000026af6f516d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026af6faf910_0 .net "regcea", 0 0, o0000026af6f516d8;  0 drivers
o0000026af6f51708 .functor BUFZ 1, C4<z>; HiZ drive
v0000026af6fafaf0_0 .net "regceb", 0 0, o0000026af6f51708;  0 drivers
o0000026af6f51738 .functor BUFZ 1, C4<z>; HiZ drive
v0000026af6faf9b0_0 .net "rsta", 0 0, o0000026af6f51738;  0 drivers
o0000026af6f51768 .functor BUFZ 1, C4<z>; HiZ drive
v0000026af6fafb90_0 .net "rstb", 0 0, o0000026af6f51768;  0 drivers
o0000026af6f51798 .functor BUFZ 1, C4<z>; HiZ drive
v0000026af6fb0450_0 .net "wea", 0 0, o0000026af6f51798;  0 drivers
o0000026af6f517c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026af6fafa50_0 .net "web", 0 0, o0000026af6f517c8;  0 drivers
S_0000026af6fa0830 .scope function.vec4.u32, "clogb2" "clogb2" 9 113, 9 113 0, S_0000026af6e41920;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000026af6fa0830
v0000026af6fb0130_0 .var/i "depth", 31 0;
TD_xilinx_true_dual_port_read_first_2_clock_ram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_13.26 ;
    %load/vec4 v0000026af6fb0130_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.27, 5;
    %load/vec4 v0000026af6fb0130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026af6fb0130_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_13.26;
T_13.27 ;
    %end;
S_0000026af6fa09c0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 9 49, 9 49 0, S_0000026af6e41920;
 .timescale -9 -12;
v0000026af6faf5f0_0 .var/i "ram_index", 31 0;
S_0000026af6fa0b50 .scope generate, "output_register" "output_register" 9 81, 9 81 0, S_0000026af6e41920;
 .timescale -9 -12;
L_0000026af6f31930 .functor BUFZ 18, v0000026af6fb03b0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0000026af6f312a0 .functor BUFZ 18, v0000026af6faff50_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v0000026af6fb03b0_0 .var "douta_reg", 17 0;
v0000026af6faff50_0 .var "doutb_reg", 17 0;
E_0000026af6ee5870 .event posedge, v0000026af6fb08b0_0;
E_0000026af6ee58b0 .event posedge, v0000026af6faf410_0;
    .scope S_0000026af6fa1e10;
T_14 ;
Ewait_0 .event/or E_0000026af6ee56b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000026af6fa2c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026af6fa2390_0, 0, 2;
    %jmp T_14.4;
T_14.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026af6fa2390_0, 0, 2;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026af6fa2390_0, 0, 2;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026af6fa2390_0, 0, 2;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000026af6fa1e10;
T_15 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6fa21b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa3ab0_0, 4, 5;
    %load/vec4 v0000026af6fa3ab0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa3ab0_0, 4, 5;
    %load/vec4 v0000026af6fa3790_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa26b0_0, 4, 5;
    %load/vec4 v0000026af6fa26b0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa26b0_0, 4, 5;
    %jmp T_15;
    .thread T_15;
    .scope S_0000026af6fa1e10;
T_16 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6fa2610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fa2c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa21b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000026af6fa27f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa3790_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000026af6fa2570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa33d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026af6fa3330_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000026af6fa21b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa21b0_0, 0;
T_16.2 ;
    %load/vec4 v0000026af6fa3790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa3790_0, 0;
T_16.4 ;
    %load/vec4 v0000026af6fa33d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa33d0_0, 0;
T_16.6 ;
    %load/vec4 v0000026af6fa2c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %jmp T_16.12;
T_16.8 ;
    %load/vec4 v0000026af6fa3dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000026af6fa2c50_0, 0;
    %load/vec4 v0000026af6fa3bf0_0;
    %pad/u 32;
    %load/vec4 v0000026af6fa2930_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000026af6fa27f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa21b0_0, 0;
T_16.13 ;
    %jmp T_16.12;
T_16.9 ;
    %load/vec4 v0000026af6fa3ab0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.15, 8;
    %load/vec4 v0000026af6fa3150_0;
    %assign/vec4 v0000026af6fa3510_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000026af6fa2c50_0, 0;
    %load/vec4 v0000026af6fa3bf0_0;
    %pad/u 32;
    %load/vec4 v0000026af6fa2930_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000026af6fa2570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa3790_0, 0;
T_16.15 ;
    %jmp T_16.12;
T_16.10 ;
    %load/vec4 v0000026af6fa26b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.17, 8;
    %load/vec4 v0000026af6fa3470_0;
    %assign/vec4 v0000026af6fa2a70_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000026af6fa2c50_0, 0;
T_16.17 ;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v0000026af6fa3510_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.21, 4;
    %load/vec4 v0000026af6fa2a70_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.19, 8;
    %load/vec4 v0000026af6fa3510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.24, 4;
    %load/vec4 v0000026af6fa2a70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026af6fa3330_0, 0;
    %jmp T_16.23;
T_16.22 ;
    %load/vec4 v0000026af6fa2a70_0;
    %load/vec4 v0000026af6fa3510_0;
    %cmp/u;
    %jmp/0xz  T_16.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026af6fa3330_0, 0;
    %jmp T_16.26;
T_16.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026af6fa3330_0, 0;
T_16.26 ;
T_16.23 ;
T_16.19 ;
    %load/vec4 v0000026af6fa3510_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.29, 4;
    %load/vec4 v0000026af6fa2a70_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.27, 8;
    %load/vec4 v0000026af6fa3510_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.32, 4;
    %load/vec4 v0000026af6fa2a70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026af6fa3330_0, 0;
    %jmp T_16.31;
T_16.30 ;
    %load/vec4 v0000026af6fa2750_0;
    %load/vec4 v0000026af6fa2a70_0;
    %cmp/u;
    %jmp/0xz  T_16.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026af6fa3330_0, 0;
    %jmp T_16.34;
T_16.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000026af6fa3330_0, 0;
T_16.34 ;
T_16.31 ;
T_16.27 ;
    %load/vec4 v0000026af6fa3510_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.37, 4;
    %load/vec4 v0000026af6fa2a70_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.35, 8;
    %load/vec4 v0000026af6fa3510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.40, 4;
    %load/vec4 v0000026af6fa2a70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000026af6fa3330_0, 0;
    %jmp T_16.39;
T_16.38 ;
    %load/vec4 v0000026af6fa31f0_0;
    %load/vec4 v0000026af6fa2750_0;
    %cmp/u;
    %jmp/0xz  T_16.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026af6fa3330_0, 0;
    %jmp T_16.42;
T_16.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000026af6fa3330_0, 0;
T_16.42 ;
T_16.39 ;
T_16.35 ;
    %load/vec4 v0000026af6fa3510_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.45, 4;
    %load/vec4 v0000026af6fa2a70_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.43, 8;
    %load/vec4 v0000026af6fa3510_0;
    %load/vec4 v0000026af6fa31f0_0;
    %cmp/u;
    %jmp/0xz  T_16.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000026af6fa3330_0, 0;
    %jmp T_16.47;
T_16.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000026af6fa3330_0, 0;
T_16.47 ;
T_16.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa33d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fa2c50_0, 0;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000026af6fa14b0;
T_17 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6fa3650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000026af6fa35b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000026af6fa2250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa22f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa36f0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000026af6fa29d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa2cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa2bb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000026af6fa22f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa22f0_0, 0;
T_17.2 ;
    %load/vec4 v0000026af6fa36f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa36f0_0, 0;
T_17.4 ;
    %load/vec4 v0000026af6fa2cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa2cf0_0, 0;
    %load/vec4 v0000026af6fa3f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %jmp T_17.17;
T_17.8 ;
    %load/vec4 v0000026af6fa29d0_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa29d0_0, 4, 5;
    %jmp T_17.17;
T_17.9 ;
    %load/vec4 v0000026af6fa29d0_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa29d0_0, 4, 5;
    %jmp T_17.17;
T_17.10 ;
    %load/vec4 v0000026af6fa29d0_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa29d0_0, 4, 5;
    %jmp T_17.17;
T_17.11 ;
    %load/vec4 v0000026af6fa29d0_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa29d0_0, 4, 5;
    %jmp T_17.17;
T_17.12 ;
    %load/vec4 v0000026af6fa29d0_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa29d0_0, 4, 5;
    %jmp T_17.17;
T_17.13 ;
    %load/vec4 v0000026af6fa29d0_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa29d0_0, 4, 5;
    %jmp T_17.17;
T_17.14 ;
    %load/vec4 v0000026af6fa29d0_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa29d0_0, 4, 5;
    %jmp T_17.17;
T_17.15 ;
    %load/vec4 v0000026af6fa29d0_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa29d0_0, 4, 5;
    %jmp T_17.17;
T_17.17 ;
    %pop/vec4 1;
    %load/vec4 v0000026af6fa2bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa2bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa36f0_0, 0;
T_17.18 ;
T_17.6 ;
    %load/vec4 v0000026af6fa2430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_17.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_17.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fa2430_0, 0;
    %jmp T_17.26;
T_17.20 ;
    %load/vec4 v0000026af6fa2d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000026af6fa29d0_0, 0;
    %load/vec4 v0000026af6fa24d0_0;
    %assign/vec4 v0000026af6fa35b0_0, 0;
    %load/vec4 v0000026af6fa2f70_0;
    %assign/vec4 v0000026af6fa2250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa22f0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000026af6fa2430_0, 0;
T_17.27 ;
    %jmp T_17.26;
T_17.21 ;
    %load/vec4 v0000026af6fa38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa2cf0_0, 0;
    %load/vec4 v0000026af6fa24d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000026af6fa35b0_0, 0;
    %load/vec4 v0000026af6fa2f70_0;
    %assign/vec4 v0000026af6fa2250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa22f0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000026af6fa2430_0, 0;
T_17.29 ;
    %jmp T_17.26;
T_17.22 ;
    %load/vec4 v0000026af6fa38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa2cf0_0, 0;
    %load/vec4 v0000026af6fa24d0_0;
    %assign/vec4 v0000026af6fa35b0_0, 0;
    %load/vec4 v0000026af6fa2f70_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000026af6fa2250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa22f0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000026af6fa2430_0, 0;
T_17.31 ;
    %jmp T_17.26;
T_17.23 ;
    %load/vec4 v0000026af6fa38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa2cf0_0, 0;
    %load/vec4 v0000026af6fa24d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000026af6fa35b0_0, 0;
    %load/vec4 v0000026af6fa2f70_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000026af6fa2250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa22f0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000026af6fa2430_0, 0;
T_17.33 ;
    %jmp T_17.26;
T_17.24 ;
    %load/vec4 v0000026af6fa38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa2cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa2bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fa2430_0, 0;
T_17.35 ;
    %jmp T_17.26;
T_17.26 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000026af6fa17d0;
T_18 ;
Ewait_1 .event/or E_0000026af6ee51f0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000026af6fa6470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026af6fa4b70_0, 0, 2;
    %jmp T_18.4;
T_18.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026af6fa4b70_0, 0, 2;
    %jmp T_18.4;
T_18.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026af6fa4b70_0, 0, 2;
    %jmp T_18.4;
T_18.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026af6fa4b70_0, 0, 2;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000026af6fa17d0;
T_19 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6fa47b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa4df0_0, 4, 5;
    %load/vec4 v0000026af6fa4df0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa4df0_0, 4, 5;
    %load/vec4 v0000026af6fa5250_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa5c50_0, 4, 5;
    %load/vec4 v0000026af6fa5c50_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa5c50_0, 4, 5;
    %jmp T_19;
    .thread T_19;
    .scope S_0000026af6fa17d0;
T_20 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6fa45d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fa6470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa47b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000026af6fa4fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa5250_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000026af6fa5390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa5070_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026af6fa3b50_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000026af6fa47b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa47b0_0, 0;
T_20.2 ;
    %load/vec4 v0000026af6fa5250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa5250_0, 0;
T_20.4 ;
    %load/vec4 v0000026af6fa5070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa5070_0, 0;
T_20.6 ;
    %load/vec4 v0000026af6fa6470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %jmp T_20.12;
T_20.8 ;
    %load/vec4 v0000026af6fa6150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000026af6fa6470_0, 0;
    %load/vec4 v0000026af6fa4ad0_0;
    %pad/u 32;
    %load/vec4 v0000026af6fa5d90_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000026af6fa4fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa47b0_0, 0;
T_20.13 ;
    %jmp T_20.12;
T_20.9 ;
    %load/vec4 v0000026af6fa4df0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.15, 8;
    %load/vec4 v0000026af6fa5110_0;
    %assign/vec4 v0000026af6fa4cb0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000026af6fa6470_0, 0;
    %load/vec4 v0000026af6fa4ad0_0;
    %pad/u 32;
    %load/vec4 v0000026af6fa5d90_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000026af6fa5390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa5250_0, 0;
T_20.15 ;
    %jmp T_20.12;
T_20.10 ;
    %load/vec4 v0000026af6fa5c50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.17, 8;
    %load/vec4 v0000026af6fa4990_0;
    %assign/vec4 v0000026af6fa61f0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000026af6fa6470_0, 0;
T_20.17 ;
    %jmp T_20.12;
T_20.11 ;
    %load/vec4 v0000026af6fa4cb0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.21, 4;
    %load/vec4 v0000026af6fa61f0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.19, 8;
    %load/vec4 v0000026af6fa4cb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.24, 4;
    %load/vec4 v0000026af6fa61f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026af6fa3b50_0, 0;
    %jmp T_20.23;
T_20.22 ;
    %load/vec4 v0000026af6fa61f0_0;
    %load/vec4 v0000026af6fa4cb0_0;
    %cmp/u;
    %jmp/0xz  T_20.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026af6fa3b50_0, 0;
    %jmp T_20.26;
T_20.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026af6fa3b50_0, 0;
T_20.26 ;
T_20.23 ;
T_20.19 ;
    %load/vec4 v0000026af6fa4cb0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.29, 4;
    %load/vec4 v0000026af6fa61f0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.27, 8;
    %load/vec4 v0000026af6fa4cb0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.32, 4;
    %load/vec4 v0000026af6fa61f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026af6fa3b50_0, 0;
    %jmp T_20.31;
T_20.30 ;
    %load/vec4 v0000026af6fa4710_0;
    %load/vec4 v0000026af6fa61f0_0;
    %cmp/u;
    %jmp/0xz  T_20.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026af6fa3b50_0, 0;
    %jmp T_20.34;
T_20.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000026af6fa3b50_0, 0;
T_20.34 ;
T_20.31 ;
T_20.27 ;
    %load/vec4 v0000026af6fa4cb0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.37, 4;
    %load/vec4 v0000026af6fa61f0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.35, 8;
    %load/vec4 v0000026af6fa4cb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.40, 4;
    %load/vec4 v0000026af6fa61f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000026af6fa3b50_0, 0;
    %jmp T_20.39;
T_20.38 ;
    %load/vec4 v0000026af6fa4850_0;
    %load/vec4 v0000026af6fa4710_0;
    %cmp/u;
    %jmp/0xz  T_20.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026af6fa3b50_0, 0;
    %jmp T_20.42;
T_20.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000026af6fa3b50_0, 0;
T_20.42 ;
T_20.39 ;
T_20.35 ;
    %load/vec4 v0000026af6fa4cb0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.45, 4;
    %load/vec4 v0000026af6fa61f0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.43, 8;
    %load/vec4 v0000026af6fa4cb0_0;
    %load/vec4 v0000026af6fa4850_0;
    %cmp/u;
    %jmp/0xz  T_20.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000026af6fa3b50_0, 0;
    %jmp T_20.47;
T_20.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000026af6fa3b50_0, 0;
T_20.47 ;
T_20.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa5070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fa6470_0, 0;
    %jmp T_20.12;
T_20.12 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000026af6fa1640;
T_21 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6fa5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026af6fa5cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026af6fa48f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa6330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa6290_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000026af6fa4a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa63d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa4c10_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000026af6fa6330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa6330_0, 0;
T_21.2 ;
    %load/vec4 v0000026af6fa6290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa6290_0, 0;
T_21.4 ;
    %load/vec4 v0000026af6fa63d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa63d0_0, 0;
    %load/vec4 v0000026af6fa4670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %jmp T_21.17;
T_21.8 ;
    %load/vec4 v0000026af6fa4a30_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa4a30_0, 4, 5;
    %jmp T_21.17;
T_21.9 ;
    %load/vec4 v0000026af6fa4a30_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa4a30_0, 4, 5;
    %jmp T_21.17;
T_21.10 ;
    %load/vec4 v0000026af6fa4a30_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa4a30_0, 4, 5;
    %jmp T_21.17;
T_21.11 ;
    %load/vec4 v0000026af6fa4a30_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa4a30_0, 4, 5;
    %jmp T_21.17;
T_21.12 ;
    %load/vec4 v0000026af6fa4a30_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa4a30_0, 4, 5;
    %jmp T_21.17;
T_21.13 ;
    %load/vec4 v0000026af6fa4a30_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa4a30_0, 4, 5;
    %jmp T_21.17;
T_21.14 ;
    %load/vec4 v0000026af6fa4a30_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa4a30_0, 4, 5;
    %jmp T_21.17;
T_21.15 ;
    %load/vec4 v0000026af6fa4a30_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa4a30_0, 4, 5;
    %jmp T_21.17;
T_21.17 ;
    %pop/vec4 1;
    %load/vec4 v0000026af6fa4c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa4c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa6290_0, 0;
T_21.18 ;
T_21.6 ;
    %load/vec4 v0000026af6fa4e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fa4e90_0, 0;
    %jmp T_21.26;
T_21.20 ;
    %load/vec4 v0000026af6fa4d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000026af6fa4a30_0, 0;
    %load/vec4 v0000026af6fa51b0_0;
    %assign/vec4 v0000026af6fa5cf0_0, 0;
    %load/vec4 v0000026af6fa56b0_0;
    %assign/vec4 v0000026af6fa48f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa6330_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000026af6fa4e90_0, 0;
T_21.27 ;
    %jmp T_21.26;
T_21.21 ;
    %load/vec4 v0000026af6fa5930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa63d0_0, 0;
    %load/vec4 v0000026af6fa51b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000026af6fa5cf0_0, 0;
    %load/vec4 v0000026af6fa56b0_0;
    %assign/vec4 v0000026af6fa48f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa6330_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000026af6fa4e90_0, 0;
T_21.29 ;
    %jmp T_21.26;
T_21.22 ;
    %load/vec4 v0000026af6fa5930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa63d0_0, 0;
    %load/vec4 v0000026af6fa51b0_0;
    %assign/vec4 v0000026af6fa5cf0_0, 0;
    %load/vec4 v0000026af6fa56b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000026af6fa48f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa6330_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000026af6fa4e90_0, 0;
T_21.31 ;
    %jmp T_21.26;
T_21.23 ;
    %load/vec4 v0000026af6fa5930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa63d0_0, 0;
    %load/vec4 v0000026af6fa51b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000026af6fa5cf0_0, 0;
    %load/vec4 v0000026af6fa56b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000026af6fa48f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa6330_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000026af6fa4e90_0, 0;
T_21.33 ;
    %jmp T_21.26;
T_21.24 ;
    %load/vec4 v0000026af6fa5930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa63d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa4c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fa4e90_0, 0;
T_21.35 ;
    %jmp T_21.26;
T_21.26 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000026af6fa1960;
T_22 ;
Ewait_2 .event/or E_0000026af6ee56f0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000026af6fa5890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026af6fa5bb0_0, 0, 2;
    %jmp T_22.4;
T_22.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026af6fa5bb0_0, 0, 2;
    %jmp T_22.4;
T_22.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026af6fa5bb0_0, 0, 2;
    %jmp T_22.4;
T_22.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026af6fa5bb0_0, 0, 2;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000026af6fa1960;
T_23 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6fa7da0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa8480_0, 4, 5;
    %load/vec4 v0000026af6fa8480_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa8480_0, 4, 5;
    %load/vec4 v0000026af6fa7440_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa7bc0_0, 4, 5;
    %load/vec4 v0000026af6fa7bc0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa7bc0_0, 4, 5;
    %jmp T_23;
    .thread T_23;
    .scope S_0000026af6fa1960;
T_24 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6fa57f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fa5890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa7da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026af6fa73a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa7440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026af6fa8160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa60b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026af6fa5570_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000026af6fa7da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa7da0_0, 0;
T_24.2 ;
    %load/vec4 v0000026af6fa7440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa7440_0, 0;
T_24.4 ;
    %load/vec4 v0000026af6fa60b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa60b0_0, 0;
T_24.6 ;
    %load/vec4 v0000026af6fa5890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %jmp T_24.12;
T_24.8 ;
    %load/vec4 v0000026af6fa6010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000026af6fa5890_0, 0;
    %load/vec4 v0000026af6fa5610_0;
    %pad/u 32;
    %load/vec4 v0000026af6fa5ed0_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000026af6fa73a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa7da0_0, 0;
T_24.13 ;
    %jmp T_24.12;
T_24.9 ;
    %load/vec4 v0000026af6fa8480_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.15, 8;
    %load/vec4 v0000026af6fa7d00_0;
    %assign/vec4 v0000026af6fa6ae0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000026af6fa5890_0, 0;
    %load/vec4 v0000026af6fa5610_0;
    %pad/u 32;
    %load/vec4 v0000026af6fa5ed0_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000026af6fa8160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa7440_0, 0;
T_24.15 ;
    %jmp T_24.12;
T_24.10 ;
    %load/vec4 v0000026af6fa7bc0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.17, 8;
    %load/vec4 v0000026af6fa7ee0_0;
    %assign/vec4 v0000026af6fa6b80_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000026af6fa5890_0, 0;
T_24.17 ;
    %jmp T_24.12;
T_24.11 ;
    %load/vec4 v0000026af6fa6ae0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.21, 4;
    %load/vec4 v0000026af6fa6b80_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.19, 8;
    %load/vec4 v0000026af6fa6ae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.24, 4;
    %load/vec4 v0000026af6fa6b80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026af6fa5570_0, 0;
    %jmp T_24.23;
T_24.22 ;
    %load/vec4 v0000026af6fa6b80_0;
    %load/vec4 v0000026af6fa6ae0_0;
    %cmp/u;
    %jmp/0xz  T_24.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026af6fa5570_0, 0;
    %jmp T_24.26;
T_24.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026af6fa5570_0, 0;
T_24.26 ;
T_24.23 ;
T_24.19 ;
    %load/vec4 v0000026af6fa6ae0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.29, 4;
    %load/vec4 v0000026af6fa6b80_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.27, 8;
    %load/vec4 v0000026af6fa6ae0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.32, 4;
    %load/vec4 v0000026af6fa6b80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026af6fa5570_0, 0;
    %jmp T_24.31;
T_24.30 ;
    %load/vec4 v0000026af6fa6cc0_0;
    %load/vec4 v0000026af6fa6b80_0;
    %cmp/u;
    %jmp/0xz  T_24.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026af6fa5570_0, 0;
    %jmp T_24.34;
T_24.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000026af6fa5570_0, 0;
T_24.34 ;
T_24.31 ;
T_24.27 ;
    %load/vec4 v0000026af6fa6ae0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.37, 4;
    %load/vec4 v0000026af6fa6b80_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.35, 8;
    %load/vec4 v0000026af6fa6ae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.40, 4;
    %load/vec4 v0000026af6fa6b80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000026af6fa5570_0, 0;
    %jmp T_24.39;
T_24.38 ;
    %load/vec4 v0000026af6fa65e0_0;
    %load/vec4 v0000026af6fa6cc0_0;
    %cmp/u;
    %jmp/0xz  T_24.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026af6fa5570_0, 0;
    %jmp T_24.42;
T_24.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000026af6fa5570_0, 0;
T_24.42 ;
T_24.39 ;
T_24.35 ;
    %load/vec4 v0000026af6fa6ae0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.45, 4;
    %load/vec4 v0000026af6fa6b80_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.43, 8;
    %load/vec4 v0000026af6fa6ae0_0;
    %load/vec4 v0000026af6fa65e0_0;
    %cmp/u;
    %jmp/0xz  T_24.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000026af6fa5570_0, 0;
    %jmp T_24.47;
T_24.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000026af6fa5570_0, 0;
T_24.47 ;
T_24.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa60b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fa5890_0, 0;
    %jmp T_24.12;
T_24.12 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000026af6fa1af0;
T_25 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6fa76c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026af6fa7f80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026af6fa6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa8020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa69a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000026af6fa7e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa83e0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000026af6fa8020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa8020_0, 0;
T_25.2 ;
    %load/vec4 v0000026af6fa69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa69a0_0, 0;
T_25.4 ;
    %load/vec4 v0000026af6fa80c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa80c0_0, 0;
    %load/vec4 v0000026af6fa6680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %jmp T_25.17;
T_25.8 ;
    %load/vec4 v0000026af6fa7e40_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa7e40_0, 4, 5;
    %jmp T_25.17;
T_25.9 ;
    %load/vec4 v0000026af6fa7e40_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa7e40_0, 4, 5;
    %jmp T_25.17;
T_25.10 ;
    %load/vec4 v0000026af6fa7e40_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa7e40_0, 4, 5;
    %jmp T_25.17;
T_25.11 ;
    %load/vec4 v0000026af6fa7e40_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa7e40_0, 4, 5;
    %jmp T_25.17;
T_25.12 ;
    %load/vec4 v0000026af6fa7e40_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa7e40_0, 4, 5;
    %jmp T_25.17;
T_25.13 ;
    %load/vec4 v0000026af6fa7e40_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa7e40_0, 4, 5;
    %jmp T_25.17;
T_25.14 ;
    %load/vec4 v0000026af6fa7e40_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa7e40_0, 4, 5;
    %jmp T_25.17;
T_25.15 ;
    %load/vec4 v0000026af6fa7e40_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6fa7e40_0, 4, 5;
    %jmp T_25.17;
T_25.17 ;
    %pop/vec4 1;
    %load/vec4 v0000026af6fa83e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa83e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa69a0_0, 0;
T_25.18 ;
T_25.6 ;
    %load/vec4 v0000026af6fa6c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_25.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_25.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_25.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_25.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_25.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fa6c20_0, 0;
    %jmp T_25.26;
T_25.20 ;
    %load/vec4 v0000026af6fa6720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000026af6fa7e40_0, 0;
    %load/vec4 v0000026af6fa7940_0;
    %assign/vec4 v0000026af6fa7f80_0, 0;
    %load/vec4 v0000026af6fa6f40_0;
    %assign/vec4 v0000026af6fa6900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa8020_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000026af6fa6c20_0, 0;
T_25.27 ;
    %jmp T_25.26;
T_25.21 ;
    %load/vec4 v0000026af6fa6e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa80c0_0, 0;
    %load/vec4 v0000026af6fa7940_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000026af6fa7f80_0, 0;
    %load/vec4 v0000026af6fa6f40_0;
    %assign/vec4 v0000026af6fa6900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa8020_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000026af6fa6c20_0, 0;
T_25.29 ;
    %jmp T_25.26;
T_25.22 ;
    %load/vec4 v0000026af6fa6e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa80c0_0, 0;
    %load/vec4 v0000026af6fa7940_0;
    %assign/vec4 v0000026af6fa7f80_0, 0;
    %load/vec4 v0000026af6fa6f40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000026af6fa6900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa8020_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000026af6fa6c20_0, 0;
T_25.31 ;
    %jmp T_25.26;
T_25.23 ;
    %load/vec4 v0000026af6fa6e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa80c0_0, 0;
    %load/vec4 v0000026af6fa7940_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000026af6fa7f80_0, 0;
    %load/vec4 v0000026af6fa6f40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000026af6fa6900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa8020_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000026af6fa6c20_0, 0;
T_25.33 ;
    %jmp T_25.26;
T_25.24 ;
    %load/vec4 v0000026af6fa6e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa80c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa83e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fa6c20_0, 0;
T_25.35 ;
    %jmp T_25.26;
T_25.26 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000026af6fa1190;
T_26 ;
Ewait_3 .event/or E_0000026af6ee5cb0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0000026af6fa8cd0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0000026af6fa8cd0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_26.2, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_26.3, 9;
T_26.2 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_26.3, 9;
 ; End of false expr.
    %blend;
T_26.3;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0000026af6fa94f0_0, 0, 2;
    %load/vec4 v0000026af6fa9310_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026af6fa98b0_0, 0, 4;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0000026af6fa9310_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.6, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026af6fa98b0_0, 0, 4;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0000026af6fa9310_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_26.8, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026af6fa98b0_0, 0, 4;
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v0000026af6fa9310_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_26.10, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000026af6fa98b0_0, 0, 4;
    %jmp T_26.11;
T_26.10 ;
    %load/vec4 v0000026af6fa9310_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_26.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026af6fa98b0_0, 0, 4;
    %jmp T_26.13;
T_26.12 ;
    %load/vec4 v0000026af6fa9310_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_26.14, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000026af6fa98b0_0, 0, 4;
    %jmp T_26.15;
T_26.14 ;
    %load/vec4 v0000026af6fa9310_0;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_26.16, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026af6fa98b0_0, 0, 4;
    %jmp T_26.17;
T_26.16 ;
    %load/vec4 v0000026af6fa9310_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_26.18, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000026af6fa98b0_0, 0, 4;
    %jmp T_26.19;
T_26.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000026af6fa98b0_0, 0, 4;
T_26.19 ;
T_26.17 ;
T_26.15 ;
T_26.13 ;
T_26.11 ;
T_26.9 ;
T_26.7 ;
T_26.5 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000026af6fa1190;
T_27 ;
Ewait_4 .event/or E_0000026af6ee5670, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0000026af6fa7260_0;
    %store/vec4 v0000026af6fa7b20_0, 0, 12;
    %load/vec4 v0000026af6fa7260_0;
    %store/vec4 v0000026af6fa6860_0, 0, 12;
    %load/vec4 v0000026af6fa7c60_0;
    %store/vec4 v0000026af6fa6ea0_0, 0, 12;
    %load/vec4 v0000026af6fa7c60_0;
    %store/vec4 v0000026af6fa8200_0, 0, 12;
    %load/vec4 v0000026af6fa8870_0;
    %store/vec4 v0000026af6faa030_0, 0, 10;
    %load/vec4 v0000026af6fa8870_0;
    %store/vec4 v0000026af6fa78a0_0, 0, 10;
    %load/vec4 v0000026af6fa8e10_0;
    %store/vec4 v0000026af6fa89b0_0, 0, 10;
    %load/vec4 v0000026af6fa8e10_0;
    %store/vec4 v0000026af6fa93b0_0, 0, 10;
    %load/vec4 v0000026af6fa8a50_0;
    %store/vec4 v0000026af6fa9590_0, 0, 8;
    %load/vec4 v0000026af6fa8a50_0;
    %store/vec4 v0000026af6fa8730_0, 0, 8;
    %load/vec4 v0000026af6fa9d10_0;
    %store/vec4 v0000026af6fa9ef0_0, 0, 8;
    %load/vec4 v0000026af6fa9d10_0;
    %store/vec4 v0000026af6fa9130_0, 0, 8;
    %load/vec4 v0000026af6fa8c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %load/vec4 v0000026af6fa7120_0;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0000026af6fa74e0_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0000026af6fa7300_0, 0, 8;
    %load/vec4 v0000026af6fa8c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.2, 8;
    %load/vec4 v0000026af6fa71c0_0;
    %jmp/1 T_27.3, 8;
T_27.2 ; End of true expr.
    %load/vec4 v0000026af6fa7080_0;
    %jmp/0 T_27.3, 8;
 ; End of false expr.
    %blend;
T_27.3;
    %store/vec4 v0000026af6fa79e0_0, 0, 8;
    %load/vec4 v0000026af6fa8c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.4, 8;
    %load/vec4 v0000026af6fa85f0_0;
    %jmp/1 T_27.5, 8;
T_27.4 ; End of true expr.
    %load/vec4 v0000026af6fa8340_0;
    %jmp/0 T_27.5, 8;
 ; End of false expr.
    %blend;
T_27.5;
    %store/vec4 v0000026af6fa8690_0, 0, 8;
    %load/vec4 v0000026af6fa8c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.6, 8;
    %load/vec4 v0000026af6fa9e50_0;
    %jmp/1 T_27.7, 8;
T_27.6 ; End of true expr.
    %load/vec4 v0000026af6fa9f90_0;
    %jmp/0 T_27.7, 8;
 ; End of false expr.
    %blend;
T_27.7;
    %store/vec4 v0000026af6fa91d0_0, 0, 8;
    %load/vec4 v0000026af6fa8c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.8, 8;
    %load/vec4 v0000026af6fa9630_0;
    %jmp/1 T_27.9, 8;
T_27.8 ; End of true expr.
    %load/vec4 v0000026af6fa87d0_0;
    %jmp/0 T_27.9, 8;
 ; End of false expr.
    %blend;
T_27.9;
    %store/vec4 v0000026af6faa210_0, 0, 8;
    %load/vec4 v0000026af6fa8c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.10, 8;
    %load/vec4 v0000026af6fa9950_0;
    %jmp/1 T_27.11, 8;
T_27.10 ; End of true expr.
    %load/vec4 v0000026af6faa170_0;
    %jmp/0 T_27.11, 8;
 ; End of false expr.
    %blend;
T_27.11;
    %store/vec4 v0000026af6fa8ff0_0, 0, 8;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000026af6fa1190;
T_28 ;
Ewait_5 .event/or E_0000026af6ee55b0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0000026af6fa8cd0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.0, 8;
    %load/vec4 v0000026af6fa8910_0;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0000026af6fa6a40_0, 0, 1;
    %load/vec4 v0000026af6fa8cd0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.2, 8;
    %load/vec4 v0000026af6fa8910_0;
    %jmp/1 T_28.3, 8;
T_28.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_28.3, 8;
 ; End of false expr.
    %blend;
T_28.3;
    %store/vec4 v0000026af6fa9b30_0, 0, 1;
    %load/vec4 v0000026af6fa8cd0_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.4, 8;
    %load/vec4 v0000026af6fa8910_0;
    %jmp/1 T_28.5, 8;
T_28.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_28.5, 8;
 ; End of false expr.
    %blend;
T_28.5;
    %store/vec4 v0000026af6fa8eb0_0, 0, 1;
    %load/vec4 v0000026af6fa8cd0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.6, 8;
    %load/vec4 v0000026af6fa7620_0;
    %jmp/1 T_28.7, 8;
T_28.6 ; End of true expr.
    %load/vec4 v0000026af6fa8cd0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_28.8, 9;
    %load/vec4 v0000026af6faa350_0;
    %jmp/1 T_28.9, 9;
T_28.8 ; End of true expr.
    %load/vec4 v0000026af6fa8cd0_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_28.10, 10;
    %load/vec4 v0000026af6fa8d70_0;
    %jmp/1 T_28.11, 10;
T_28.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_28.11, 10;
 ; End of false expr.
    %blend;
T_28.11;
    %jmp/0 T_28.9, 9;
 ; End of false expr.
    %blend;
T_28.9;
    %jmp/0 T_28.7, 8;
 ; End of false expr.
    %blend;
T_28.7;
    %store/vec4 v0000026af6fa9090_0, 0, 1;
    %load/vec4 v0000026af6fa8cd0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.12, 8;
    %load/vec4 v0000026af6fa82a0_0;
    %jmp/1 T_28.13, 8;
T_28.12 ; End of true expr.
    %load/vec4 v0000026af6fa8cd0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_28.14, 9;
    %load/vec4 v0000026af6fa96d0_0;
    %jmp/1 T_28.15, 9;
T_28.14 ; End of true expr.
    %load/vec4 v0000026af6fa8cd0_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_28.16, 10;
    %load/vec4 v0000026af6fa9c70_0;
    %jmp/1 T_28.17, 10;
T_28.16 ; End of true expr.
    %pushi/vec4 0, 0, 24;
    %jmp/0 T_28.17, 10;
 ; End of false expr.
    %blend;
T_28.17;
    %jmp/0 T_28.15, 9;
 ; End of false expr.
    %blend;
T_28.15;
    %jmp/0 T_28.13, 8;
 ; End of false expr.
    %blend;
T_28.13;
    %store/vec4 v0000026af6fa9810_0, 0, 24;
    %load/vec4 v0000026af6faec90_0;
    %store/vec4 v0000026af6fa6d60_0, 0, 6;
    %load/vec4 v0000026af6fad9d0_0;
    %store/vec4 v0000026af6fa7800_0, 0, 6;
    %load/vec4 v0000026af6faec90_0;
    %pad/u 5;
    %store/vec4 v0000026af6faa2b0_0, 0, 5;
    %load/vec4 v0000026af6fad9d0_0;
    %pad/u 5;
    %store/vec4 v0000026af6fa9770_0, 0, 5;
    %load/vec4 v0000026af6faec90_0;
    %pad/u 4;
    %store/vec4 v0000026af6fa9270_0, 0, 4;
    %load/vec4 v0000026af6fad9d0_0;
    %pad/u 4;
    %store/vec4 v0000026af6fa99f0_0, 0, 4;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000026af6fa1190;
T_29 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6fa9a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fa9310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fa8cd0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000026af6fa8af0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026af6fa9bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa8910_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000026af6faa3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa8f50_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000026af6fa9310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fa9310_0, 0;
    %jmp T_29.12;
T_29.2 ;
    %load/vec4 v0000026af6fa9db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.13, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000026af6fa8af0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000026af6fa9310_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026af6fa9bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fa8cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa8910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa9450_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000026af6faa3f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026af6fae6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6faa490_0, 0;
    %jmp T_29.14;
T_29.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa9450_0, 0;
T_29.14 ;
    %jmp T_29.12;
T_29.3 ;
    %load/vec4 v0000026af6fa9bd0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_29.15, 4;
    %load/vec4 v0000026af6fa8b90_0;
    %cmpi/e 0, 0, 13;
    %jmp/0xz  T_29.17, 4;
    %load/vec4 v0000026af6fa8af0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000026af6fa8af0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026af6fa9bd0_0, 0;
    %load/vec4 v0000026af6fa8cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_29.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_29.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_29.21, 6;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0000026af6fa9310_0, 0;
    %jmp T_29.23;
T_29.19 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000026af6fa8cd0_0, 0;
    %jmp T_29.23;
T_29.20 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000026af6fa8cd0_0, 0;
    %jmp T_29.23;
T_29.21 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0000026af6fa9310_0, 0;
    %jmp T_29.23;
T_29.23 ;
    %pop/vec4 1;
    %jmp T_29.18;
T_29.17 ;
    %load/vec4 v0000026af6fa8b90_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000026af6fa8c30_0, 0;
    %load/vec4 v0000026af6fa8cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_29.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_29.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_29.26, 6;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0000026af6fa9310_0, 0;
    %jmp T_29.28;
T_29.24 ;
    %load/vec4 v0000026af6fa8b90_0;
    %parti/s 6, 7, 4;
    %assign/vec4 v0000026af6faec90_0, 0;
    %load/vec4 v0000026af6fa8b90_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0000026af6fad9d0_0, 0;
    %jmp T_29.28;
T_29.25 ;
    %load/vec4 v0000026af6fa8b90_0;
    %parti/s 5, 6, 4;
    %pad/u 6;
    %assign/vec4 v0000026af6faec90_0, 0;
    %load/vec4 v0000026af6fa8b90_0;
    %parti/s 5, 1, 2;
    %pad/u 6;
    %assign/vec4 v0000026af6fad9d0_0, 0;
    %jmp T_29.28;
T_29.26 ;
    %load/vec4 v0000026af6fa8b90_0;
    %parti/s 4, 5, 4;
    %pad/u 6;
    %assign/vec4 v0000026af6faec90_0, 0;
    %load/vec4 v0000026af6fa8b90_0;
    %parti/s 4, 1, 2;
    %pad/u 6;
    %assign/vec4 v0000026af6fad9d0_0, 0;
    %jmp T_29.28;
T_29.28 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000026af6fa9310_0, 0;
T_29.18 ;
    %jmp T_29.16;
T_29.15 ;
    %load/vec4 v0000026af6fa9bd0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000026af6fa9bd0_0, 0;
T_29.16 ;
    %jmp T_29.12;
T_29.4 ;
    %load/vec4 v0000026af6faec90_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.29, 5;
    %load/vec4 v0000026af6faec90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v0000026af6faec90_0, 0;
    %jmp T_29.30;
T_29.29 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000026af6faec90_0, 0;
T_29.30 ;
    %load/vec4 v0000026af6fad9d0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.31, 5;
    %load/vec4 v0000026af6fad9d0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v0000026af6fad9d0_0, 0;
    %jmp T_29.32;
T_29.31 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000026af6fad9d0_0, 0;
T_29.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa8910_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000026af6fa9310_0, 0;
    %jmp T_29.12;
T_29.5 ;
    %load/vec4 v0000026af6fa9090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.33, 8;
    %load/vec4 v0000026af6faec90_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v0000026af6faec90_0, 0;
    %load/vec4 v0000026af6faa3f0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000026af6faa3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa8910_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000026af6fa9310_0, 0;
    %jmp T_29.34;
T_29.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa8910_0, 0;
T_29.34 ;
    %jmp T_29.12;
T_29.6 ;
    %load/vec4 v0000026af6fa9090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.35, 8;
    %load/vec4 v0000026af6fad9d0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v0000026af6fad9d0_0, 0;
    %load/vec4 v0000026af6faa3f0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000026af6faa3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa8910_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0000026af6fa9310_0, 0;
    %jmp T_29.36;
T_29.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa8910_0, 0;
T_29.36 ;
    %jmp T_29.12;
T_29.7 ;
    %load/vec4 v0000026af6fa9090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.37, 8;
    %load/vec4 v0000026af6faec90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v0000026af6faec90_0, 0;
    %load/vec4 v0000026af6faa3f0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000026af6faa3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa8910_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0000026af6fa9310_0, 0;
    %jmp T_29.38;
T_29.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa8910_0, 0;
T_29.38 ;
    %jmp T_29.12;
T_29.8 ;
    %load/vec4 v0000026af6fa9090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.39, 8;
    %load/vec4 v0000026af6faa3f0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000026af6faa3f0_0, 0;
    %load/vec4 v0000026af6fa8af0_0;
    %pad/u 32;
    %cmpi/u 999, 0, 32;
    %jmp/0xz  T_29.41, 5;
    %load/vec4 v0000026af6fa8af0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000026af6fa8af0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000026af6fa9310_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026af6fa9bd0_0, 0;
    %jmp T_29.42;
T_29.41 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0000026af6fa9310_0, 0;
T_29.42 ;
    %jmp T_29.40;
T_29.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa8910_0, 0;
T_29.40 ;
    %jmp T_29.12;
T_29.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa9450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fa9310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fa8f50_0, 0;
    %jmp T_29.12;
T_29.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6faa490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fa9450_0, 0;
    %jmp T_29.12;
T_29.12 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000026af6fa06a0;
T_30 ;
    %vpi_call/w 4 35 "$readmemb", P_0000026af6f9fb90, v0000026af6fae0b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111100111 {0 0 0};
    %end;
    .thread T_30;
    .scope S_0000026af6fa0510;
T_31 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0000026af6faca30_0, 0, 13;
    %end;
    .thread T_31, $init;
    .scope S_0000026af6fa0510;
T_32 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6fae1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000026af6faca30_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000026af6faed30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000026af6fad750_0;
    %assign/vec4 v0000026af6faca30_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000026af6fa1c80;
T_33 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0000026af6fad750_0, 0, 13;
    %end;
    .thread T_33, $init;
    .scope S_0000026af6fa1c80;
T_34 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6faeb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0000026af6fae8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000026af6fad930_0;
    %load/vec4 v0000026af6faf190_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026af6fae0b0, 0, 4;
T_34.2 ;
    %load/vec4 v0000026af6faf190_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0000026af6fae0b0, 4;
    %assign/vec4 v0000026af6fad750_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000026af6e12ef0;
T_35 ;
    %vpi_call/w 4 35 "$readmemb", P_0000026af6e41ab0, v0000026af6f2f270, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_35;
    .scope S_0000026af6e12d60;
T_36 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f30210_0, 0, 8;
    %end;
    .thread T_36, $init;
    .scope S_0000026af6e12d60;
T_37 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f30350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026af6f30210_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000026af6f30710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0000026af6f2f130_0;
    %assign/vec4 v0000026af6f30210_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000026af6e569a0;
T_38 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f2f130_0, 0, 8;
    %end;
    .thread T_38, $init;
    .scope S_0000026af6e569a0;
T_39 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f30cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0000026af6f2fb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0000026af6f2f090_0;
    %load/vec4 v0000026af6f30b70_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026af6f2f270, 0, 4;
T_39.2 ;
    %load/vec4 v0000026af6f30b70_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000026af6f2f270, 4;
    %assign/vec4 v0000026af6f2f130_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000026af6de3720;
T_40 ;
    %vpi_call/w 4 35 "$readmemb", P_0000026af6e13080, v0000026af6f30e90, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_40;
    .scope S_0000026af6de3590;
T_41 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f2f810_0, 0, 8;
    %end;
    .thread T_41, $init;
    .scope S_0000026af6de3590;
T_42 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f2fef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026af6f2f810_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0000026af6f2f950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0000026af6f308f0_0;
    %assign/vec4 v0000026af6f2f810_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000026af6dfd8d0;
T_43 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f308f0_0, 0, 8;
    %end;
    .thread T_43, $init;
    .scope S_0000026af6dfd8d0;
T_44 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f30030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0000026af6f14e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0000026af6f305d0_0;
    %load/vec4 v0000026af6f2eff0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026af6f30e90, 0, 4;
T_44.2 ;
    %load/vec4 v0000026af6f2eff0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000026af6f30e90, 4;
    %assign/vec4 v0000026af6f308f0_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000026af6d729c0;
T_45 ;
    %vpi_call/w 4 35 "$readmemb", P_0000026af6de38b0, v0000026af6f14150, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_45;
    .scope S_0000026af6d72830;
T_46 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f14010_0, 0, 8;
    %end;
    .thread T_46, $init;
    .scope S_0000026af6d72830;
T_47 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f145b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026af6f14010_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000026af6f14510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0000026af6f15690_0;
    %assign/vec4 v0000026af6f14010_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000026af6e268e0;
T_48 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f15690_0, 0, 8;
    %end;
    .thread T_48, $init;
    .scope S_0000026af6e268e0;
T_49 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f14330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0000026af6f14bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0000026af6f150f0_0;
    %load/vec4 v0000026af6f13d90_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026af6f14150, 0, 4;
T_49.2 ;
    %load/vec4 v0000026af6f13d90_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000026af6f14150, 4;
    %assign/vec4 v0000026af6f15690_0, 0;
T_49.0 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000026af6f98750;
T_50 ;
    %vpi_call/w 4 35 "$readmemb", P_0000026af6e26c00, v0000026af6e8e350, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_50;
    .scope S_0000026af6f985c0;
T_51 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f15190_0, 0, 8;
    %end;
    .thread T_51, $init;
    .scope S_0000026af6f985c0;
T_52 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6e8e030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026af6f15190_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0000026af6e8d810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0000026af6e8e210_0;
    %assign/vec4 v0000026af6f15190_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0000026af6f98430;
T_53 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6e8e210_0, 0, 8;
    %end;
    .thread T_53, $init;
    .scope S_0000026af6f98430;
T_54 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6e8d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0000026af6e8dd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0000026af6e8dbd0_0;
    %load/vec4 v0000026af6e8dc70_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026af6e8e350, 0, 4;
T_54.2 ;
    %load/vec4 v0000026af6e8dc70_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000026af6e8e350, 4;
    %assign/vec4 v0000026af6e8e210_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0000026af6f9b3a0;
T_55 ;
    %vpi_call/w 4 35 "$readmemb", P_0000026af6e56cc0, v0000026af6f9a330, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_55;
    .scope S_0000026af6f9b080;
T_56 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f9ab50_0, 0, 8;
    %end;
    .thread T_56, $init;
    .scope S_0000026af6f9b080;
T_57 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f99b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026af6f9ab50_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0000026af6f98df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0000026af6f9a0b0_0;
    %assign/vec4 v0000026af6f9ab50_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0000026af6f97f80;
T_58 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f9a0b0_0, 0, 8;
    %end;
    .thread T_58, $init;
    .scope S_0000026af6f97f80;
T_59 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f98d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0000026af6f996b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0000026af6f9a3d0_0;
    %load/vec4 v0000026af6f9a470_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026af6f9a330, 0, 4;
T_59.2 ;
    %load/vec4 v0000026af6f9a470_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026af6f9a330, 4;
    %assign/vec4 v0000026af6f9a0b0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0000026af6f97df0;
T_60 ;
    %vpi_call/w 4 35 "$readmemb", P_0000026af6dfdbf0, v0000026af6f9a290, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_60;
    .scope S_0000026af6f97ad0;
T_61 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f9aa10_0, 0, 8;
    %end;
    .thread T_61, $init;
    .scope S_0000026af6f97ad0;
T_62 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f9a6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026af6f9aa10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0000026af6f99ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0000026af6f99070_0;
    %assign/vec4 v0000026af6f9aa10_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0000026af6f97940;
T_63 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f99070_0, 0, 8;
    %end;
    .thread T_63, $init;
    .scope S_0000026af6f97940;
T_64 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f99570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0000026af6f9a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0000026af6f99930_0;
    %load/vec4 v0000026af6f99f70_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026af6f9a290, 0, 4;
T_64.2 ;
    %load/vec4 v0000026af6f99f70_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026af6f9a290, 4;
    %assign/vec4 v0000026af6f99070_0, 0;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0000026af6f9cb10;
T_65 ;
    %vpi_call/w 4 35 "$readmemb", P_0000026af6f9cd20, v0000026af6f98f30, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_65;
    .scope S_0000026af6f9c1b0;
T_66 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f9abf0_0, 0, 8;
    %end;
    .thread T_66, $init;
    .scope S_0000026af6f9c1b0;
T_67 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f9ec60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026af6f9abf0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0000026af6f99e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0000026af6f99d90_0;
    %assign/vec4 v0000026af6f9abf0_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0000026af6f9b6c0;
T_68 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f99d90_0, 0, 8;
    %end;
    .thread T_68, $init;
    .scope S_0000026af6f9b6c0;
T_69 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f99c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v0000026af6f9dfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0000026af6f99610_0;
    %load/vec4 v0000026af6f98fd0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026af6f98f30, 0, 4;
T_69.2 ;
    %load/vec4 v0000026af6f98fd0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026af6f98f30, 4;
    %assign/vec4 v0000026af6f99d90_0, 0;
T_69.0 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0000026af6f9c660;
T_70 ;
    %vpi_call/w 4 35 "$readmemb", P_0000026af6d72b50, v0000026af6f9a150, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_70;
    .scope S_0000026af6f9b530;
T_71 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f9a650_0, 0, 8;
    %end;
    .thread T_71, $init;
    .scope S_0000026af6f9b530;
T_72 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f9a790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026af6f9a650_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0000026af6f9a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0000026af6f9a1f0_0;
    %assign/vec4 v0000026af6f9a650_0, 0;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0000026af6f9c980;
T_73 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f9a1f0_0, 0, 8;
    %end;
    .thread T_73, $init;
    .scope S_0000026af6f9c980;
T_74 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f9a8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0000026af6f99cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0000026af6f99430_0;
    %load/vec4 v0000026af6f992f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026af6f9a150, 0, 4;
T_74.2 ;
    %load/vec4 v0000026af6f992f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026af6f9a150, 4;
    %assign/vec4 v0000026af6f9a1f0_0, 0;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0000026af6f9b9e0;
T_75 ;
    %vpi_call/w 4 35 "$readmemb", P_0000026af6f9ef10, v0000026af6f9d9a0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_75;
    .scope S_0000026af6f9b850;
T_76 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f9e9e0_0, 0, 8;
    %end;
    .thread T_76, $init;
    .scope S_0000026af6f9b850;
T_77 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f9dc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026af6f9e9e0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0000026af6f9cf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0000026af6f9e260_0;
    %assign/vec4 v0000026af6f9e9e0_0, 0;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0000026af6f9bb70;
T_78 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f9e260_0, 0, 8;
    %end;
    .thread T_78, $init;
    .scope S_0000026af6f9bb70;
T_79 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f9db80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v0000026af6f9dcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0000026af6f9e440_0;
    %load/vec4 v0000026af6f9e620_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026af6f9d9a0, 0, 4;
T_79.2 ;
    %load/vec4 v0000026af6f9e620_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000026af6f9d9a0, 4;
    %assign/vec4 v0000026af6f9e260_0, 0;
T_79.0 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0000026af6f9c340;
T_80 ;
    %vpi_call/w 4 35 "$readmemb", P_0000026af6f9ee20, v0000026af6f9d540, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_80;
    .scope S_0000026af6f9aef0;
T_81 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f9d860_0, 0, 8;
    %end;
    .thread T_81, $init;
    .scope S_0000026af6f9aef0;
T_82 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f9d7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026af6f9d860_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0000026af6f9e080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0000026af6f9ce60_0;
    %assign/vec4 v0000026af6f9d860_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0000026af6f9c7f0;
T_83 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f9ce60_0, 0, 8;
    %end;
    .thread T_83, $init;
    .scope S_0000026af6f9c7f0;
T_84 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f9e4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %load/vec4 v0000026af6f9e120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0000026af6f9dae0_0;
    %load/vec4 v0000026af6f9e580_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026af6f9d540, 0, 4;
T_84.2 ;
    %load/vec4 v0000026af6f9e580_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000026af6f9d540, 4;
    %assign/vec4 v0000026af6f9ce60_0, 0;
T_84.0 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0000026af6fa0380;
T_85 ;
    %vpi_call/w 4 35 "$readmemb", P_0000026af6f9fe60, v0000026af6f9d0e0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_85;
    .scope S_0000026af6fa01f0;
T_86 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f9d040_0, 0, 8;
    %end;
    .thread T_86, $init;
    .scope S_0000026af6fa01f0;
T_87 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6fa3290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026af6f9d040_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0000026af6fa2890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0000026af6fa2070_0;
    %assign/vec4 v0000026af6f9d040_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0000026af6fa0ce0;
T_88 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6fa2070_0, 0, 8;
    %end;
    .thread T_88, $init;
    .scope S_0000026af6fa0ce0;
T_89 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f9ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %load/vec4 v0000026af6fa30b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0000026af6f9d220_0;
    %load/vec4 v0000026af6f9df40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026af6f9d0e0, 0, 4;
T_89.2 ;
    %load/vec4 v0000026af6f9df40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000026af6f9d0e0, 4;
    %assign/vec4 v0000026af6fa2070_0, 0;
T_89.0 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0000026af6fa1320;
T_90 ;
    %vpi_call/w 4 35 "$readmemb", P_0000026af6f9f320, v0000026af6f9d360, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_90;
    .scope S_0000026af6fa0060;
T_91 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f9dd60_0, 0, 8;
    %end;
    .thread T_91, $init;
    .scope S_0000026af6fa0060;
T_92 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f9e8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026af6f9dd60_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0000026af6f9cfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v0000026af6f9e3a0_0;
    %assign/vec4 v0000026af6f9dd60_0, 0;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0000026af6f9bd00;
T_93 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026af6f9e3a0_0, 0, 8;
    %end;
    .thread T_93, $init;
    .scope S_0000026af6f9bd00;
T_94 ;
    %wait E_0000026af6ee52b0;
    %load/vec4 v0000026af6f9e300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v0000026af6f9ea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0000026af6f9d4a0_0;
    %load/vec4 v0000026af6f9de00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026af6f9d360, 0, 4;
T_94.2 ;
    %load/vec4 v0000026af6f9de00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000026af6f9d360, 4;
    %assign/vec4 v0000026af6f9e3a0_0, 0;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0000026af6f3b3c0;
T_95 ;
    %delay 5000, 0;
    %load/vec4 v0000026af6facd50_0;
    %nor/r;
    %store/vec4 v0000026af6facd50_0, 0, 1;
    %jmp T_95;
    .thread T_95;
    .scope S_0000026af6f3b3c0;
T_96 ;
    %vpi_call/w 3 294 "$dumpfile", "descriptors.vcd" {0 0 0};
    %vpi_call/w 3 295 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026af6f3b3c0 {0 0 0};
    %vpi_call/w 3 296 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026af6facd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026af6fadf70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026af6fadf70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026af6fadf70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026af6faef10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026af6faef10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026af6faef10_0, 0, 1;
T_96.0 ;
    %load/vec4 v0000026af6fadc50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_96.1, 8;
    %load/vec4 v0000026af6fad610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %vpi_call/w 3 314 "$display", "Writing  (  %24b )", v0000026af6fae150_0 {0 0 0};
T_96.2 ;
    %delay 10000, 0;
    %jmp T_96.0;
T_96.1 ;
    %delay 100000, 0;
    %vpi_call/w 3 321 "$finish" {0 0 0};
    %end;
    .thread T_96;
    .scope S_0000026af6e41790;
T_97 ;
Ewait_6 .event/or E_0000026af6ee5230, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0000026af6fae5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_97.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_97.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_97.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_97.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_97.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_97.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_97.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_97.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026af6faf230_0, 0, 3;
    %jmp T_97.9;
T_97.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026af6faf230_0, 0, 3;
    %jmp T_97.9;
T_97.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026af6faf230_0, 0, 3;
    %jmp T_97.9;
T_97.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026af6faf230_0, 0, 3;
    %jmp T_97.9;
T_97.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000026af6faf230_0, 0, 3;
    %jmp T_97.9;
T_97.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000026af6faf230_0, 0, 3;
    %jmp T_97.9;
T_97.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000026af6faf230_0, 0, 3;
    %jmp T_97.9;
T_97.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000026af6faf230_0, 0, 3;
    %jmp T_97.9;
T_97.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000026af6faf230_0, 0, 3;
    %jmp T_97.9;
T_97.9 ;
    %pop/vec4 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0000026af6e41790;
T_98 ;
    %wait E_0000026af6ee5830;
    %load/vec4 v0000026af6fae650_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6faefb0_0, 4, 5;
    %load/vec4 v0000026af6faefb0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026af6faefb0_0, 4, 5;
    %jmp T_98;
    .thread T_98;
    .scope S_0000026af6e41790;
T_99 ;
    %wait E_0000026af6ee5830;
    %load/vec4 v0000026af6fae290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fae5b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000026af6fadd90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000026af6fade30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fae830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fae650_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0000026af6fae650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fae650_0, 0;
T_99.2 ;
    %load/vec4 v0000026af6fafc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fafc30_0, 0;
T_99.4 ;
    %load/vec4 v0000026af6fafff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fafff0_0, 0;
T_99.6 ;
    %load/vec4 v0000026af6fae830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026af6fae830_0, 0;
T_99.8 ;
    %load/vec4 v0000026af6fae5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_99.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_99.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_99.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_99.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_99.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_99.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_99.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_99.17, 6;
    %jmp T_99.18;
T_99.10 ;
    %load/vec4 v0000026af6fae330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.19, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000026af6fae5b0_0, 0;
    %load/vec4 v0000026af6fadd90_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_99.21, 8;
    %load/vec4 v0000026af6fadd90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_99.22, 8;
T_99.21 ; End of true expr.
    %load/vec4 v0000026af6fadd90_0;
    %pad/u 32;
    %jmp/0 T_99.22, 8;
 ; End of false expr.
    %blend;
T_99.22;
    %load/vec4 v0000026af6fade30_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000026af6faded0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fae650_0, 0;
T_99.19 ;
    %jmp T_99.18;
T_99.11 ;
    %load/vec4 v0000026af6faefb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.23, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000026af6fae510_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026af6fae010_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000026af6fae5b0_0, 0;
    %load/vec4 v0000026af6fadd90_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_99.25, 8;
    %load/vec4 v0000026af6fadd90_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_99.26, 8;
T_99.25 ; End of true expr.
    %load/vec4 v0000026af6fadd90_0;
    %pad/u 32;
    %jmp/0 T_99.26, 8;
 ; End of false expr.
    %blend;
T_99.26;
    %load/vec4 v0000026af6fade30_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000026af6faded0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fae650_0, 0;
T_99.23 ;
    %jmp T_99.18;
T_99.12 ;
    %load/vec4 v0000026af6faefb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.27, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000026af6fae510_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026af6faeab0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000026af6fae5b0_0, 0;
T_99.27 ;
    %jmp T_99.18;
T_99.13 ;
    %load/vec4 v0000026af6fadd90_0;
    %pad/u 32;
    %load/vec4 v0000026af6fade30_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000026af6fb04f0_0, 0;
    %load/vec4 v0000026af6faeab0_0;
    %load/vec4 v0000026af6fae010_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v0000026af6faf870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fafc30_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000026af6fae5b0_0, 0;
    %load/vec4 v0000026af6fadd90_0;
    %pad/u 32;
    %load/vec4 v0000026af6fade30_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_99.29, 8;
    %load/vec4 v0000026af6fade30_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_99.30, 8;
T_99.29 ; End of true expr.
    %load/vec4 v0000026af6fade30_0;
    %pad/u 32;
    %jmp/0 T_99.30, 8;
 ; End of false expr.
    %blend;
T_99.30;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000026af6faded0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fae650_0, 0;
    %jmp T_99.18;
T_99.14 ;
    %load/vec4 v0000026af6faefb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.31, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000026af6fae510_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026af6fae010_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0000026af6fae5b0_0, 0;
    %load/vec4 v0000026af6fadd90_0;
    %pad/u 32;
    %load/vec4 v0000026af6fade30_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_99.33, 8;
    %load/vec4 v0000026af6fade30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_99.34, 8;
T_99.33 ; End of true expr.
    %load/vec4 v0000026af6fade30_0;
    %pad/u 32;
    %jmp/0 T_99.34, 8;
 ; End of false expr.
    %blend;
T_99.34;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000026af6faded0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fae650_0, 0;
T_99.31 ;
    %jmp T_99.18;
T_99.15 ;
    %load/vec4 v0000026af6faefb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.35, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000026af6fae510_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026af6faeab0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0000026af6fae5b0_0, 0;
T_99.35 ;
    %jmp T_99.18;
T_99.16 ;
    %load/vec4 v0000026af6fadd90_0;
    %pad/u 32;
    %load/vec4 v0000026af6fade30_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000026af6fb0310_0, 0;
    %load/vec4 v0000026af6faeab0_0;
    %load/vec4 v0000026af6fae010_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v0000026af6fafcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fafff0_0, 0;
    %load/vec4 v0000026af6fadd90_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_99.37, 4;
    %load/vec4 v0000026af6fade30_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_99.39, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000026af6fadd90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000026af6fade30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fae830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026af6fae5b0_0, 0;
    %jmp T_99.40;
T_99.39 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000026af6fadd90_0, 0;
    %load/vec4 v0000026af6fade30_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000026af6fade30_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0000026af6fae5b0_0, 0;
T_99.40 ;
    %jmp T_99.38;
T_99.37 ;
    %load/vec4 v0000026af6fadd90_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000026af6fadd90_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0000026af6fae5b0_0, 0;
T_99.38 ;
    %jmp T_99.18;
T_99.17 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000026af6fae5b0_0, 0;
    %load/vec4 v0000026af6fadd90_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_99.41, 8;
    %load/vec4 v0000026af6fadd90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_99.42, 8;
T_99.41 ; End of true expr.
    %load/vec4 v0000026af6fadd90_0;
    %pad/u 32;
    %jmp/0 T_99.42, 8;
 ; End of false expr.
    %blend;
T_99.42;
    %load/vec4 v0000026af6fade30_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000026af6faded0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026af6fae650_0, 0;
    %jmp T_99.18;
T_99.18 ;
    %pop/vec4 1;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0000026af6fa09c0;
T_100 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026af6faf5f0_0, 0, 32;
T_100.0 ;
    %load/vec4 v0000026af6faf5f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_100.1, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v0000026af6faf5f0_0;
    %store/vec4a v0000026af6faf2d0, 4, 0;
    %load/vec4 v0000026af6faf5f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026af6faf5f0_0, 0, 32;
    %jmp T_100.0;
T_100.1 ;
    %end;
    .thread T_100;
    .scope S_0000026af6fa0b50;
T_101 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0000026af6fb03b0_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0000026af6faff50_0, 0, 18;
    %end;
    .thread T_101, $init;
    .scope S_0000026af6fa0b50;
T_102 ;
    %wait E_0000026af6ee58b0;
    %load/vec4 v0000026af6faf9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000026af6fb03b0_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0000026af6faf910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v0000026af6faf730_0;
    %assign/vec4 v0000026af6fb03b0_0, 0;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0000026af6fa0b50;
T_103 ;
    %wait E_0000026af6ee5870;
    %load/vec4 v0000026af6fafb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000026af6faff50_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0000026af6fafaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v0000026af6faf7d0_0;
    %assign/vec4 v0000026af6faff50_0, 0;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0000026af6e41920;
T_104 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0000026af6faf730_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0000026af6faf7d0_0, 0, 18;
    %end;
    .thread T_104, $init;
    .scope S_0000026af6e41920;
T_105 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026af6fb0270_0, 0, 32;
T_105.0 ;
    %load/vec4 v0000026af6fb0270_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_105.1, 5;
    %vpi_call/w 9 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000026af6faf2d0, v0000026af6fb0270_0 > {0 0 0};
    %load/vec4 v0000026af6fb0270_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026af6fb0270_0, 0, 32;
    %jmp T_105.0;
T_105.1 ;
    %end;
    .thread T_105;
    .scope S_0000026af6e41920;
T_106 ;
    %wait E_0000026af6ee58b0;
    %load/vec4 v0000026af6fb01d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v0000026af6fb0450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v0000026af6fafeb0_0;
    %load/vec4 v0000026af6fb0770_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026af6faf2d0, 0, 4;
T_106.2 ;
    %load/vec4 v0000026af6fb0770_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026af6faf2d0, 4;
    %assign/vec4 v0000026af6faf730_0, 0;
T_106.0 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0000026af6e41920;
T_107 ;
    %wait E_0000026af6ee5870;
    %load/vec4 v0000026af6faf690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %load/vec4 v0000026af6fafa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0000026af6faf4b0_0;
    %load/vec4 v0000026af6faf370_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026af6faf2d0, 0, 4;
T_107.2 ;
    %load/vec4 v0000026af6faf370_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026af6faf2d0, 4;
    %assign/vec4 v0000026af6faf7d0_0, 0;
T_107.0 ;
    %jmp T_107;
    .thread T_107;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "sim\descriptors_tb.sv";
    "hdt\xilinx_single_port_ram_read_first_bram_tester.v";
    "hdl\generate_descriptors.sv";
    "hdl\histogram.sv";
    "hdl\gradient_orientation.sv";
    "hdl\gradient.sv";
    "hdl\xilinx_true_dual_port_read_first_2_clock_ram.v";
