;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	ADD 30, 9
	SPL 0, <-1
	SUB 32, @10
	SUB 32, @10
	SUB @121, 106
	SUB @121, 106
	SUB @-157, @-0
	SUB #70, <82
	MOV -1, <-20
	SUB @121, 106
	ADD 20, @290
	CMP 947, <-160
	CMP 947, <-160
	SUB 32, @10
	SUB #70, <82
	MOV -1, <-20
	CMP @-127, 100
	SUB #72, @-910
	SUB @121, 106
	SLT 20, @12
	SUB #70, <82
	SUB @121, 106
	CMP 947, <-160
	SLT 20, @290
	SUB #70, <82
	SLT 20, @290
	MOV -1, <-20
	SPL 0, <402
	ADD 20, @290
	SUB #70, <82
	ADD 20, @290
	JMP 421, 6
	MOV 1, <66
	ADD 20, @290
	CMP 12, @10
	ADD 20, @290
	CMP @121, 106
	CMP @121, 106
	MOV -1, <-20
	CMP -207, <-120
	CMP -7, @-120
	MOV -1, <-20
	SPL 0, <402
	SPL 0, <402
	SPL 0, <-1
	DJN -1, @-20
	DJN -1, @-20
	MOV 717, <-20
