/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  reg [8:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [20:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[180] & in_data[138]);
  assign celloutsig_0_32z = ~(celloutsig_0_17z & celloutsig_0_3z);
  assign celloutsig_0_9z = !(in_data[2] ? celloutsig_0_2z : celloutsig_0_8z);
  assign celloutsig_1_14z = ~celloutsig_1_6z[1];
  assign celloutsig_0_33z = ~celloutsig_0_7z[6];
  assign celloutsig_0_0z = ~((in_data[63] | in_data[37]) & in_data[71]);
  assign celloutsig_0_51z = ~((celloutsig_0_8z | celloutsig_0_16z) & celloutsig_0_0z);
  assign celloutsig_0_52z = ~((celloutsig_0_1z | celloutsig_0_16z) & celloutsig_0_48z);
  assign celloutsig_0_13z = ~((celloutsig_0_2z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_19z = ~((celloutsig_0_17z | celloutsig_0_1z) & celloutsig_0_13z);
  assign celloutsig_0_21z = ~((celloutsig_0_16z | celloutsig_0_10z) & celloutsig_0_16z);
  assign celloutsig_1_11z = in_data[159] | ~(celloutsig_1_7z);
  assign celloutsig_0_8z = celloutsig_0_1z | ~(celloutsig_0_3z);
  assign celloutsig_0_11z = celloutsig_0_2z | ~(celloutsig_0_3z);
  assign celloutsig_0_23z = celloutsig_0_17z | ~(1'h1);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_1_5z = celloutsig_1_3z[6] | celloutsig_1_3z[1];
  assign celloutsig_1_0z = ~(in_data[135] ^ in_data[187]);
  assign celloutsig_1_19z = ~(_00_ ^ celloutsig_1_15z);
  assign celloutsig_0_14z = ~(celloutsig_0_3z ^ in_data[17]);
  assign celloutsig_0_1z = ~(in_data[89] ^ in_data[8]);
  reg [8:0] _24_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _24_ <= 9'h000;
    else _24_ <= { celloutsig_1_3z[4:2], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_0z };
  assign { _01_[8:5], _00_, _01_[3:0] } = _24_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 9'h000;
    else _02_ <= { in_data[86:85], celloutsig_0_9z, celloutsig_0_3z, 1'h1, celloutsig_0_2z, 1'h1, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_0_12z = { 1'h1, celloutsig_0_0z, celloutsig_0_8z } / { 1'h1, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_1_18z = celloutsig_1_6z[17:12] && celloutsig_1_6z[6:1];
  assign celloutsig_0_28z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_12z } && 1'h1;
  assign celloutsig_0_10z = ! { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[50:29], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } || { in_data[45:20], celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_1z & ~(celloutsig_0_3z);
  assign celloutsig_0_16z = celloutsig_0_3z & ~(celloutsig_0_3z);
  assign celloutsig_0_36z = { celloutsig_0_34z[6:4], celloutsig_0_32z } % { 2'h3, celloutsig_0_0z, celloutsig_0_23z };
  assign celloutsig_1_4z = { in_data[121:109], celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, in_data[160:149], celloutsig_1_2z[2:1], celloutsig_1_2z[2], celloutsig_1_2z[2:1], celloutsig_1_2z[2], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = { in_data[158:157], celloutsig_1_1z, celloutsig_1_2z[2:1], celloutsig_1_2z[2], celloutsig_1_1z } * { in_data[133:128], celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[115:106], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z } * celloutsig_1_4z[18:0];
  assign celloutsig_1_8z = in_data[170:166] * celloutsig_1_6z[13:9];
  assign celloutsig_0_7z = ~ in_data[22:16];
  assign celloutsig_1_7z = celloutsig_1_1z & celloutsig_1_3z[5];
  assign celloutsig_1_9z = celloutsig_1_8z[2] & celloutsig_1_4z[18];
  assign celloutsig_0_17z = celloutsig_0_15z & celloutsig_0_4z;
  assign celloutsig_0_48z = ^ { celloutsig_0_36z[3:1], celloutsig_0_19z };
  assign celloutsig_1_15z = ^ { celloutsig_1_4z[10], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_15z = ^ { celloutsig_0_2z, celloutsig_0_13z, 1'h1, celloutsig_0_14z };
  assign celloutsig_0_34z = { _02_[8:4], celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_28z, 1'h1, celloutsig_0_33z } >> { _02_[3:1], celloutsig_0_7z };
  assign celloutsig_0_18z = { in_data[91:83], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z } >> { celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_13z };
  assign { celloutsig_1_2z[1], celloutsig_1_2z[2] } = ~ { celloutsig_1_1z, celloutsig_1_0z };
  assign _01_[4] = _00_;
  assign celloutsig_1_2z[0] = celloutsig_1_2z[2];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
