#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug  1 14:29:17 2020
# Process ID: 13720
# Current directory: C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5920 C:\Users\mac\Desktop\拟提交文件\序列上升沿检测并输出上升沿的个数\count\count.xpr
# Log file: C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/vivado.log
# Journal file: C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Get_X-IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILINX/vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 788.664 ; gain = 212.926
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter10_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter10_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter10_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6910fcf0403e47f88b92b972d4ca0825 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter10_tb_behav xil_defaultlib.counter10_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter10
Compiling module xil_defaultlib.counter10_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter10_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 788.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter10_tb_behav -key {Behavioral:sim_1:Functional:counter10_tb} -tclbatch {counter10_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source counter10_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 804.570 ; gain = 15.906
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter10_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 804.570 ; gain = 15.906
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.runs/synth_1

launch_runs synth_1
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.srcs/sources_1/new/count.v:74]
[Sat Aug  1 14:43:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.runs/synth_1

launch_runs synth_1
[Sat Aug  1 14:47:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.runs/synth_1

launch_runs synth_1
[Sat Aug  1 15:04:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.runs/synth_1

launch_runs synth_1
[Sat Aug  1 15:07:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 15:09:30 2020...
