<div id="pf102" class="pf w0 h0" data-page-no="102"><div class="pc pc102 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg102.png"/><div class="t m0 x40 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">LLWU_F2 field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x97 h7 y10b6 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x4f h7 yff7 ff2 fs4 fc0 sc0 ls0">WUF12</div><div class="t m0 x83 h7 y10b6 ff2 fs4 fc0 sc0 ls0 ws0">Wakeup Flag For LLWU_P12</div><div class="t m0 x83 h7 y12b3 ff2 fs4 fc0 sc0 ls0 ws0">Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To</div><div class="t m0 x83 h7 y111f ff2 fs4 fc0 sc0 ls0 ws0">clear the flag write a one to WUF12.</div><div class="t m0 x83 h7 y10b9 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>LLWU_P12 input was not a wakeup source</div><div class="t m0 x83 h7 y10ba ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>LLWU_P12 input was a wakeup source</div><div class="t m0 x97 h7 y1560 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x4f h7 y1708 ff2 fs4 fc0 sc0 ls0">WUF11</div><div class="t m0 x83 h7 y1560 ff2 fs4 fc0 sc0 ls0 ws0">Wakeup Flag For LLWU_P11</div><div class="t m0 x83 h7 y1709 ff2 fs4 fc0 sc0 ls0 ws0">Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To</div><div class="t m0 x83 h7 y170a ff2 fs4 fc0 sc0 ls0 ws0">clear the flag write a one to WUF11.</div><div class="t m0 x83 h7 y1207 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>LLWU_P11 input was not a wakeup source</div><div class="t m0 x83 h7 y170b ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>LLWU_P11 input was a wakeup source</div><div class="t m0 x97 h7 y127a ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x4f h7 y10e0 ff2 fs4 fc0 sc0 ls0">WUF10</div><div class="t m0 x83 h7 y127a ff2 fs4 fc0 sc0 ls0 ws0">Wakeup Flag For LLWU_P10</div><div class="t m0 x83 h7 y170c ff2 fs4 fc0 sc0 ls0 ws0">Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To</div><div class="t m0 x83 h7 y170d ff2 fs4 fc0 sc0 ls0 ws0">clear the flag write a one to WUF10.</div><div class="t m0 x83 h7 y170e ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>LLWU_P10 input was not a wakeup source</div><div class="t m0 x83 h7 y170f ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>LLWU_P10 input was a wakeup source</div><div class="t m0 x97 h7 y1710 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x95 h7 y1711 ff2 fs4 fc0 sc0 ls0">WUF9</div><div class="t m0 x83 h7 y1710 ff2 fs4 fc0 sc0 ls0 ws0">Wakeup Flag For LLWU_P9</div><div class="t m0 x83 h7 y1712 ff2 fs4 fc0 sc0 ls0 ws0">Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To</div><div class="t m0 x83 h7 y1653 ff2 fs4 fc0 sc0 ls0 ws0">clear the flag write a one to WUF9.</div><div class="t m0 x83 h7 y1713 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>LLWU_P9 input was not a wakeup source</div><div class="t m0 x83 h7 y1714 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>LLWU_P9 input was a wakeup source</div><div class="t m0 x97 h7 y1715 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x95 h7 y16e0 ff2 fs4 fc0 sc0 ls0">WUF8</div><div class="t m0 x83 h7 y1715 ff2 fs4 fc0 sc0 ls0 ws0">Wakeup Flag For LLWU_P8</div><div class="t m0 x83 h7 y1716 ff2 fs4 fc0 sc0 ls0 ws0">Indicates that an enabled external wakeup pin was a source of exiting a low-leakage power mode. To</div><div class="t m0 x83 h7 y1717 ff2 fs4 fc0 sc0 ls0 ws0">clear the flag write a one to WUF8.</div><div class="t m0 x83 h7 y1718 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>LLWU_P8 input was not a wakeup source</div><div class="t m0 x83 h7 y1719 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>LLWU_P8 input was a wakeup source</div><div class="t m0 x9 h1b y171a ff1 fsc fc0 sc0 ls0 ws0">15.3.8<span class="_ _b"> </span>LLWU Flag 3 register (LLWU_F3)</div><div class="t m0 x9 hf y171b ff3 fs5 fc0 sc0 ls0 ws0">LLWU_F3 contains the wakeup flags indicating which internal wakeup source caused the</div><div class="t m0 x9 hf y171c ff3 fs5 fc0 sc0 ls0 ws0">MCU to exit LLS or VLLS mode. For LLS, this is the source causing the CPU interrupt</div><div class="t m0 x9 hf y171d ff3 fs5 fc0 sc0 ls0 ws0">flow. For VLLS, this is the source causing the MCU reset flow.</div><div class="t m0 x9 hf y171e ff3 fs5 fc0 sc0 ls0 ws0">For internal peripherals that are capable of running in a low-leakage power mode, such as</div><div class="t m0 x9 hf y171f ff3 fs5 fc0 sc0 ls0 ws0">iRTC or CMP modules, the flag from the associated peripheral is accessible as the</div><div class="t m0 x9 hf y1720 ff3 fs5 fc0 sc0 ls0 ws0">MWUFx bit. The flag will need to be cleared in the peripheral instead of writing a 1 to</div><div class="t m0 x9 hf y1721 ff3 fs5 fc0 sc0 ls0 ws0">the MWUFx bit.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map/register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">258<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
