# do fgba_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/massimo/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj {/home/massimo/W/nju/verilog/gba/fgba/quartus_proj/fgba.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:16 on Nov 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj" /home/massimo/W/nju/verilog/gba/fgba/quartus_proj/fgba.v 
# -- Compiling module fgba
# 
# Top level modules:
# 	fgba
# End time: 21:40:16 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj {/home/massimo/W/nju/verilog/gba/fgba/quartus_proj/cpu_armv4t.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:16 on Nov 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj" /home/massimo/W/nju/verilog/gba/fgba/quartus_proj/cpu_armv4t.v 
# -- Compiling module cpu_armv4t
# 
# Top level modules:
# 	cpu_armv4t
# End time: 21:40:16 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj {/home/massimo/W/nju/verilog/gba/fgba/quartus_proj/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:16 on Nov 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj" /home/massimo/W/nju/verilog/gba/fgba/quartus_proj/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:40:16 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj {/home/massimo/W/nju/verilog/gba/fgba/quartus_proj/admode1_shifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:16 on Nov 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj" /home/massimo/W/nju/verilog/gba/fgba/quartus_proj/admode1_shifter.v 
# -- Compiling module admode1_shifter
# 
# Top level modules:
# 	admode1_shifter
# End time: 21:40:16 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj {/home/massimo/W/nju/verilog/gba/fgba/quartus_proj/vram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:16 on Nov 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj" /home/massimo/W/nju/verilog/gba/fgba/quartus_proj/vram.v 
# -- Compiling module vram
# 
# Top level modules:
# 	vram
# End time: 21:40:16 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj {/home/massimo/W/nju/verilog/gba/fgba/quartus_proj/vgac.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:16 on Nov 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj" /home/massimo/W/nju/verilog/gba/fgba/quartus_proj/vgac.v 
# -- Compiling module vgac
# 
# Top level modules:
# 	vgac
# End time: 21:40:16 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj {/home/massimo/W/nju/verilog/gba/fgba/quartus_proj/graphic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:16 on Nov 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj" /home/massimo/W/nju/verilog/gba/fgba/quartus_proj/graphic.v 
# -- Compiling module graphic
# 
# Top level modules:
# 	graphic
# End time: 21:40:16 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj {/home/massimo/W/nju/verilog/gba/fgba/quartus_proj/admode2_shifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:16 on Nov 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj" /home/massimo/W/nju/verilog/gba/fgba/quartus_proj/admode2_shifter.v 
# -- Compiling module admode2_shifter
# 
# Top level modules:
# 	admode2_shifter
# End time: 21:40:16 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj {/home/massimo/W/nju/verilog/gba/fgba/quartus_proj/cond_check.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:16 on Nov 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj" /home/massimo/W/nju/verilog/gba/fgba/quartus_proj/cond_check.v 
# -- Compiling module cond_check
# 
# Top level modules:
# 	cond_check
# End time: 21:40:16 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj {/home/massimo/W/nju/verilog/gba/fgba/quartus_proj/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:17 on Nov 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj" /home/massimo/W/nju/verilog/gba/fgba/quartus_proj/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 21:40:17 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj/simulation/modelsim {/home/massimo/W/nju/verilog/gba/fgba/quartus_proj/simulation/modelsim/fgba.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:17 on Nov 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/massimo/W/nju/verilog/gba/fgba/quartus_proj/simulation/modelsim" /home/massimo/W/nju/verilog/gba/fgba/quartus_proj/simulation/modelsim/fgba.vt 
# -- Compiling module fgba_vlg_tst
# 
# Top level modules:
# 	fgba_vlg_tst
# End time: 21:40:17 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  fgba_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" fgba_vlg_tst 
# Start time: 21:40:17 on Nov 23,2018
# Loading work.fgba_vlg_tst
# Loading work.fgba
# Loading work.memory
# Loading work.vram
# Loading altera_mf_ver.altsyncram
# Loading work.cpu_armv4t
# Loading work.cond_check
# Loading work.admode1_shifter
# Loading work.admode2_shifter
# Loading work.alu
# Loading work.graphic
# Loading work.vgac
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: massimo  Hostname: Massimo-PC  ProcessID: 10049
#           Attempting to use alternate WLF file "./wlftmK13zB".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmK13zB
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ns
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_files.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-PLI-3408) Too few data words read on line 254 of file "/home/massimo/W/nju/verilog/gba/fgba/quartus_proj/mifs/rgb.txt". Expected 256, found 253.    : /home/massimo/W/nju/verilog/gba/fgba/quartus_proj/memory.v(22)
#    Time: 0 ps  Iteration: 0  Instance: /fgba_vlg_tst/i1/mem
# Running testbench
do /home/massimo/W/nju/verilog/gba/fgba/quartus_proj/simulation/modelsim/wave.do
restart -f
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_files.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-PLI-3408) Too few data words read on line 254 of file "/home/massimo/W/nju/verilog/gba/fgba/quartus_proj/mifs/rgb.txt". Expected 256, found 253.    : /home/massimo/W/nju/verilog/gba/fgba/quartus_proj/memory.v(22)
#    Time: 0 ps  Iteration: 0  Instance: /fgba_vlg_tst/i1/mem
# Running testbench
# Break key hit
# Simulation stop requested.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/massimo/W/nju/verilog/gba/fgba/quartus_proj/simulation/modelsim/wave.do
# End time: 21:43:56 on Nov 23,2018, Elapsed time: 0:03:39
# Errors: 4, Warnings: 20
