<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1205" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1205{left:69px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t2_1205{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1205{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_1205{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1205{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1205{left:360px;bottom:901px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1205{left:70px;bottom:815px;letter-spacing:0.13px;}
#t8_1205{left:70px;bottom:792px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_1205{left:70px;bottom:775px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_1205{left:70px;bottom:759px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_1205{left:70px;bottom:734px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#tc_1205{left:70px;bottom:717px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_1205{left:70px;bottom:693px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_1205{left:70px;bottom:676px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tf_1205{left:70px;bottom:659px;letter-spacing:-0.19px;word-spacing:-0.62px;}
#tg_1205{left:70px;bottom:643px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_1205{left:70px;bottom:626px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#ti_1205{left:70px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_1205{left:70px;bottom:592px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tk_1205{left:70px;bottom:568px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_1205{left:70px;bottom:551px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tm_1205{left:70px;bottom:526px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_1205{left:70px;bottom:510px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#to_1205{left:70px;bottom:485px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_1205{left:70px;bottom:448px;letter-spacing:0.13px;word-spacing:-0.07px;}
#tq_1205{left:70px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_1205{left:70px;bottom:409px;letter-spacing:-0.16px;word-spacing:-0.6px;}
#ts_1205{left:70px;bottom:392px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tt_1205{left:70px;bottom:375px;letter-spacing:-0.09px;word-spacing:-0.69px;}
#tu_1205{left:70px;bottom:358px;letter-spacing:-0.05px;word-spacing:-0.83px;}
#tv_1205{left:209px;bottom:365px;}
#tw_1205{left:223px;bottom:358px;letter-spacing:-0.13px;word-spacing:-0.82px;}
#tx_1205{left:70px;bottom:342px;letter-spacing:-0.03px;word-spacing:-0.48px;}
#ty_1205{left:70px;bottom:305px;letter-spacing:0.13px;}
#tz_1205{left:70px;bottom:282px;letter-spacing:-0.12px;}
#t10_1205{left:70px;bottom:245px;letter-spacing:0.13px;word-spacing:0.02px;}
#t11_1205{left:70px;bottom:222px;letter-spacing:-0.16px;}
#t12_1205{left:70px;bottom:186px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t13_1205{left:70px;bottom:164px;letter-spacing:-0.22px;}
#t14_1205{left:211px;bottom:164px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t15_1205{left:211px;bottom:148px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#t16_1205{left:211px;bottom:131px;letter-spacing:-0.2px;}
#t17_1205{left:211px;bottom:109px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_1205{left:75px;bottom:1065px;letter-spacing:-0.15px;}
#t19_1205{left:121px;bottom:1071px;}
#t1a_1205{left:71px;bottom:981px;letter-spacing:-0.14px;}
#t1b_1205{left:70px;bottom:962px;letter-spacing:-0.11px;}
#t1c_1205{left:225px;bottom:1065px;letter-spacing:-0.12px;}
#t1d_1205{left:395px;bottom:1065px;letter-spacing:-0.08px;}
#t1e_1205{left:395px;bottom:1050px;letter-spacing:-0.09px;}
#t1f_1205{left:433px;bottom:1065px;letter-spacing:-0.1px;}
#t1g_1205{left:433px;bottom:1050px;letter-spacing:-0.15px;}
#t1h_1205{left:507px;bottom:1065px;letter-spacing:-0.15px;}
#t1i_1205{left:507px;bottom:1050px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1j_1205{left:578px;bottom:1065px;letter-spacing:-0.12px;}
#t1k_1205{left:75px;bottom:1027px;letter-spacing:-0.21px;}
#t1l_1205{left:225px;bottom:1027px;letter-spacing:-0.15px;}
#t1m_1205{left:395px;bottom:1027px;letter-spacing:-0.14px;}
#t1n_1205{left:433px;bottom:1027px;letter-spacing:-0.11px;}
#t1o_1205{left:507px;bottom:1027px;letter-spacing:-0.12px;}
#t1p_1205{left:578px;bottom:1027px;letter-spacing:-0.11px;}
#t1q_1205{left:578px;bottom:1010px;letter-spacing:-0.11px;}
#t1r_1205{left:89px;bottom:879px;letter-spacing:-0.14px;}
#t1s_1205{left:201px;bottom:879px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1t_1205{left:376px;bottom:879px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1u_1205{left:548px;bottom:879px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1v_1205{left:727px;bottom:879px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1w_1205{left:99px;bottom:855px;letter-spacing:-0.18px;}
#t1x_1205{left:222px;bottom:855px;letter-spacing:-0.17px;}
#t1y_1205{left:397px;bottom:855px;letter-spacing:-0.17px;}
#t1z_1205{left:569px;bottom:855px;letter-spacing:-0.12px;}
#t20_1205{left:748px;bottom:855px;letter-spacing:-0.17px;}

.s1_1205{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1205{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1205{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1205{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1205{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1205{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_1205{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1205{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_1205{font-size:11px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_1205{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1205" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1205Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1205" style="-webkit-user-select: none;"><object width="935" height="1210" data="1205/1205.svg" type="image/svg+xml" id="pdf1205" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1205" class="t s1_1205">LOCK—Assert LOCK# Signal Prefix </span>
<span id="t2_1205" class="t s2_1205">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_1205" class="t s1_1205">Vol. 2A </span><span id="t4_1205" class="t s1_1205">3-609 </span>
<span id="t5_1205" class="t s3_1205">LOCK—Assert LOCK# Signal Prefix </span>
<span id="t6_1205" class="t s4_1205">Instruction Operand Encoding </span>
<span id="t7_1205" class="t s4_1205">Description </span>
<span id="t8_1205" class="t s5_1205">Causes the processor’s LOCK# signal to be asserted during execution of the accompanying instruction (turns the </span>
<span id="t9_1205" class="t s5_1205">instruction into an atomic instruction). In a multiprocessor environment, the LOCK# signal ensures that the </span>
<span id="ta_1205" class="t s5_1205">processor has exclusive use of any shared memory while the signal is asserted. </span>
<span id="tb_1205" class="t s5_1205">In most IA-32 and all Intel 64 processors, locking may occur without the LOCK# signal being asserted. See the “IA- </span>
<span id="tc_1205" class="t s5_1205">32 Architecture Compatibility” section below for more details. </span>
<span id="td_1205" class="t s5_1205">The LOCK prefix can be prepended only to the following instructions and only to those forms of the instructions </span>
<span id="te_1205" class="t s5_1205">where the destination operand is a memory operand: ADD, ADC, AND, BTC, BTR, BTS, CMPXCHG, CMPXCH8B, </span>
<span id="tf_1205" class="t s5_1205">CMPXCHG16B, DEC, INC, NEG, NOT, OR, SBB, SUB, XOR, XADD, and XCHG. If the LOCK prefix is used with one of </span>
<span id="tg_1205" class="t s5_1205">these instructions and the source operand is a memory operand, an undefined opcode exception (#UD) may be </span>
<span id="th_1205" class="t s5_1205">generated. An undefined opcode exception will also be generated if the LOCK prefix is used with any instruction not </span>
<span id="ti_1205" class="t s5_1205">in the above list. The XCHG instruction always asserts the LOCK# signal regardless of the presence or absence of </span>
<span id="tj_1205" class="t s5_1205">the LOCK prefix. </span>
<span id="tk_1205" class="t s5_1205">The LOCK prefix is typically used with the BTS instruction to perform a read-modify-write operation on a memory </span>
<span id="tl_1205" class="t s5_1205">location in shared memory environment. </span>
<span id="tm_1205" class="t s5_1205">The integrity of the LOCK prefix is not affected by the alignment of the memory field. Memory locking is observed </span>
<span id="tn_1205" class="t s5_1205">for arbitrarily misaligned fields. </span>
<span id="to_1205" class="t s5_1205">This instruction’s operation is the same in non-64-bit modes and 64-bit mode. </span>
<span id="tp_1205" class="t s4_1205">IA-32 Architecture Compatibility </span>
<span id="tq_1205" class="t s5_1205">Beginning with the P6 family processors, when the LOCK prefix is prefixed to an instruction and the memory area </span>
<span id="tr_1205" class="t s5_1205">being accessed is cached internally in the processor, the LOCK# signal is generally not asserted. Instead, only the </span>
<span id="ts_1205" class="t s5_1205">processor’s cache is locked. Here, the processor’s cache coherency mechanism ensures that the operation is </span>
<span id="tt_1205" class="t s5_1205">carried out atomically with regards to memory. See “Effects of a Locked Operation on Internal Processor Caches” </span>
<span id="tu_1205" class="t s5_1205">in Chapter 9 of Intel </span>
<span id="tv_1205" class="t s6_1205">® </span>
<span id="tw_1205" class="t s5_1205">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A, the for more informa- </span>
<span id="tx_1205" class="t s5_1205">tion on locking of caches. </span>
<span id="ty_1205" class="t s4_1205">Operation </span>
<span id="tz_1205" class="t s7_1205">AssertLOCK#(DurationOfAccompaningInstruction); </span>
<span id="t10_1205" class="t s4_1205">Flags Affected </span>
<span id="t11_1205" class="t s5_1205">None. </span>
<span id="t12_1205" class="t s4_1205">Protected Mode Exceptions </span>
<span id="t13_1205" class="t s5_1205">#UD </span><span id="t14_1205" class="t s5_1205">If the LOCK prefix is used with an instruction not listed: ADD, ADC, AND, BTC, BTR, BTS, </span>
<span id="t15_1205" class="t s5_1205">CMPXCHG, CMPXCH8B, CMPXCHG16B, DEC, INC, NEG, NOT, OR, SBB, SUB, XOR, XADD, </span>
<span id="t16_1205" class="t s5_1205">XCHG. </span>
<span id="t17_1205" class="t s5_1205">Other exceptions can be generated by the instruction when the LOCK prefix is applied. </span>
<span id="t18_1205" class="t s8_1205">Opcode </span>
<span id="t19_1205" class="t s9_1205">1 </span>
<span id="t1a_1205" class="t sa_1205">NOTES: </span>
<span id="t1b_1205" class="t s7_1205">1. See IA-32 Architecture Compatibility section below. </span>
<span id="t1c_1205" class="t s8_1205">Instruction </span><span id="t1d_1205" class="t s8_1205">Op/ </span>
<span id="t1e_1205" class="t s8_1205">En </span>
<span id="t1f_1205" class="t s8_1205">64-Bit </span>
<span id="t1g_1205" class="t s8_1205">Mode </span>
<span id="t1h_1205" class="t s8_1205">Compat/ </span>
<span id="t1i_1205" class="t s8_1205">Leg Mode </span>
<span id="t1j_1205" class="t s8_1205">Description </span>
<span id="t1k_1205" class="t s7_1205">F0 </span><span id="t1l_1205" class="t s7_1205">LOCK </span><span id="t1m_1205" class="t s7_1205">ZO </span><span id="t1n_1205" class="t s7_1205">Valid </span><span id="t1o_1205" class="t s7_1205">Valid </span><span id="t1p_1205" class="t s7_1205">Asserts LOCK# signal for duration of the </span>
<span id="t1q_1205" class="t s7_1205">accompanying instruction. </span>
<span id="t1r_1205" class="t s8_1205">Op/En </span><span id="t1s_1205" class="t s8_1205">Operand 1 </span><span id="t1t_1205" class="t s8_1205">Operand 2 </span><span id="t1u_1205" class="t s8_1205">Operand 3 </span><span id="t1v_1205" class="t s8_1205">Operand 4 </span>
<span id="t1w_1205" class="t s7_1205">ZO </span><span id="t1x_1205" class="t s7_1205">N/A </span><span id="t1y_1205" class="t s7_1205">N/A </span><span id="t1z_1205" class="t s7_1205">N/A </span><span id="t20_1205" class="t s7_1205">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
