#-----------------------------------------------------------
# Webtalk v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct 30 19:46:10 2021
# Process ID: 4240
# Current directory: F:/FPGA/FPGA_practice_1/Digital_Tube_Uart/Digital_Tube_Uart.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source F:/FPGA/FPGA_practice_1/Digital_Tube_Uart/Digital_Tube_Uart.sim/sim_1/behav/xsim/xsim.dir/Uart_Data_1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: F:/FPGA/FPGA_practice_1/Digital_Tube_Uart/Digital_Tube_Uart.sim/sim_1/behav/xsim/webtalk.log
# Journal file: F:/FPGA/FPGA_practice_1/Digital_Tube_Uart/Digital_Tube_Uart.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source F:/FPGA/FPGA_practice_1/Digital_Tube_Uart/Digital_Tube_Uart.sim/sim_1/behav/xsim/xsim.dir/Uart_Data_1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/FPGA/FPGA_practice_1/Digital_Tube_Uart/Digital_Tube_Uart.sim/sim_1/behav/xsim/xsim.dir/Uart_Data_1_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Oct 30 19:46:14 2021. For additional details about this file, please refer to the WebTalk help file at E:/Vivado_2019_2_get/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 30 19:46:14 2021...
