INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:56:59 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.709ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            buffer12/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.229ns (23.836%)  route 3.927ns (76.164%))
  Logic Levels:           13  (CARRY4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2280, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
                         FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, unplaced)        0.487     1.221    mem_controller4/read_arbiter/data/sel_prev
                         LUT5 (Prop_lut5_I2_O)        0.119     1.340 r  mem_controller4/read_arbiter/data/data_tehb/hist_storeAddr[3]_INST_0_i_1/O
                         net (fo=23, unplaced)        0.440     1.780    cmpi4/load0_dataOut[3]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.823 r  cmpi4/Memory[0][0]_i_14/O
                         net (fo=1, unplaced)         0.000     1.823    cmpi4/Memory[0][0]_i_14_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.069 r  cmpi4/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     2.076    cmpi4/Memory_reg[0][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.126 r  cmpi4/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.126    cmpi4/Memory_reg[0][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     2.248 r  cmpi4/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=10, unplaced)        0.287     2.535    buffer76/fifo/result[0]
                         LUT6 (Prop_lut6_I0_O)        0.122     2.657 r  buffer76/fifo/Head[2]_i_4__0/O
                         net (fo=4, unplaced)         0.268     2.925    buffer37/transmitValue_reg_2
                         LUT6 (Prop_lut6_I5_O)        0.043     2.968 f  buffer37/transmitValue_i_2__69/O
                         net (fo=6, unplaced)         0.276     3.244    buffer84/fifo/transmitValue_reg_1
                         LUT6 (Prop_lut6_I5_O)        0.043     3.287 f  buffer84/fifo/transmitValue_i_2__46/O
                         net (fo=7, unplaced)         0.279     3.566    fork10/control/generateBlocks[5].regblock/cmpi4_result_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     3.609 r  fork10/control/generateBlocks[5].regblock/transmitValue_i_6__3/O
                         net (fo=1, unplaced)         0.705     4.314    fork10/control/generateBlocks[5].regblock/transmitValue_i_6__3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.357 r  fork10/control/generateBlocks[5].regblock/transmitValue_i_4__8/O
                         net (fo=12, unplaced)        0.292     4.649    buffer51/fifo/anyBlockStop
                         LUT6 (Prop_lut6_I3_O)        0.043     4.692 r  buffer51/fifo/transmitValue_i_4__26/O
                         net (fo=2, unplaced)         0.255     4.947    fork6/control/generateBlocks[7].regblock/transmitValue_reg_6
                         LUT6 (Prop_lut6_I2_O)        0.043     4.990 f  fork6/control/generateBlocks[7].regblock/fullReg_i_4__4/O
                         net (fo=30, unplaced)        0.314     5.304    control_merge0/fork_valid/generateBlocks[1].regblock/cmpi0_result_ready
                         LUT6 (Prop_lut6_I1_O)        0.043     5.347 r  control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     5.664    buffer12/E[0]
                         FDRE                                         r  buffer12/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=2280, unset)         0.483     3.183    buffer12/clk
                         FDRE                                         r  buffer12/dataReg_reg[0]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     2.955    buffer12/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.955    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                 -2.709    




