
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000131                       # Number of seconds simulated (Second)
simTicks                                    130907500                       # Number of ticks simulated (Tick)
finalTick                                  1127020500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.63                       # Real time elapsed on the host (Second)
hostTickRate                                 80108410                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     679108                       # Number of bytes of host memory used (Byte)
simInsts                                      2139876                       # Number of instructions simulated (Count)
simOps                                        2454066                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1309369                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1501603                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                           261815                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          534491                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         538829                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      5                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 7428                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              9387                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              261464                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.060815                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.871762                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     79706     30.48%     30.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     43451     16.62%     47.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     29127     11.14%     58.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     42074     16.09%     74.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     36321     13.89%     88.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     22449      8.59%     96.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      5848      2.24%     99.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      1619      0.62%     99.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       869      0.33%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                261464                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      44     28.21%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     28.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    110     70.51%     98.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     2      1.28%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        22526      4.18%      4.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        282226     52.38%     56.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     56.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     56.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     56.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     56.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     56.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     56.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     56.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     56.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     56.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     56.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        45002      8.35%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1602      0.30%     65.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        45002      8.35%     73.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult        45002      8.35%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        74945     13.91%     95.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        22524      4.18%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         538829                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.058052                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 156                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000290                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   918390                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  334462                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          325237                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                   420887                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  207461                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          204187                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      328489                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                      187970                       # Number of vector alu accesses (Count)
system.cpu.numInsts                            536760                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                         74940                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      2063                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 808                       # Number of nop insts executed (Count)
system.cpu.numRefs                              97460                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                          24230                       # Number of branches executed (Count)
system.cpu.numStoreInsts                        22520                       # Number of stores executed (Count)
system.cpu.numRate                           2.050150                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             351                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      481959                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                        527010                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.543231                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.543231                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.840838                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.840838                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                     536652                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    277104                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                     432489                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                      138600                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     139197                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    398403                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads          68235                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         22678                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        22466                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        22457                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   24682                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             23848                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               796                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                23787                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   38                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   23776                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999538                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              54                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               53                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            7436                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               793                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       260119                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.029014                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.753057                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          111945     43.04%     43.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           47078     18.10%     61.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           42926     16.50%     77.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            1118      0.43%     78.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            2011      0.77%     78.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           18342      7.05%     85.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             885      0.34%     86.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              75      0.03%     86.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           35739     13.74%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       260119                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               482734                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                 527785                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                       90068                       # Number of memory references committed (Count)
system.cpu.commit.loads                         67566                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                      24061                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions           204125                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                      388876                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        22525      4.27%      4.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       278639     52.79%     57.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            3      0.00%     57.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     57.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     57.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     57.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     57.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     57.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     57.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     57.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     57.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        45000      8.53%     65.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         1550      0.29%     65.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        45000      8.53%     74.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult        45000      8.53%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        67566     12.80%     95.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        22502      4.26%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       527785                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         35739                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data          70133                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total             70133                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data         70133                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total            70133                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        20036                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           20036                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        20036                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          20036                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    466641000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    466641000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    466641000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    466641000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data        90169                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total         90169                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data        90169                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total        90169                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.222205                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.222205                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.222205                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.222205                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 23290.127770                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 23290.127770                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 23290.127770                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 23290.127770                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        72458                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         3489                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      20.767555                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         1466                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              1466                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         9222                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          9222                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         9222                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         9222                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        10814                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        10814                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        10814                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        10814                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    257794500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    257794500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    257794500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    257794500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.119930                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.119930                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.119930                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.119930                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 23838.958757                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 23838.958757                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 23838.958757                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 23838.958757                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  10810                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        47631                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           47631                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        20036                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         20036                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    466641000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    466641000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data        67667                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total        67667                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.296097                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.296097                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 23290.127770                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 23290.127770                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         9222                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         9222                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        10814                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        10814                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    257794500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    257794500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.159812                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.159812                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 23838.958757                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 23838.958757                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        22502                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          22502                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data        22502                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        22502                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1127020500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               122924                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              10810                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              11.371323                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          317                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          699                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             371486                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            371486                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1127020500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    55147                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 97716                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     95679                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 12100                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    822                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                23453                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     3                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 546996                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     8                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              71994                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         505786                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       24682                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              23781                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        188645                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1650                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                     71739                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   563                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             261464                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.115435                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.037628                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   141907     54.27%     54.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    23621      9.03%     63.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    23251      8.89%     72.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      564      0.22%     72.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    23013      8.80%     81.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      528      0.20%     81.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      481      0.18%     81.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     1075      0.41%     82.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    47024     17.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               261464                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.094273                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.931845                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst          71734                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             71734                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         71734                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            71734                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            5                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               5                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            5                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              5                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       375000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       375000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       375000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       375000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        71739                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         71739                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        71739                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        71739                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000070                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000070                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000070                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000070                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst        75000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total        75000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst        75000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total        75000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 6                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            5                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            5                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       369000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       369000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       369000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       369000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000070                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000070                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000070                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000070                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst        73800                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total        73800                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst        73800                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total        73800                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      6                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst        71734                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           71734                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            5                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             5                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       375000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       375000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        71739                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        71739                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000070                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000070                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst        75000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total        75000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            5                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            5                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       369000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       369000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst        73800                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total        73800                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1127020500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                   30                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  6                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                      5                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2          237                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             286962                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            286962                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1127020500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       822                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      57414                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1098                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 535302                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 4245                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    68235                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   22678                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       533                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            757                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           39                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  796                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   529701                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  529424                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    384361                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    499060                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.022130                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.770170                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                           0                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     660                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   1                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    164                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   3090                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              67566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             19.783841                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            46.849801                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  46949     69.49%     69.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  285      0.42%     69.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                15388     22.77%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  905      1.34%     94.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   58      0.09%     94.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   25      0.04%     94.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   54      0.08%     94.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   24      0.04%     94.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   17      0.03%     94.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   30      0.04%     94.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                121      0.18%     94.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 33      0.05%     94.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 44      0.07%     94.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 32      0.05%     94.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1193      1.77%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                456      0.67%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                211      0.31%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                370      0.55%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                166      0.25%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                163      0.24%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                160      0.24%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                119      0.18%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 59      0.09%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 70      0.10%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                145      0.21%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                121      0.18%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 93      0.14%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 73      0.11%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 46      0.07%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 33      0.05%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              123      0.18%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              903                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                67566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1127020500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1127020500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1127020500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1127020500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1127020500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    822                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    63149                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   68986                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     99237                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 29270                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 541504                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   816                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  24936                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands              660037                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     1311176                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   540798                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                   256825                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                640476                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    19529                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     79682                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           759237                       # The number of ROB reads (Count)
system.cpu.rob.writes                         1071854                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   481959                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     527010                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   8922                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      8923                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                     1                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  8922                       # number of overall hits (Count)
system.l2.overallHits::total                     8923                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                    4                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 1891                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    1895                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                   4                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                1891                       # number of overall misses (Count)
system.l2.overallMisses::total                   1895                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst          279000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       147064500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          147343500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst         279000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      147064500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         147343500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                  5                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              10813                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 10818                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 5                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             10813                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                10818                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.800000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.174882                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.175171                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.800000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.174882                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.175171                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst        69750                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 77770.756214                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    77753.825858                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst        69750                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 77770.756214                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   77753.825858                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   91                       # number of writebacks (Count)
system.l2.writebacks::total                        91                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst                4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             1891                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                1895                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst               4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            1891                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               1895                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst       239000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    128154500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      128393500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst       239000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    128154500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     128393500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.800000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.174882                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.175171                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.800000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.174882                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.175171                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst        59750                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 67770.756214                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 67753.825858                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst        59750                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 67770.756214                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 67753.825858                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           1966                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           33                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             33                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst               1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst             4                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total                4                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst       279000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total       279000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            5                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total              5                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.800000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.800000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst        69750                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        69750                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst       239000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total       239000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.800000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.800000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst        59750                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total        59750                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           8922                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              8922                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         1891                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            1891                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    147064500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    147064500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        10813                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         10813                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.174882                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.174882                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 77770.756214                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 77770.756214                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         1891                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         1891                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    128154500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    128154500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.174882                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.174882                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 67770.756214                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 67770.756214                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks            6                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total                6                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks            6                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total            6                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         1466                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             1466                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         1466                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         1466                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1127020500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         5235                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       1966                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.662767                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     150.434704                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       602.265381                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3343.299915                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.036727                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.147037                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.816235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  848                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3224                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   22                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     175038                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    175038                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1127020500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        91.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      1891.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000103206500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                3873                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                 75                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        1895                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                         91                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      1895                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                       91                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      27.36                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  1895                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                   91                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     652                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     589                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     433                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     220                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     352.400000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    322.818338                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    180.630285                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223            1     20.00%     20.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287            2     40.00%     60.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351            1     20.00%     80.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-671            1     20.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                5    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  121280                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 5824                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              926455703.45472956                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              44489429.55903978                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     127093000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      63994.46                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       121024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         5120                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1955579.321276474046                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 924500124.133453011513                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 39111586.425529479980                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         1891                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks           91                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst        75000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     50484250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   1394541000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     18750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26697.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  15324626.37                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       121024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         121280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         5824                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         5824                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         1891                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            1895                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           91                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             91                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1955579                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      924500124                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         926455703                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1955579                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1955579                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     44489430                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         44489430                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     44489430                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1955579                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     924500124                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        970945133                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1895                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                  80                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          118                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                15028000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               9475000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           50559250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7930.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26680.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1722                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 56                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.87                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           70.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          208                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   623.076923                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   413.968392                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   415.302734                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           27     12.98%     12.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           43     20.67%     33.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           11      5.29%     38.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511            4      1.92%     40.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            9      4.33%     45.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            8      3.85%     49.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            8      3.85%     52.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      0.96%     53.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           96     46.15%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          208                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                121280                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               5120                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              926.455703                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               39.111586                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    7.54                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.24                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.31                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1127020500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          892500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          470580                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        6625920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        208800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 10448880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     45982470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     14229120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      78858270                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   602.396883                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     36397250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      4420000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     97075750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          763980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          406065                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        7504140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        302760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 10448880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     31038780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     26813280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      77277885                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   590.324351                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     69438500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      4420000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     64034500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1127020500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1895                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            91                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1784                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1895                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         5665                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    5665                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       127104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   127104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1895                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1895    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1895                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1127020500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             4483000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            9893750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3770                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1875                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              10816                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         1557                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean            6                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            11219                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq              5                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         10813                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           17                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        32433                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  32450                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       785664                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  786432                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            1966                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      5824                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             12784                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.009778                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.098402                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   12659     99.02%     99.02% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     125      0.98%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               12784                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1127020500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           12289000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy              9000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          16215000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         21634                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        10816                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             125                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          125                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000020                       # Number of seconds simulated (Second)
simTicks                                     20097500                       # Number of ticks simulated (Tick)
finalTick                                  1147118000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.09                       # Real time elapsed on the host (Second)
hostTickRate                                227752806                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681156                       # Number of bytes of host memory used (Byte)
simInsts                                      2149967                       # Number of instructions simulated (Count)
simOps                                        2466103                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 24330626                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   27903052                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            40195                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           19490                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      227                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          17290                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     36                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 7756                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              4651                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  77                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               24308                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.711288                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.598301                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     18443     75.87%     75.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      1851      7.61%     83.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1329      5.47%     88.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       732      3.01%     91.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       615      2.53%     94.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       494      2.03%     96.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       443      1.82%     98.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       211      0.87%     99.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       190      0.78%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 24308                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     110     20.95%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     20.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    242     46.10%     67.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   173     32.95%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          285      1.65%      1.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         10955     63.36%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           34      0.20%     65.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            16      0.09%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.08%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4087     23.64%     89.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         1900     10.99%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          17290                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.430153                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 525                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.030364                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    58826                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   27133                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           15860                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      629                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     346                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             280                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       17186                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         344                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             16967                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          3977                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       329                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  70                       # Number of nop insts executed (Count)
system.cpu.numRefs                               5852                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           2947                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         1875                       # Number of stores executed (Count)
system.cpu.numRate                           0.422117                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             168                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           15887                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10091                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12037                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               3.983252                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          3.983252                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.251051                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.251051                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      17677                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11315                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        280                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2709                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2781                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2218                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      148                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4368                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2085                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          556                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          237                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    4840                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3322                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               367                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1776                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  222                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1470                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.827703                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     389                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 12                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             603                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 21                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              582                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           86                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            7819                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             150                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               487                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        22842                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.527537                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.609606                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           19270     84.36%     84.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1346      5.89%     90.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             577      2.53%     92.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             266      1.16%     93.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             375      1.64%     95.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             150      0.66%     96.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             127      0.56%     96.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             108      0.47%     97.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             623      2.73%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        22842                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10104                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12050                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4210                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2650                       # Number of loads committed (Count)
system.cpu.commit.amos                             74                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          74                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2190                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11243                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   197                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           74      0.61%      0.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7714     64.02%     64.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2650     21.99%     87.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1560     12.95%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12050                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           623                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4378                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4378                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4378                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4378                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          807                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             807                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          807                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            807                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     39925994                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     39925994                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     39925994                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     39925994                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5185                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5185                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5185                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5185                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.155641                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.155641                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.155641                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.155641                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 49474.589839                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 49474.589839                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 49474.589839                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 49474.589839                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1160                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           47                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      24.680851                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           42                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                42                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          469                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           469                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          469                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          469                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          338                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          338                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          338                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          338                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     16390999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     16390999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     16390999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     16390999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.065188                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.065188                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.065188                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.065188                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 48494.079882                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 48494.079882                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 48494.079882                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 48494.079882                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    345                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         2992                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            2992                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          707                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           707                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     38139500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     38139500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3699                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3699                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.191133                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.191133                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 53945.544554                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 53945.544554                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          395                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          395                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          312                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          312                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     15698500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     15698500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.084347                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.084347                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 50315.705128                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 50315.705128                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           71                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              71                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       112000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       112000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.040541                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.040541                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 37333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 37333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       109000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       109000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.040541                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.040541                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 36333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 36333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1386                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1386                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          100                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          100                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      1786494                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      1786494                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1486                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1486                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.067295                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.067295                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 17864.940000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 17864.940000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           74                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           74                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           26                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           26                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       692499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       692499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.017497                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.017497                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 26634.576923                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 26634.576923                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     20097500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                17412                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1369                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              12.718773                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          128                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          888                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21381                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21381                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     20097500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     7286                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 12665                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3476                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   375                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    506                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1382                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    88                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  21638                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   297                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               7437                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          20937                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        4840                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               1880                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         14691                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1180                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  211                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1379                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      2732                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   225                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              24308                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.993294                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.362506                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    19883     81.80%     81.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      371      1.53%     83.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      428      1.76%     85.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      405      1.67%     86.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      417      1.72%     88.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      535      2.20%     90.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      270      1.11%     91.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      252      1.04%     92.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1747      7.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                24308                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.120413                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.520886                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2447                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2447                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2447                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2447                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          285                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             285                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          285                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            285                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     20882500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     20882500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     20882500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     20882500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         2732                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          2732                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         2732                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         2732                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.104319                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.104319                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.104319                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.104319                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 73271.929825                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 73271.929825                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 73271.929825                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 73271.929825                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          224                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            112                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          221                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               221                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           63                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            63                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           63                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           63                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          222                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          222                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          222                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          222                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     16065000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     16065000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     16065000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     16065000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.081259                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.081259                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.081259                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.081259                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 72364.864865                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 72364.864865                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 72364.864865                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 72364.864865                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    221                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2447                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2447                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          285                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           285                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     20882500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     20882500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         2732                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         2732                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.104319                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.104319                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 73271.929825                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 73271.929825                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           63                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           63                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          222                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          222                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     16065000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     16065000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.081259                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.081259                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 72364.864865                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 72364.864865                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     20097500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               159636                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                477                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             334.666667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          100                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           79                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              11149                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             11149                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     20097500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       506                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       4387                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      599                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  19787                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   84                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4368                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2085                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   227                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        39                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      524                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             89                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          484                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  573                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    16474                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   16140                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8550                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14390                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.401542                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.594163                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         136                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1730                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   6                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    539                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   46                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     38                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             22.852075                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            53.477034                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2165     81.70%     81.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   21      0.79%     82.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  162      6.11%     88.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   26      0.98%     89.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    5      0.19%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.08%     89.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    2      0.08%     89.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    3      0.11%     90.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  2      0.08%     90.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 15      0.57%     90.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 53      2.00%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 15      0.57%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  6      0.23%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 63      2.38%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 10      0.38%     96.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 19      0.72%     96.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 58      2.19%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  7      0.26%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  7      0.26%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  6      0.23%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.04%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                2      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              436                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     20097500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     20097500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     20097500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     20097500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     20097500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    506                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     7553                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    5717                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           5740                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3517                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  1275                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  20874                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    17                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    428                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    428                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    297                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               19260                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       28024                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    21864                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      231                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11195                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     8122                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      36                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   8                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1789                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            41893                       # The number of ROB reads (Count)
system.cpu.rob.writes                           41130                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10091                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12037                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     38                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                    180                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       218                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    38                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                   180                       # number of overall hits (Count)
system.l2.overallHits::total                      218                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  184                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  162                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     346                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 184                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 162                       # number of overall misses (Count)
system.l2.overallMisses::total                    346                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        15296000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        14008000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           29304000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       15296000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       14008000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          29304000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                222                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                342                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   564                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               222                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               342                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  564                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.828829                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.473684                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.613475                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.828829                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.473684                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.613475                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 83130.434783                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 86469.135802                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    84693.641618                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 83130.434783                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 86469.135802                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   84693.641618                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   45                       # number of writebacks (Count)
system.l2.writebacks::total                        45                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              184                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              162                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 346                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             184                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             162                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                346                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     13466000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     12388000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       25854000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     13466000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     12388000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      25854000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.828829                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.473684                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.613475                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.828829                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.473684                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.613475                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 73184.782609                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 76469.135802                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 74722.543353                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 73184.782609                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 76469.135802                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 74722.543353                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            412                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst              38                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 38                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           184                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              184                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     15296000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     15296000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          222                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            222                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.828829                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.828829                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 83130.434783                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 83130.434783                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          184                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          184                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     13466000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     13466000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.828829                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.828829                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 73184.782609                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 73184.782609                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 23                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    23                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                6                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   6                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       504500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         504500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             29                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                29                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.206897                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.206897                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 84083.333333                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 84083.333333                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            6                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               6                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       444500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       444500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.206897                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.206897                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 74083.333333                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 74083.333333                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            157                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               157                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          156                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             156                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     13503500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     13503500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          313                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           313                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.498403                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.498403                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 86560.897436                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 86560.897436                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          156                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          156                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     11943500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     11943500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.498403                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.498403                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 76560.897436                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 76560.897436                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          221                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              221                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          221                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          221                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           42                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               42                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           42                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           42                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     20097500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        28186                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4508                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       6.252440                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     151.738476                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       537.447097                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3406.814427                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.037046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.131213                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.831742                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  202                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  563                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3303                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   28                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9452                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9452                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     20097500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        45.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       183.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       157.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000238126000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                 707                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                 47                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         345                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                         45                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       345                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                       45                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.24                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   345                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                   45                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     196                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     100                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     153.666667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    151.297194                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     33.501244                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::120-127            1     33.33%     33.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-151            1     33.33%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::184-191            1     33.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.666667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.640671                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.154701                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                2     66.67%     66.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                1     33.33%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   22080                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 2880                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1098644109.96392584                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              143301405.64746860                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      23897500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      61275.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        11712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        10048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         3200                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 582759049.633038997650                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 499962681.925612688065                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 159223784.052742898464                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          183                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          162                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks           45                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      5930250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data      5741500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   2517290750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     32405.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     35441.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  55939794.44                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        11712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        10368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          22080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        11712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        11712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         2880                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         2880                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          183                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          162                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             345                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           45                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             45                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      582759050                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      515885060                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1098644110                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    582759050                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     582759050                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    143301406                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        143301406                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    143301406                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     582759050                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     515885060                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1241945516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  340                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                  50                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 5296750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               1700000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           11671750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15578.68                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34328.68                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 210                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 38                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            61.76                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           76.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          131                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   174.412214                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   121.595932                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   174.108493                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127           69     52.67%     52.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191           20     15.27%     67.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255           10      7.63%     75.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319            7      5.34%     80.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383            7      5.34%     86.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447            3      2.29%     88.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511            5      3.82%     92.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639            3      2.29%     94.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            5      3.82%     98.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831            1      0.76%     99.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            1      0.76%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          131                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 21760                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               3200                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1082.721732                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              159.223784                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    9.70                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.46                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.24                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               63.59                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     20097500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          528360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          258060                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1099560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        114840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy      8961540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       170880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      12977160                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   645.710163                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       361500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     18956000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          485520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          239085                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1328040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        146160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy      8989470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy       147360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      13179555                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   655.780819                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       301000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     19016500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     20097500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 339                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            45                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               334                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  6                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 6                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            339                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1069                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1069                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        24960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    24960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                345                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      345    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  345                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     20097500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              989000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            1849250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            724                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          379                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                537                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty           87                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          221                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              670                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                29                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               29                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            222                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           313                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          664                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1032                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1696                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        24768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   53056                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             412                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      2880                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples               976                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.033811                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.180836                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                     943     96.62%     96.62% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      33      3.38%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                 976                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     20097500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             828000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            331500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            517500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1130                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          566                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              33                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           33                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
