// Seed: 811524131
module module_0;
  logic [1 : -1] id_1;
  ;
  assign module_1.id_20 = 0;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input tri1 id_2,
    input tri id_3,
    input supply0 id_4,
    input uwire id_5,
    input uwire id_6,
    output uwire id_7,
    output tri id_8,
    input supply1 id_9,
    input tri1 id_10,
    output tri id_11,
    output wand id_12,
    output supply0 id_13,
    input wand id_14,
    input wor id_15,
    output wire id_16,
    input wire id_17,
    output supply1 id_18,
    input wor id_19,
    output wor id_20,
    input uwire id_21,
    input uwire id_22,
    input tri id_23,
    input wand id_24,
    output wire id_25,
    input wor id_26,
    output supply0 id_27,
    output supply1 id_28
);
  wire id_30;
  module_0 modCall_1 ();
endmodule
