(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h20):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire3;
  input wire [(4'h9):(1'h0)] wire2;
  input wire [(3'h6):(1'h0)] wire1;
  input wire [(2'h3):(1'h0)] wire0;
  wire signed [(2'h3):(1'h0)] wire8;
  wire [(2'h3):(1'h0)] wire7;
  wire signed [(3'h6):(1'h0)] wire6;
  wire signed [(4'ha):(1'h0)] wire5;
  wire signed [(3'h4):(1'h0)] wire4;
  reg signed [(3'h5):(1'h0)] reg9 = (1'h0);
  assign y = {wire8, wire7, wire6, wire5, wire4, reg9, (1'h0)};
  assign wire4 = $signed($signed($unsigned(wire1)));
  assign wire5 = (~(~|(!(wire0 >>> wire0))));
  assign wire6 = $signed(wire5[(3'h7):(1'h0)]);
  assign wire7 = $unsigned($signed($signed((wire5 && (8'hae)))));
  assign wire8 = ((wire6[(1'h0):(1'h0)] ?
                         $signed(wire7[(2'h2):(1'h0)]) : (wire5 >> $unsigned((8'ha9)))) ?
                     $signed((~(wire2 ? wire7 : wire2))) : ({wire5} ?
                         wire5[(3'h5):(2'h2)] : (((8'ha0) ?
                             wire6 : wire0) >>> ((8'h9e) << wire5))));
  always
    @(posedge clk) begin
      reg9 <= $unsigned(((+(&wire0)) ?
          wire7 : $unsigned((wire3 ? wire8 : wire1))));
    end
endmodule