#! /home/abrka/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-516-g615a01c6c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/abrka/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/abrka/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/abrka/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/abrka/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/abrka/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x55555687c6d0 .scope module, "tb_top" "tb_top" 2 3;
 .timescale 0 0;
P_0x555556830670 .param/l "CLK_PERIOD" 1 2 50, +C4<00000000000000000000000000001010>;
v0x5555568bad20_0 .var "clk", 0 0;
L_0x7f30483fa060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555568bade0_0 .net "cpu_i_exec", 0 0, L_0x7f30483fa060;  1 drivers
v0x5555568baea0_0 .net "cpu_o_fin", 0 0, v0x5555568ae620_0;  1 drivers
v0x5555568bafa0_0 .net "mem_i_addr", 31 0, v0x5555568ae460_0;  1 drivers
v0x5555568bb090_0 .net "mem_i_data", 31 0, v0x5555568ae540_0;  1 drivers
v0x5555568bb1d0_0 .net "mem_i_exec", 0 0, v0x5555568ae6e0_0;  1 drivers
v0x5555568bb2c0_0 .net "mem_i_sel", 2 0, v0x5555568ae7a0_0;  1 drivers
v0x5555568bb3b0_0 .net "mem_i_we", 0 0, v0x5555568aec90_0;  1 drivers
v0x5555568bb4a0_0 .net "mem_o_busy", 0 0, v0x5555568ba790_0;  1 drivers
v0x5555568bb540_0 .net "mem_o_data", 31 0, v0x5555568ba860_0;  1 drivers
v0x5555568bb630_0 .net "mem_o_fin", 0 0, v0x5555568ba930_0;  1 drivers
v0x5555568bb720_0 .var "reset", 0 0;
S_0x55555687b2b0 .scope module, "u_cpu" "cpu" 2 33, 3 1 0, S_0x55555687c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_exec";
    .port_info 3 /INPUT 1 "i_fin";
    .port_info 4 /INPUT 1 "i_busy";
    .port_info 5 /INPUT 32 "i_data";
    .port_info 6 /OUTPUT 32 "o_data";
    .port_info 7 /OUTPUT 32 "o_addr";
    .port_info 8 /OUTPUT 1 "o_we";
    .port_info 9 /OUTPUT 3 "o_sel";
    .port_info 10 /OUTPUT 1 "o_mem_exec";
    .port_info 11 /OUTPUT 1 "o_fin";
P_0x5555567bed10 .param/l "S_END_MEM_READ" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x5555567bed50 .param/l "S_END_MEM_READ_INSTR" 0 3 21, +C4<00000000000000000000000000000100>;
P_0x5555567bed90 .param/l "S_END_MEM_WRITE_INSTR" 0 3 22, +C4<00000000000000000000000000000101>;
P_0x5555567bedd0 .param/l "S_EXEC" 0 3 20, +C4<00000000000000000000000000000011>;
P_0x5555567bee10 .param/l "S_IDLE" 0 3 17, +C4<00000000000000000000000000000000>;
P_0x5555567bee50 .param/l "S_INC" 0 3 23, +C4<00000000000000000000000000000110>;
P_0x5555567bee90 .param/l "S_REQ_MEM_READ" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x5555568cf890 .functor OR 1, L_0x5555568d1260, L_0x5555568d1790, C4<0>, C4<0>;
L_0x5555568d1bc0 .functor BUFZ 32, L_0x5555568d19a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555568d2280 .functor BUFZ 1, L_0x5555568d2040, C4<0>, C4<0>, C4<0>;
L_0x5555568d2390 .functor BUFZ 1, L_0x5555568d2040, C4<0>, C4<0>, C4<0>;
L_0x5555568d2450 .functor BUFZ 3, L_0x5555568d0eb0, C4<000>, C4<000>, C4<000>;
L_0x5555568d2560 .functor BUFZ 3, L_0x5555568d0d20, C4<000>, C4<000>, C4<000>;
v0x5555568ab120_0 .net *"_ivl_1", 4 0, L_0x5555568beba0;  1 drivers
L_0x7f30483fa378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555568ab220_0 .net/2u *"_ivl_100", 0 0, L_0x7f30483fa378;  1 drivers
v0x5555568ab300_0 .net *"_ivl_103", 0 0, L_0x5555568d1fa0;  1 drivers
L_0x7f30483fa0f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555568ab3c0_0 .net *"_ivl_11", 26 0, L_0x7f30483fa0f0;  1 drivers
v0x5555568ab4a0_0 .net *"_ivl_13", 4 0, L_0x5555568cf0e0;  1 drivers
L_0x7f30483fa138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555568ab580_0 .net *"_ivl_17", 26 0, L_0x7f30483fa138;  1 drivers
v0x5555568ab660_0 .net *"_ivl_19", 6 0, L_0x5555568cf380;  1 drivers
v0x5555568ab740_0 .net *"_ivl_21", 4 0, L_0x5555568cf420;  1 drivers
v0x5555568ab820_0 .net *"_ivl_22", 11 0, L_0x5555568cf510;  1 drivers
v0x5555568ab900_0 .net *"_ivl_27", 11 0, L_0x5555568cf750;  1 drivers
v0x5555568ab9e0_0 .net *"_ivl_31", 0 0, L_0x5555568cf900;  1 drivers
v0x5555568abac0_0 .net *"_ivl_33", 7 0, L_0x5555568cf9a0;  1 drivers
v0x5555568abba0_0 .net *"_ivl_35", 0 0, L_0x5555568cfc00;  1 drivers
v0x5555568abc80_0 .net *"_ivl_37", 9 0, L_0x5555568cfcd0;  1 drivers
L_0x7f30483fa180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555568abd60_0 .net/2u *"_ivl_38", 0 0, L_0x7f30483fa180;  1 drivers
v0x5555568abe40_0 .net *"_ivl_40", 20 0, L_0x5555568cfe60;  1 drivers
v0x5555568abf20_0 .net *"_ivl_45", 0 0, L_0x5555568d0250;  1 drivers
v0x5555568ac000_0 .net *"_ivl_47", 0 0, L_0x5555568d02f0;  1 drivers
v0x5555568ac0e0_0 .net *"_ivl_49", 5 0, L_0x5555568d01b0;  1 drivers
L_0x7f30483fa0a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555568ac1c0_0 .net *"_ivl_5", 26 0, L_0x7f30483fa0a8;  1 drivers
v0x5555568ac2a0_0 .net *"_ivl_51", 3 0, L_0x5555568d0440;  1 drivers
L_0x7f30483fa1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555568ac380_0 .net/2u *"_ivl_52", 0 0, L_0x7f30483fa1c8;  1 drivers
v0x5555568ac460_0 .net *"_ivl_54", 12 0, L_0x5555568d05a0;  1 drivers
v0x5555568ac540_0 .net *"_ivl_59", 19 0, L_0x5555568d09c0;  1 drivers
L_0x7f30483fa210 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555568ac620_0 .net/2u *"_ivl_60", 11 0, L_0x7f30483fa210;  1 drivers
v0x5555568ac700_0 .net *"_ivl_7", 4 0, L_0x5555568cee50;  1 drivers
v0x5555568ac7e0_0 .net *"_ivl_71", 6 0, L_0x5555568d0f50;  1 drivers
v0x5555568ac8c0_0 .net *"_ivl_72", 31 0, L_0x5555568d10f0;  1 drivers
L_0x7f30483fa258 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555568ac9a0_0 .net *"_ivl_75", 24 0, L_0x7f30483fa258;  1 drivers
L_0x7f30483fa2a0 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x5555568aca80_0 .net/2u *"_ivl_76", 31 0, L_0x7f30483fa2a0;  1 drivers
v0x5555568acb60_0 .net *"_ivl_81", 6 0, L_0x5555568d1490;  1 drivers
v0x5555568acc40_0 .net *"_ivl_82", 31 0, L_0x5555568d1530;  1 drivers
L_0x7f30483fa2e8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555568acd20_0 .net *"_ivl_85", 24 0, L_0x7f30483fa2e8;  1 drivers
L_0x7f30483fa330 .functor BUFT 1, C4<00000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x5555568ad010_0 .net/2u *"_ivl_86", 31 0, L_0x7f30483fa330;  1 drivers
v0x5555568ad0f0_0 .net *"_ivl_92", 31 0, L_0x5555568d19a0;  1 drivers
v0x5555568ad1d0_0 .net *"_ivl_96", 31 0, L_0x5555568d1cd0;  1 drivers
v0x5555568ad2b0_0 .net "alu_i_a", 31 0, L_0x5555568d1bc0;  1 drivers
v0x5555568ad370_0 .net "alu_i_arith_shift", 0 0, L_0x5555568d2390;  1 drivers
v0x5555568ad410_0 .net "alu_i_b", 31 0, L_0x5555568d1dc0;  1 drivers
v0x5555568ad4b0_0 .net "alu_i_branch_op", 2 0, L_0x5555568d2560;  1 drivers
v0x5555568ad550_0 .net "alu_i_op", 2 0, L_0x5555568d2450;  1 drivers
v0x5555568ad5f0_0 .net "alu_i_sub", 0 0, L_0x5555568d2280;  1 drivers
v0x5555568ad690_0 .net "alu_o_will_branch", 0 0, v0x5555568aae30_0;  1 drivers
v0x5555568ad730_0 .net "alu_o_y", 31 0, v0x5555568aaef0_0;  1 drivers
v0x5555568ad800_0 .net "alu_sub_or_arith_shift", 0 0, L_0x5555568d2040;  1 drivers
v0x5555568ad8a0_0 .net "branch_instr_offset", 31 0, L_0x5555568d0800;  1 drivers
v0x5555568ad940_0 .net "branch_op", 2 0, L_0x5555568d0d20;  1 drivers
v0x5555568ada00_0 .net "i_busy", 0 0, v0x5555568ba790_0;  alias, 1 drivers
v0x5555568adac0_0 .net "i_clk", 0 0, v0x5555568bad20_0;  1 drivers
v0x5555568adb80_0 .net "i_data", 31 0, v0x5555568ba860_0;  alias, 1 drivers
v0x5555568adc60_0 .net "i_exec", 0 0, L_0x7f30483fa060;  alias, 1 drivers
v0x5555568add20_0 .net "i_fin", 0 0, v0x5555568ba930_0;  alias, 1 drivers
v0x5555568adde0_0 .net "i_reset", 0 0, v0x5555568bb720_0;  1 drivers
v0x5555568adea0_0 .var "instr", 31 0;
v0x5555568adf80_0 .net "instr_sel", 2 0, L_0x5555568d0c80;  1 drivers
v0x5555568ae060_0 .net "is_alu_imm_instr", 0 0, L_0x5555568d1260;  1 drivers
v0x5555568ae120_0 .net "is_alu_instr", 0 0, L_0x5555568cf890;  1 drivers
v0x5555568ae1e0_0 .net "is_alu_reg_instr", 0 0, L_0x5555568d1790;  1 drivers
v0x5555568ae2a0_0 .net "jalr_instr_offset", 31 0, L_0x5555568d00c0;  1 drivers
v0x5555568ae380_0 .net "load_instr_offset", 31 0, L_0x5555568cf7f0;  1 drivers
v0x5555568ae460_0 .var "o_addr", 31 0;
v0x5555568ae540_0 .var "o_data", 31 0;
v0x5555568ae620_0 .var "o_fin", 0 0;
v0x5555568ae6e0_0 .var "o_mem_exec", 0 0;
v0x5555568ae7a0_0 .var "o_sel", 2 0;
v0x5555568aec90_0 .var "o_we", 0 0;
v0x5555568aed50_0 .net "op", 2 0, L_0x5555568d0eb0;  1 drivers
v0x5555568aee30_0 .var "pc", 31 0;
v0x5555568aef10_0 .var/i "r_state", 31 0;
v0x5555568aeff0_0 .net "rd", 31 0, L_0x5555568cf180;  1 drivers
v0x5555568af0d0 .array "reg_file", 31 0, 31 0;
v0x5555568af590_0 .net "rs1", 31 0, L_0x5555568beca0;  1 drivers
v0x5555568af670_0 .net "rs2", 31 0, L_0x5555568cef70;  1 drivers
v0x5555568af750_0 .net "store_instr_offset", 31 0, L_0x5555568cf600;  1 drivers
v0x5555568af830_0 .net "u_instr_offset", 31 0, L_0x5555568d0a60;  1 drivers
E_0x55555682f9e0 .event posedge, v0x5555568adac0_0;
L_0x5555568beba0 .part v0x5555568adea0_0, 15, 5;
L_0x5555568beca0 .concat [ 5 27 0 0], L_0x5555568beba0, L_0x7f30483fa0a8;
L_0x5555568cee50 .part v0x5555568adea0_0, 20, 5;
L_0x5555568cef70 .concat [ 5 27 0 0], L_0x5555568cee50, L_0x7f30483fa0f0;
L_0x5555568cf0e0 .part v0x5555568adea0_0, 7, 5;
L_0x5555568cf180 .concat [ 5 27 0 0], L_0x5555568cf0e0, L_0x7f30483fa138;
L_0x5555568cf380 .part v0x5555568adea0_0, 25, 7;
L_0x5555568cf420 .part v0x5555568adea0_0, 7, 5;
L_0x5555568cf510 .concat [ 5 7 0 0], L_0x5555568cf420, L_0x5555568cf380;
L_0x5555568cf600 .extend/s 32, L_0x5555568cf510;
L_0x5555568cf750 .part v0x5555568adea0_0, 20, 12;
L_0x5555568cf7f0 .extend/s 32, L_0x5555568cf750;
L_0x5555568cf900 .part v0x5555568adea0_0, 31, 1;
L_0x5555568cf9a0 .part v0x5555568adea0_0, 12, 8;
L_0x5555568cfc00 .part v0x5555568adea0_0, 20, 1;
L_0x5555568cfcd0 .part v0x5555568adea0_0, 21, 10;
LS_0x5555568cfe60_0_0 .concat [ 1 10 1 8], L_0x7f30483fa180, L_0x5555568cfcd0, L_0x5555568cfc00, L_0x5555568cf9a0;
LS_0x5555568cfe60_0_4 .concat [ 1 0 0 0], L_0x5555568cf900;
L_0x5555568cfe60 .concat [ 20 1 0 0], LS_0x5555568cfe60_0_0, LS_0x5555568cfe60_0_4;
L_0x5555568d00c0 .extend/s 32, L_0x5555568cfe60;
L_0x5555568d0250 .part v0x5555568adea0_0, 31, 1;
L_0x5555568d02f0 .part v0x5555568adea0_0, 7, 1;
L_0x5555568d01b0 .part v0x5555568adea0_0, 25, 6;
L_0x5555568d0440 .part v0x5555568adea0_0, 8, 4;
LS_0x5555568d05a0_0_0 .concat [ 1 4 6 1], L_0x7f30483fa1c8, L_0x5555568d0440, L_0x5555568d01b0, L_0x5555568d02f0;
LS_0x5555568d05a0_0_4 .concat [ 1 0 0 0], L_0x5555568d0250;
L_0x5555568d05a0 .concat [ 12 1 0 0], LS_0x5555568d05a0_0_0, LS_0x5555568d05a0_0_4;
L_0x5555568d0800 .extend/s 32, L_0x5555568d05a0;
L_0x5555568d09c0 .part v0x5555568adea0_0, 12, 20;
L_0x5555568d0a60 .concat [ 12 20 0 0], L_0x7f30483fa210, L_0x5555568d09c0;
L_0x5555568d0c80 .part v0x5555568adea0_0, 12, 3;
L_0x5555568d0d20 .part v0x5555568adea0_0, 12, 3;
L_0x5555568d0eb0 .part v0x5555568adea0_0, 12, 3;
L_0x5555568d0f50 .part v0x5555568adea0_0, 0, 7;
L_0x5555568d10f0 .concat [ 7 25 0 0], L_0x5555568d0f50, L_0x7f30483fa258;
L_0x5555568d1260 .cmp/eq 32, L_0x5555568d10f0, L_0x7f30483fa2a0;
L_0x5555568d1490 .part v0x5555568adea0_0, 0, 7;
L_0x5555568d1530 .concat [ 7 25 0 0], L_0x5555568d1490, L_0x7f30483fa2e8;
L_0x5555568d1790 .cmp/eq 32, L_0x5555568d1530, L_0x7f30483fa330;
L_0x5555568d19a0 .array/port v0x5555568af0d0, L_0x5555568beca0;
L_0x5555568d1cd0 .array/port v0x5555568af0d0, L_0x5555568cef70;
L_0x5555568d1dc0 .functor MUXZ 32, L_0x5555568d1cd0, L_0x5555568cf7f0, L_0x5555568d1260, C4<>;
L_0x5555568d1fa0 .part v0x5555568adea0_0, 30, 1;
L_0x5555568d2040 .functor MUXZ 1, L_0x5555568d1fa0, L_0x7f30483fa378, L_0x5555568d1260, C4<>;
S_0x55555687f2f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555567f6ac0 .param/l "idx" 1 3 80, +C4<00>;
v0x5555568af0d0_0 .array/port v0x5555568af0d0, 0;
L_0x5555568bd230 .functor BUFZ 32, v0x5555568af0d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555567fce40_0 .net "reg_file_tmp", 31 0, L_0x5555568bd230;  1 drivers
S_0x5555568a35e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a3800 .param/l "idx" 1 3 80, +C4<01>;
v0x5555568af0d0_1 .array/port v0x5555568af0d0, 1;
L_0x5555568bd2a0 .functor BUFZ 32, v0x5555568af0d0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555567fccd0_0 .net "reg_file_tmp", 31 0, L_0x5555568bd2a0;  1 drivers
S_0x5555568a3900 .scope generate, "genblk1[2]" "genblk1[2]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a3b00 .param/l "idx" 1 3 80, +C4<010>;
v0x5555568af0d0_2 .array/port v0x5555568af0d0, 2;
L_0x5555568bd340 .functor BUFZ 32, v0x5555568af0d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555567fd120_0 .net "reg_file_tmp", 31 0, L_0x5555568bd340;  1 drivers
S_0x5555568a3c00 .scope generate, "genblk1[3]" "genblk1[3]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a3e00 .param/l "idx" 1 3 80, +C4<011>;
v0x5555568af0d0_3 .array/port v0x5555568af0d0, 3;
L_0x5555568bd410 .functor BUFZ 32, v0x5555568af0d0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555567fd400_0 .net "reg_file_tmp", 31 0, L_0x5555568bd410;  1 drivers
S_0x5555568a3f20 .scope generate, "genblk1[4]" "genblk1[4]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a4170 .param/l "idx" 1 3 80, +C4<0100>;
v0x5555568af0d0_4 .array/port v0x5555568af0d0, 4;
L_0x5555568bd4e0 .functor BUFZ 32, v0x5555568af0d0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555567fd290_0 .net "reg_file_tmp", 31 0, L_0x5555568bd4e0;  1 drivers
S_0x5555568a4290 .scope generate, "genblk1[5]" "genblk1[5]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a4490 .param/l "idx" 1 3 80, +C4<0101>;
v0x5555568af0d0_5 .array/port v0x5555568af0d0, 5;
L_0x5555568bd5b0 .functor BUFZ 32, v0x5555568af0d0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555567fcfb0_0 .net "reg_file_tmp", 31 0, L_0x5555568bd5b0;  1 drivers
S_0x5555568a45b0 .scope generate, "genblk1[6]" "genblk1[6]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a47b0 .param/l "idx" 1 3 80, +C4<0110>;
v0x5555568af0d0_6 .array/port v0x5555568af0d0, 6;
L_0x5555568bd680 .functor BUFZ 32, v0x5555568af0d0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556862fa0_0 .net "reg_file_tmp", 31 0, L_0x5555568bd680;  1 drivers
S_0x5555568a48d0 .scope generate, "genblk1[7]" "genblk1[7]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a4ad0 .param/l "idx" 1 3 80, +C4<0111>;
v0x5555568af0d0_7 .array/port v0x5555568af0d0, 7;
L_0x5555568bd750 .functor BUFZ 32, v0x5555568af0d0_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a4bb0_0 .net "reg_file_tmp", 31 0, L_0x5555568bd750;  1 drivers
S_0x5555568a4c90 .scope generate, "genblk1[8]" "genblk1[8]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a4120 .param/l "idx" 1 3 80, +C4<01000>;
v0x5555568af0d0_8 .array/port v0x5555568af0d0, 8;
L_0x5555568bd820 .functor BUFZ 32, v0x5555568af0d0_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a4f20_0 .net "reg_file_tmp", 31 0, L_0x5555568bd820;  1 drivers
S_0x5555568a5000 .scope generate, "genblk1[9]" "genblk1[9]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a5200 .param/l "idx" 1 3 80, +C4<01001>;
v0x5555568af0d0_9 .array/port v0x5555568af0d0, 9;
L_0x5555568bd8f0 .functor BUFZ 32, v0x5555568af0d0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a52e0_0 .net "reg_file_tmp", 31 0, L_0x5555568bd8f0;  1 drivers
S_0x5555568a53c0 .scope generate, "genblk1[10]" "genblk1[10]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a55c0 .param/l "idx" 1 3 80, +C4<01010>;
v0x5555568af0d0_10 .array/port v0x5555568af0d0, 10;
L_0x5555568bd9c0 .functor BUFZ 32, v0x5555568af0d0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a56a0_0 .net "reg_file_tmp", 31 0, L_0x5555568bd9c0;  1 drivers
S_0x5555568a5780 .scope generate, "genblk1[11]" "genblk1[11]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a5980 .param/l "idx" 1 3 80, +C4<01011>;
v0x5555568af0d0_11 .array/port v0x5555568af0d0, 11;
L_0x5555568bda90 .functor BUFZ 32, v0x5555568af0d0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a5a60_0 .net "reg_file_tmp", 31 0, L_0x5555568bda90;  1 drivers
S_0x5555568a5b40 .scope generate, "genblk1[12]" "genblk1[12]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a5d40 .param/l "idx" 1 3 80, +C4<01100>;
v0x5555568af0d0_12 .array/port v0x5555568af0d0, 12;
L_0x5555568bdb60 .functor BUFZ 32, v0x5555568af0d0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a5e20_0 .net "reg_file_tmp", 31 0, L_0x5555568bdb60;  1 drivers
S_0x5555568a5f00 .scope generate, "genblk1[13]" "genblk1[13]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a6100 .param/l "idx" 1 3 80, +C4<01101>;
v0x5555568af0d0_13 .array/port v0x5555568af0d0, 13;
L_0x5555568bdc30 .functor BUFZ 32, v0x5555568af0d0_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a61e0_0 .net "reg_file_tmp", 31 0, L_0x5555568bdc30;  1 drivers
S_0x5555568a62c0 .scope generate, "genblk1[14]" "genblk1[14]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a64c0 .param/l "idx" 1 3 80, +C4<01110>;
v0x5555568af0d0_14 .array/port v0x5555568af0d0, 14;
L_0x5555568bdd00 .functor BUFZ 32, v0x5555568af0d0_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a65a0_0 .net "reg_file_tmp", 31 0, L_0x5555568bdd00;  1 drivers
S_0x5555568a6680 .scope generate, "genblk1[15]" "genblk1[15]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a6880 .param/l "idx" 1 3 80, +C4<01111>;
v0x5555568af0d0_15 .array/port v0x5555568af0d0, 15;
L_0x5555568bddd0 .functor BUFZ 32, v0x5555568af0d0_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a6960_0 .net "reg_file_tmp", 31 0, L_0x5555568bddd0;  1 drivers
S_0x5555568a6a40 .scope generate, "genblk1[16]" "genblk1[16]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a6c40 .param/l "idx" 1 3 80, +C4<010000>;
v0x5555568af0d0_16 .array/port v0x5555568af0d0, 16;
L_0x5555568bdea0 .functor BUFZ 32, v0x5555568af0d0_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a6d20_0 .net "reg_file_tmp", 31 0, L_0x5555568bdea0;  1 drivers
S_0x5555568a6e00 .scope generate, "genblk1[17]" "genblk1[17]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a7000 .param/l "idx" 1 3 80, +C4<010001>;
v0x5555568af0d0_17 .array/port v0x5555568af0d0, 17;
L_0x5555568bdf70 .functor BUFZ 32, v0x5555568af0d0_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a70e0_0 .net "reg_file_tmp", 31 0, L_0x5555568bdf70;  1 drivers
S_0x5555568a71c0 .scope generate, "genblk1[18]" "genblk1[18]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a73c0 .param/l "idx" 1 3 80, +C4<010010>;
v0x5555568af0d0_18 .array/port v0x5555568af0d0, 18;
L_0x5555568be040 .functor BUFZ 32, v0x5555568af0d0_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a74a0_0 .net "reg_file_tmp", 31 0, L_0x5555568be040;  1 drivers
S_0x5555568a7580 .scope generate, "genblk1[19]" "genblk1[19]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a7780 .param/l "idx" 1 3 80, +C4<010011>;
v0x5555568af0d0_19 .array/port v0x5555568af0d0, 19;
L_0x5555568be110 .functor BUFZ 32, v0x5555568af0d0_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a7860_0 .net "reg_file_tmp", 31 0, L_0x5555568be110;  1 drivers
S_0x5555568a7940 .scope generate, "genblk1[20]" "genblk1[20]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a7b40 .param/l "idx" 1 3 80, +C4<010100>;
v0x5555568af0d0_20 .array/port v0x5555568af0d0, 20;
L_0x5555568be1e0 .functor BUFZ 32, v0x5555568af0d0_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a7c20_0 .net "reg_file_tmp", 31 0, L_0x5555568be1e0;  1 drivers
S_0x5555568a7d00 .scope generate, "genblk1[21]" "genblk1[21]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a7f00 .param/l "idx" 1 3 80, +C4<010101>;
v0x5555568af0d0_21 .array/port v0x5555568af0d0, 21;
L_0x5555568be2b0 .functor BUFZ 32, v0x5555568af0d0_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a7fe0_0 .net "reg_file_tmp", 31 0, L_0x5555568be2b0;  1 drivers
S_0x5555568a80c0 .scope generate, "genblk1[22]" "genblk1[22]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a82c0 .param/l "idx" 1 3 80, +C4<010110>;
v0x5555568af0d0_22 .array/port v0x5555568af0d0, 22;
L_0x5555568be380 .functor BUFZ 32, v0x5555568af0d0_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a83a0_0 .net "reg_file_tmp", 31 0, L_0x5555568be380;  1 drivers
S_0x5555568a8480 .scope generate, "genblk1[23]" "genblk1[23]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a8680 .param/l "idx" 1 3 80, +C4<010111>;
v0x5555568af0d0_23 .array/port v0x5555568af0d0, 23;
L_0x5555568be450 .functor BUFZ 32, v0x5555568af0d0_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a8760_0 .net "reg_file_tmp", 31 0, L_0x5555568be450;  1 drivers
S_0x5555568a8840 .scope generate, "genblk1[24]" "genblk1[24]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a8a40 .param/l "idx" 1 3 80, +C4<011000>;
v0x5555568af0d0_24 .array/port v0x5555568af0d0, 24;
L_0x5555568be520 .functor BUFZ 32, v0x5555568af0d0_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a8b20_0 .net "reg_file_tmp", 31 0, L_0x5555568be520;  1 drivers
S_0x5555568a8c00 .scope generate, "genblk1[25]" "genblk1[25]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a8e00 .param/l "idx" 1 3 80, +C4<011001>;
v0x5555568af0d0_25 .array/port v0x5555568af0d0, 25;
L_0x5555568be5f0 .functor BUFZ 32, v0x5555568af0d0_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a8ee0_0 .net "reg_file_tmp", 31 0, L_0x5555568be5f0;  1 drivers
S_0x5555568a8fc0 .scope generate, "genblk1[26]" "genblk1[26]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a91c0 .param/l "idx" 1 3 80, +C4<011010>;
v0x5555568af0d0_26 .array/port v0x5555568af0d0, 26;
L_0x5555568be6c0 .functor BUFZ 32, v0x5555568af0d0_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a92a0_0 .net "reg_file_tmp", 31 0, L_0x5555568be6c0;  1 drivers
S_0x5555568a9380 .scope generate, "genblk1[27]" "genblk1[27]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a9580 .param/l "idx" 1 3 80, +C4<011011>;
v0x5555568af0d0_27 .array/port v0x5555568af0d0, 27;
L_0x5555568be790 .functor BUFZ 32, v0x5555568af0d0_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a9660_0 .net "reg_file_tmp", 31 0, L_0x5555568be790;  1 drivers
S_0x5555568a9740 .scope generate, "genblk1[28]" "genblk1[28]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a9940 .param/l "idx" 1 3 80, +C4<011100>;
v0x5555568af0d0_28 .array/port v0x5555568af0d0, 28;
L_0x5555568be860 .functor BUFZ 32, v0x5555568af0d0_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a9a20_0 .net "reg_file_tmp", 31 0, L_0x5555568be860;  1 drivers
S_0x5555568a9b00 .scope generate, "genblk1[29]" "genblk1[29]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568a9d00 .param/l "idx" 1 3 80, +C4<011101>;
v0x5555568af0d0_29 .array/port v0x5555568af0d0, 29;
L_0x5555568be930 .functor BUFZ 32, v0x5555568af0d0_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568a9de0_0 .net "reg_file_tmp", 31 0, L_0x5555568be930;  1 drivers
S_0x5555568a9ec0 .scope generate, "genblk1[30]" "genblk1[30]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568aa0c0 .param/l "idx" 1 3 80, +C4<011110>;
v0x5555568af0d0_30 .array/port v0x5555568af0d0, 30;
L_0x5555568bea00 .functor BUFZ 32, v0x5555568af0d0_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568aa1a0_0 .net "reg_file_tmp", 31 0, L_0x5555568bea00;  1 drivers
S_0x5555568aa280 .scope generate, "genblk1[31]" "genblk1[31]" 3 80, 3 80 0, S_0x55555687b2b0;
 .timescale 0 0;
P_0x5555568aa480 .param/l "idx" 1 3 80, +C4<011111>;
v0x5555568af0d0_31 .array/port v0x5555568af0d0, 31;
L_0x5555568bead0 .functor BUFZ 32, v0x5555568af0d0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568aa560_0 .net "reg_file_tmp", 31 0, L_0x5555568bead0;  1 drivers
S_0x5555568aa640 .scope module, "u_alu" "alu" 3 62, 4 1 0, S_0x55555687b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_a";
    .port_info 1 /INPUT 32 "i_b";
    .port_info 2 /OUTPUT 32 "o_y";
    .port_info 3 /INPUT 3 "i_op";
    .port_info 4 /INPUT 1 "i_sub";
    .port_info 5 /INPUT 1 "i_arith_shift";
    .port_info 6 /INPUT 3 "i_branch_op";
    .port_info 7 /OUTPUT 1 "o_will_branch";
v0x5555568aa8e0_0 .net "i_a", 31 0, L_0x5555568d1bc0;  alias, 1 drivers
v0x5555568aa9e0_0 .net "i_arith_shift", 0 0, L_0x5555568d2390;  alias, 1 drivers
v0x5555568aaaa0_0 .net "i_b", 31 0, L_0x5555568d1dc0;  alias, 1 drivers
v0x5555568aab60_0 .net "i_branch_op", 2 0, L_0x5555568d2560;  alias, 1 drivers
v0x5555568aac40_0 .net "i_op", 2 0, L_0x5555568d2450;  alias, 1 drivers
v0x5555568aad70_0 .net "i_sub", 0 0, L_0x5555568d2280;  alias, 1 drivers
v0x5555568aae30_0 .var "o_will_branch", 0 0;
v0x5555568aaef0_0 .var "o_y", 31 0;
E_0x5555567e0dc0 .event anyedge, v0x5555568aab60_0, v0x5555568aa8e0_0, v0x5555568aaaa0_0;
E_0x555556896460/0 .event anyedge, v0x5555568aac40_0, v0x5555568aad70_0, v0x5555568aa8e0_0, v0x5555568aaaa0_0;
E_0x555556896460/1 .event anyedge, v0x5555568aa9e0_0;
E_0x555556896460 .event/or E_0x555556896460/0, E_0x555556896460/1;
S_0x5555568afa90 .scope module, "u_mem" "mem" 2 16, 5 1 0, S_0x55555687c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_exec";
    .port_info 3 /INPUT 32 "i_data";
    .port_info 4 /INPUT 32 "i_addr";
    .port_info 5 /INPUT 1 "i_we";
    .port_info 6 /INPUT 3 "i_sel";
    .port_info 7 /OUTPUT 32 "o_data";
    .port_info 8 /OUTPUT 1 "o_fin";
    .port_info 9 /OUTPUT 1 "o_busy";
P_0x5555568afc40 .param/l "S_IDLE" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5555568afc80 .param/l "S_READ" 0 5 28, +C4<00000000000000000000000000000010>;
P_0x5555568afcc0 .param/l "S_WRITE" 0 5 29, +C4<00000000000000000000000000000011>;
v0x5555568b77b0_0 .net *"_ivl_2", 29 0, L_0x5555568bcf70;  1 drivers
L_0x7f30483fa018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555568b78b0_0 .net *"_ivl_4", 1 0, L_0x7f30483fa018;  1 drivers
v0x5555568b7990_0 .net "i_addr", 31 0, v0x5555568ae460_0;  alias, 1 drivers
v0x5555568b7a60_0 .net "i_clk", 0 0, v0x5555568bad20_0;  alias, 1 drivers
v0x5555568b7b30_0 .net "i_data", 31 0, v0x5555568ae540_0;  alias, 1 drivers
v0x5555568b7c20_0 .net "i_exec", 0 0, v0x5555568ae6e0_0;  alias, 1 drivers
v0x5555568b7cf0_0 .net "i_reset", 0 0, v0x5555568bb720_0;  alias, 1 drivers
v0x5555568b7dc0_0 .net "i_sel", 2 0, v0x5555568ae7a0_0;  alias, 1 drivers
v0x5555568b7e90_0 .net "i_we", 0 0, v0x5555568aec90_0;  alias, 1 drivers
v0x5555568b7f60 .array "mem_array", 255 0, 31 0;
v0x5555568ba790_0 .var "o_busy", 0 0;
v0x5555568ba860_0 .var "o_data", 31 0;
v0x5555568ba930_0 .var "o_fin", 0 0;
v0x5555568baa00_0 .var/i "r_state", 31 0;
v0x5555568baaa0_0 .net "word_addr", 31 0, L_0x5555568bd070;  1 drivers
L_0x5555568bcf70 .part v0x5555568ae460_0, 2, 30;
L_0x5555568bd070 .concat [ 30 2 0 0], L_0x5555568bcf70, L_0x7f30483fa018;
S_0x5555568afe90 .scope generate, "test_mem[0]" "test_mem[0]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b0090 .param/l "idx" 1 5 18, +C4<00>;
v0x5555568b7f60_0 .array/port v0x5555568b7f60, 0;
L_0x555556861670 .functor BUFZ 32, v0x5555568b7f60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b0170_0 .net "tmp_mem_array", 31 0, L_0x555556861670;  1 drivers
S_0x5555568b0250 .scope generate, "test_mem[1]" "test_mem[1]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b0470 .param/l "idx" 1 5 18, +C4<01>;
v0x5555568b7f60_1 .array/port v0x5555568b7f60, 1;
L_0x555556863720 .functor BUFZ 32, v0x5555568b7f60_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b0530_0 .net "tmp_mem_array", 31 0, L_0x555556863720;  1 drivers
S_0x5555568b0610 .scope generate, "test_mem[2]" "test_mem[2]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b0840 .param/l "idx" 1 5 18, +C4<010>;
v0x5555568b7f60_2 .array/port v0x5555568b7f60, 2;
L_0x5555568bb830 .functor BUFZ 32, v0x5555568b7f60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b0900_0 .net "tmp_mem_array", 31 0, L_0x5555568bb830;  1 drivers
S_0x5555568b09e0 .scope generate, "test_mem[3]" "test_mem[3]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b0be0 .param/l "idx" 1 5 18, +C4<011>;
v0x5555568b7f60_3 .array/port v0x5555568b7f60, 3;
L_0x5555568bb8a0 .functor BUFZ 32, v0x5555568b7f60_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b0cc0_0 .net "tmp_mem_array", 31 0, L_0x5555568bb8a0;  1 drivers
S_0x5555568b0da0 .scope generate, "test_mem[4]" "test_mem[4]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b0ff0 .param/l "idx" 1 5 18, +C4<0100>;
v0x5555568b7f60_4 .array/port v0x5555568b7f60, 4;
L_0x5555568bb910 .functor BUFZ 32, v0x5555568b7f60_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b10d0_0 .net "tmp_mem_array", 31 0, L_0x5555568bb910;  1 drivers
S_0x5555568b11b0 .scope generate, "test_mem[5]" "test_mem[5]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b13b0 .param/l "idx" 1 5 18, +C4<0101>;
v0x5555568b7f60_5 .array/port v0x5555568b7f60, 5;
L_0x5555568bb980 .functor BUFZ 32, v0x5555568b7f60_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b1490_0 .net "tmp_mem_array", 31 0, L_0x5555568bb980;  1 drivers
S_0x5555568b1570 .scope generate, "test_mem[6]" "test_mem[6]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b1770 .param/l "idx" 1 5 18, +C4<0110>;
v0x5555568b7f60_6 .array/port v0x5555568b7f60, 6;
L_0x5555568bba50 .functor BUFZ 32, v0x5555568b7f60_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b1850_0 .net "tmp_mem_array", 31 0, L_0x5555568bba50;  1 drivers
S_0x5555568b1930 .scope generate, "test_mem[7]" "test_mem[7]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b1b30 .param/l "idx" 1 5 18, +C4<0111>;
v0x5555568b7f60_7 .array/port v0x5555568b7f60, 7;
L_0x5555568bbb20 .functor BUFZ 32, v0x5555568b7f60_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b1c10_0 .net "tmp_mem_array", 31 0, L_0x5555568bbb20;  1 drivers
S_0x5555568b1cf0 .scope generate, "test_mem[8]" "test_mem[8]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b0fa0 .param/l "idx" 1 5 18, +C4<01000>;
v0x5555568b7f60_8 .array/port v0x5555568b7f60, 8;
L_0x5555568bbbf0 .functor BUFZ 32, v0x5555568b7f60_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b1f80_0 .net "tmp_mem_array", 31 0, L_0x5555568bbbf0;  1 drivers
S_0x5555568b2060 .scope generate, "test_mem[9]" "test_mem[9]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b2260 .param/l "idx" 1 5 18, +C4<01001>;
v0x5555568b7f60_9 .array/port v0x5555568b7f60, 9;
L_0x5555568bbcc0 .functor BUFZ 32, v0x5555568b7f60_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b2340_0 .net "tmp_mem_array", 31 0, L_0x5555568bbcc0;  1 drivers
S_0x5555568b2420 .scope generate, "test_mem[10]" "test_mem[10]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b2620 .param/l "idx" 1 5 18, +C4<01010>;
v0x5555568b7f60_10 .array/port v0x5555568b7f60, 10;
L_0x5555568bbd90 .functor BUFZ 32, v0x5555568b7f60_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b2700_0 .net "tmp_mem_array", 31 0, L_0x5555568bbd90;  1 drivers
S_0x5555568b27e0 .scope generate, "test_mem[11]" "test_mem[11]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b29e0 .param/l "idx" 1 5 18, +C4<01011>;
v0x5555568b7f60_11 .array/port v0x5555568b7f60, 11;
L_0x5555568bbe60 .functor BUFZ 32, v0x5555568b7f60_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b2ac0_0 .net "tmp_mem_array", 31 0, L_0x5555568bbe60;  1 drivers
S_0x5555568b2ba0 .scope generate, "test_mem[12]" "test_mem[12]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b2da0 .param/l "idx" 1 5 18, +C4<01100>;
v0x5555568b7f60_12 .array/port v0x5555568b7f60, 12;
L_0x5555568bbf30 .functor BUFZ 32, v0x5555568b7f60_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b2e80_0 .net "tmp_mem_array", 31 0, L_0x5555568bbf30;  1 drivers
S_0x5555568b2f60 .scope generate, "test_mem[13]" "test_mem[13]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b3160 .param/l "idx" 1 5 18, +C4<01101>;
v0x5555568b7f60_13 .array/port v0x5555568b7f60, 13;
L_0x5555568bc000 .functor BUFZ 32, v0x5555568b7f60_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b3240_0 .net "tmp_mem_array", 31 0, L_0x5555568bc000;  1 drivers
S_0x5555568b3320 .scope generate, "test_mem[14]" "test_mem[14]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b3520 .param/l "idx" 1 5 18, +C4<01110>;
v0x5555568b7f60_14 .array/port v0x5555568b7f60, 14;
L_0x5555568bc0d0 .functor BUFZ 32, v0x5555568b7f60_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b3600_0 .net "tmp_mem_array", 31 0, L_0x5555568bc0d0;  1 drivers
S_0x5555568b36e0 .scope generate, "test_mem[15]" "test_mem[15]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b38e0 .param/l "idx" 1 5 18, +C4<01111>;
v0x5555568b7f60_15 .array/port v0x5555568b7f60, 15;
L_0x5555568bc1a0 .functor BUFZ 32, v0x5555568b7f60_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b39c0_0 .net "tmp_mem_array", 31 0, L_0x5555568bc1a0;  1 drivers
S_0x5555568b3aa0 .scope generate, "test_mem[16]" "test_mem[16]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b3db0 .param/l "idx" 1 5 18, +C4<010000>;
v0x5555568b7f60_16 .array/port v0x5555568b7f60, 16;
L_0x5555568bc270 .functor BUFZ 32, v0x5555568b7f60_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b3e90_0 .net "tmp_mem_array", 31 0, L_0x5555568bc270;  1 drivers
S_0x5555568b3f70 .scope generate, "test_mem[17]" "test_mem[17]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b4170 .param/l "idx" 1 5 18, +C4<010001>;
v0x5555568b7f60_17 .array/port v0x5555568b7f60, 17;
L_0x5555568bc340 .functor BUFZ 32, v0x5555568b7f60_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b4250_0 .net "tmp_mem_array", 31 0, L_0x5555568bc340;  1 drivers
S_0x5555568b4330 .scope generate, "test_mem[18]" "test_mem[18]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b4530 .param/l "idx" 1 5 18, +C4<010010>;
v0x5555568b7f60_18 .array/port v0x5555568b7f60, 18;
L_0x5555568bc410 .functor BUFZ 32, v0x5555568b7f60_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b4610_0 .net "tmp_mem_array", 31 0, L_0x5555568bc410;  1 drivers
S_0x5555568b46f0 .scope generate, "test_mem[19]" "test_mem[19]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b48f0 .param/l "idx" 1 5 18, +C4<010011>;
v0x5555568b7f60_19 .array/port v0x5555568b7f60, 19;
L_0x5555568bc4e0 .functor BUFZ 32, v0x5555568b7f60_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b49d0_0 .net "tmp_mem_array", 31 0, L_0x5555568bc4e0;  1 drivers
S_0x5555568b4ab0 .scope generate, "test_mem[20]" "test_mem[20]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b4cb0 .param/l "idx" 1 5 18, +C4<010100>;
v0x5555568b7f60_20 .array/port v0x5555568b7f60, 20;
L_0x5555568bc5b0 .functor BUFZ 32, v0x5555568b7f60_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b4d90_0 .net "tmp_mem_array", 31 0, L_0x5555568bc5b0;  1 drivers
S_0x5555568b4e70 .scope generate, "test_mem[21]" "test_mem[21]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b5070 .param/l "idx" 1 5 18, +C4<010101>;
v0x5555568b7f60_21 .array/port v0x5555568b7f60, 21;
L_0x5555568bc680 .functor BUFZ 32, v0x5555568b7f60_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b5150_0 .net "tmp_mem_array", 31 0, L_0x5555568bc680;  1 drivers
S_0x5555568b5230 .scope generate, "test_mem[22]" "test_mem[22]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b5430 .param/l "idx" 1 5 18, +C4<010110>;
v0x5555568b7f60_22 .array/port v0x5555568b7f60, 22;
L_0x5555568bc750 .functor BUFZ 32, v0x5555568b7f60_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b5510_0 .net "tmp_mem_array", 31 0, L_0x5555568bc750;  1 drivers
S_0x5555568b55f0 .scope generate, "test_mem[23]" "test_mem[23]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b57f0 .param/l "idx" 1 5 18, +C4<010111>;
v0x5555568b7f60_23 .array/port v0x5555568b7f60, 23;
L_0x5555568bc820 .functor BUFZ 32, v0x5555568b7f60_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b58d0_0 .net "tmp_mem_array", 31 0, L_0x5555568bc820;  1 drivers
S_0x5555568b59b0 .scope generate, "test_mem[24]" "test_mem[24]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b5bb0 .param/l "idx" 1 5 18, +C4<011000>;
v0x5555568b7f60_24 .array/port v0x5555568b7f60, 24;
L_0x5555568bc8f0 .functor BUFZ 32, v0x5555568b7f60_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b5c90_0 .net "tmp_mem_array", 31 0, L_0x5555568bc8f0;  1 drivers
S_0x5555568b5d70 .scope generate, "test_mem[25]" "test_mem[25]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b5f70 .param/l "idx" 1 5 18, +C4<011001>;
v0x5555568b7f60_25 .array/port v0x5555568b7f60, 25;
L_0x5555568bc9c0 .functor BUFZ 32, v0x5555568b7f60_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b6050_0 .net "tmp_mem_array", 31 0, L_0x5555568bc9c0;  1 drivers
S_0x5555568b6130 .scope generate, "test_mem[26]" "test_mem[26]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b6330 .param/l "idx" 1 5 18, +C4<011010>;
v0x5555568b7f60_26 .array/port v0x5555568b7f60, 26;
L_0x5555568bca90 .functor BUFZ 32, v0x5555568b7f60_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b6410_0 .net "tmp_mem_array", 31 0, L_0x5555568bca90;  1 drivers
S_0x5555568b64f0 .scope generate, "test_mem[27]" "test_mem[27]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b66f0 .param/l "idx" 1 5 18, +C4<011011>;
v0x5555568b7f60_27 .array/port v0x5555568b7f60, 27;
L_0x5555568bcb60 .functor BUFZ 32, v0x5555568b7f60_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b67d0_0 .net "tmp_mem_array", 31 0, L_0x5555568bcb60;  1 drivers
S_0x5555568b68b0 .scope generate, "test_mem[28]" "test_mem[28]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b6ab0 .param/l "idx" 1 5 18, +C4<011100>;
v0x5555568b7f60_28 .array/port v0x5555568b7f60, 28;
L_0x5555568bcc30 .functor BUFZ 32, v0x5555568b7f60_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b6b90_0 .net "tmp_mem_array", 31 0, L_0x5555568bcc30;  1 drivers
S_0x5555568b6c70 .scope generate, "test_mem[29]" "test_mem[29]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b6e70 .param/l "idx" 1 5 18, +C4<011101>;
v0x5555568b7f60_29 .array/port v0x5555568b7f60, 29;
L_0x5555568bcd00 .functor BUFZ 32, v0x5555568b7f60_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b6f50_0 .net "tmp_mem_array", 31 0, L_0x5555568bcd00;  1 drivers
S_0x5555568b7030 .scope generate, "test_mem[30]" "test_mem[30]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b7230 .param/l "idx" 1 5 18, +C4<011110>;
v0x5555568b7f60_30 .array/port v0x5555568b7f60, 30;
L_0x5555568bcdd0 .functor BUFZ 32, v0x5555568b7f60_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b7310_0 .net "tmp_mem_array", 31 0, L_0x5555568bcdd0;  1 drivers
S_0x5555568b73f0 .scope generate, "test_mem[31]" "test_mem[31]" 5 18, 5 18 0, S_0x5555568afa90;
 .timescale 0 0;
P_0x5555568b75f0 .param/l "idx" 1 5 18, +C4<011111>;
v0x5555568b7f60_31 .array/port v0x5555568b7f60, 31;
L_0x5555568bcea0 .functor BUFZ 32, v0x5555568b7f60_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555568b76d0_0 .net "tmp_mem_array", 31 0, L_0x5555568bcea0;  1 drivers
    .scope S_0x5555568afa90;
T_0 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555568baa00_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x5555568afa90;
T_1 ;
    %vpi_call 5 25 "$readmemh", "example_program.txt", v0x5555568b7f60 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5555568afa90;
T_2 ;
    %wait E_0x55555682f9e0;
    %load/vec4 v0x5555568b7cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5555568baa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568ba930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555568ba860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568ba790_0, 0;
T_2.0 ;
    %load/vec4 v0x5555568b7c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5555568baa00_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568ba930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568ba790_0, 0;
    %pushi/vec4 4042322160, 0, 32;
    %assign/vec4 v0x5555568ba860_0, 0;
    %load/vec4 v0x5555568b7c20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.9, 10;
    %load/vec4 v0x5555568ba930_0;
    %nor/r;
    %and;
T_2.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.8, 9;
    %load/vec4 v0x5555568b7e90_0;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555568ba790_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5555568baa00_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x5555568b7c20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.13, 10;
    %load/vec4 v0x5555568ba930_0;
    %nor/r;
    %and;
T_2.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v0x5555568b7e90_0;
    %nor/r;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555568ba790_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5555568baa00_0, 0;
T_2.10 ;
T_2.7 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5555568baa00_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555568ba790_0, 0;
    %load/vec4 v0x5555568b7dc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x5555568b7b30_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5555568baaa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568b7f60, 0, 4;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0x5555568b7dc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v0x5555568b7b30_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x5555568baaa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568b7f60, 0, 4;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0x5555568b7dc0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %load/vec4 v0x5555568b7b30_0;
    %ix/getv 3, v0x5555568baaa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568b7f60, 0, 4;
    %jmp T_2.21;
T_2.20 ;
    %vpi_call 5 75 "$display", "ERROR IN MEM, INVALID SEL" {0 0 0};
T_2.21 ;
T_2.19 ;
T_2.17 ;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x5555568ba860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555568ba930_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5555568baa00_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x5555568baa00_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555568ba790_0, 0;
    %load/vec4 v0x5555568b7dc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %ix/getv 4, v0x5555568baaa0_0;
    %load/vec4a v0x5555568b7f60, 4;
    %parti/s 8, 0, 2;
    %pad/s 32;
    %assign/vec4 v0x5555568ba860_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v0x5555568b7dc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.26, 4;
    %ix/getv 4, v0x5555568baaa0_0;
    %load/vec4a v0x5555568b7f60, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %assign/vec4 v0x5555568ba860_0, 0;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v0x5555568b7dc0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %ix/getv 4, v0x5555568baaa0_0;
    %load/vec4a v0x5555568b7f60, 4;
    %assign/vec4 v0x5555568ba860_0, 0;
    %jmp T_2.29;
T_2.28 ;
    %load/vec4 v0x5555568b7dc0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.30, 4;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x5555568baaa0_0;
    %load/vec4a v0x5555568b7f60, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555568ba860_0, 0;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v0x5555568b7dc0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.32, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x5555568baaa0_0;
    %load/vec4a v0x5555568b7f60, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555568ba860_0, 0;
    %jmp T_2.33;
T_2.32 ;
    %vpi_call 5 101 "$display", "ERROR IN MEM, INVALID SEL" {0 0 0};
T_2.33 ;
T_2.31 ;
T_2.29 ;
T_2.27 ;
T_2.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555568ba930_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5555568baa00_0, 0;
    %jmp T_2.23;
T_2.22 ;
    %vpi_call 5 109 "$display", "ERROR INVALID STATE IN MEMORY" {0 0 0};
T_2.23 ;
T_2.15 ;
T_2.5 ;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5555568aa640;
T_3 ;
    %wait E_0x555556896460;
    %load/vec4 v0x5555568aac40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555568aaef0_0, 0, 32;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0x5555568aad70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x5555568aa8e0_0;
    %load/vec4 v0x5555568aaaa0_0;
    %sub;
    %store/vec4 v0x5555568aaef0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x5555568aa8e0_0;
    %load/vec4 v0x5555568aaaa0_0;
    %add;
    %store/vec4 v0x5555568aaef0_0, 0, 32;
T_3.11 ;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x5555568aa8e0_0;
    %load/vec4 v0x5555568aaaa0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5555568aaef0_0, 0, 32;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x5555568aa8e0_0;
    %load/vec4 v0x5555568aaaa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5555568aaef0_0, 0, 32;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x5555568aa8e0_0;
    %load/vec4 v0x5555568aaaa0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5555568aaef0_0, 0, 32;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x5555568aa8e0_0;
    %load/vec4 v0x5555568aaaa0_0;
    %xor;
    %store/vec4 v0x5555568aaef0_0, 0, 32;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x5555568aa9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0x5555568aa8e0_0;
    %load/vec4 v0x5555568aaaa0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5555568aaef0_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x5555568aa8e0_0;
    %load/vec4 v0x5555568aaaa0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5555568aaef0_0, 0, 32;
T_3.13 ;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x5555568aa8e0_0;
    %load/vec4 v0x5555568aaaa0_0;
    %or;
    %store/vec4 v0x5555568aaef0_0, 0, 32;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x5555568aa8e0_0;
    %load/vec4 v0x5555568aaaa0_0;
    %and;
    %store/vec4 v0x5555568aaef0_0, 0, 32;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5555568aa640;
T_4 ;
    %wait E_0x5555567e0dc0;
    %load/vec4 v0x5555568aab60_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5555568aa8e0_0;
    %load/vec4 v0x5555568aaaa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5555568aae30_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5555568aab60_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5555568aa8e0_0;
    %load/vec4 v0x5555568aaaa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %store/vec4 v0x5555568aae30_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5555568aab60_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x5555568aa8e0_0;
    %load/vec4 v0x5555568aaaa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x5555568aae30_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5555568aab60_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x5555568aaaa0_0;
    %load/vec4 v0x5555568aa8e0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5555568aae30_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5555568aab60_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x5555568aa8e0_0;
    %load/vec4 v0x5555568aaaa0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x5555568aae30_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x5555568aab60_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0x5555568aaaa0_0;
    %load/vec4 v0x5555568aa8e0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5555568aae30_0, 0, 1;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555568aae30_0, 0, 1;
T_4.11 ;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55555687b2b0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555568aef10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555568aee30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555568adea0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x55555687b2b0;
T_6 ;
    %vpi_call 3 75 "$readmemh", "reg_file.txt", v0x5555568af0d0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55555687b2b0;
T_7 ;
    %wait E_0x55555682f9e0;
    %load/vec4 v0x5555568adde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 3 90 "$display", "Resetting CPU \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555568aee30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555568adea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5555568ae7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568aec90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568ae620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568ae6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555568ae540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555568ae460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555568aef10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5555568aef10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568ae620_0, 0;
    %load/vec4 v0x5555568adc60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x5555568ada00_0;
    %nor/r;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5555568aef10_0, 0;
T_7.4 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5555568aef10_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0x5555568ada00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v0x5555568aee30_0;
    %assign/vec4 v0x5555568ae460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568aec90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555568ae6e0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5555568aef10_0, 0;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x5555568aef10_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x5555568add20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %vpi_call 3 116 "$display", "cpu fetched instr %h from addr %h", v0x5555568adb80_0, v0x5555568ae460_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555568ae460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568aec90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568ae6e0_0, 0;
    %load/vec4 v0x5555568adb80_0;
    %assign/vec4 v0x5555568adea0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5555568aef10_0, 0;
T_7.13 ;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0x5555568aef10_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.15, 4;
    %load/vec4 v0x5555568adea0_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %load/vec4 v0x5555568ada00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %ix/getv 4, v0x5555568af590_0;
    %load/vec4a v0x5555568af0d0, 4;
    %load/vec4 v0x5555568ae380_0;
    %add;
    %assign/vec4 v0x5555568ae460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568aec90_0, 0;
    %load/vec4 v0x5555568adf80_0;
    %assign/vec4 v0x5555568ae7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555568ae6e0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5555568aef10_0, 0;
T_7.19 ;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x5555568adea0_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_7.21, 4;
    %load/vec4 v0x5555568ada00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %ix/getv 4, v0x5555568af590_0;
    %load/vec4a v0x5555568af0d0, 4;
    %load/vec4 v0x5555568af750_0;
    %add;
    %assign/vec4 v0x5555568ae460_0, 0;
    %ix/getv 4, v0x5555568af670_0;
    %load/vec4a v0x5555568af0d0, 4;
    %assign/vec4 v0x5555568ae540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555568aec90_0, 0;
    %load/vec4 v0x5555568adf80_0;
    %assign/vec4 v0x5555568ae7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555568ae6e0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x5555568aef10_0, 0;
T_7.23 ;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0x5555568adea0_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 111, 0, 32;
    %jmp/0xz  T_7.25, 4;
    %vpi_call 3 148 "$display", "cpu executing jal instr" {0 0 0};
    %load/vec4 v0x5555568aee30_0;
    %addi 4, 0, 32;
    %ix/getv 3, v0x5555568aeff0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568af0d0, 0, 4;
    %load/vec4 v0x5555568aee30_0;
    %load/vec4 v0x5555568ae2a0_0;
    %add;
    %subi 4, 0, 32;
    %assign/vec4 v0x5555568aee30_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555568aef10_0, 0;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v0x5555568adea0_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 103, 0, 32;
    %jmp/0xz  T_7.27, 4;
    %vpi_call 3 154 "$display", "cpu executing jalr instr" {0 0 0};
    %load/vec4 v0x5555568aee30_0;
    %addi 4, 0, 32;
    %vpi_call 3 155 "$display", "next instr addr is %h", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x5555568aee30_0;
    %ix/getv 4, v0x5555568af590_0;
    %load/vec4a v0x5555568af0d0, 4;
    %add;
    %load/vec4 v0x5555568ae380_0;
    %add;
    %vpi_call 3 156 "$display", "calculated pc is %h", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x5555568aee30_0;
    %addi 4, 0, 32;
    %ix/getv 3, v0x5555568aeff0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568af0d0, 0, 4;
    %load/vec4 v0x5555568aee30_0;
    %ix/getv 4, v0x5555568af590_0;
    %load/vec4a v0x5555568af0d0, 4;
    %add;
    %load/vec4 v0x5555568ae380_0;
    %add;
    %subi 4, 0, 32;
    %assign/vec4 v0x5555568aee30_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555568aef10_0, 0;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v0x5555568adea0_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_7.29, 4;
    %vpi_call 3 162 "$display", "cpu executing branch instr" {0 0 0};
    %load/vec4 v0x5555568ad690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %load/vec4 v0x5555568aee30_0;
    %load/vec4 v0x5555568ad8a0_0;
    %add;
    %vpi_call 3 164 "$display", "cpu branch taken to addr %h", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x5555568aee30_0;
    %load/vec4 v0x5555568ad8a0_0;
    %add;
    %subi 4, 0, 32;
    %assign/vec4 v0x5555568aee30_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555568aef10_0, 0;
    %jmp T_7.32;
T_7.31 ;
    %vpi_call 3 169 "$display", "cpu branch not taken" {0 0 0};
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555568aef10_0, 0;
T_7.32 ;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0x5555568ae120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.33, 8;
    %load/vec4 v0x5555568ae060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.35, 8;
    %vpi_call 3 173 "$display", "cpu executing alu imm instr" {0 0 0};
    %jmp T_7.36;
T_7.35 ;
    %load/vec4 v0x5555568ae1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.37, 8;
    %vpi_call 3 174 "$display", "cpu executing alu reg instr" {0 0 0};
    %jmp T_7.38;
T_7.37 ;
    %vpi_call 3 175 "$display", "ERROR" {0 0 0};
T_7.38 ;
T_7.36 ;
    %vpi_call 3 177 "$display", "cpu alu i_a is %h", v0x5555568ad2b0_0 {0 0 0};
    %vpi_call 3 178 "$display", "cpu alu i_b is %h", v0x5555568ad410_0 {0 0 0};
    %vpi_call 3 179 "$display", "alu op is %b", v0x5555568ad550_0 {0 0 0};
    %vpi_call 3 180 "$display", "alu sub/arith shift is %b", v0x5555568ad800_0 {0 0 0};
    %vpi_call 3 181 "$display", "cpu alu output is %h", v0x5555568ad730_0 {0 0 0};
    %vpi_call 3 182 "$display", "cpu stored result to rd %d", v0x5555568aeff0_0 {0 0 0};
    %load/vec4 v0x5555568ad730_0;
    %ix/getv 3, v0x5555568aeff0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568af0d0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555568aef10_0, 0;
    %jmp T_7.34;
T_7.33 ;
    %load/vec4 v0x5555568adea0_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 55, 0, 32;
    %jmp/0xz  T_7.39, 4;
    %vpi_call 3 186 "$display", "cpu executing lui instr" {0 0 0};
    %vpi_call 3 187 "$display", "stored %h to rd %d", v0x5555568af830_0, v0x5555568aeff0_0 {0 0 0};
    %load/vec4 v0x5555568af830_0;
    %ix/getv 3, v0x5555568aeff0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568af0d0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555568aef10_0, 0;
    %jmp T_7.40;
T_7.39 ;
    %load/vec4 v0x5555568adea0_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 23, 0, 32;
    %jmp/0xz  T_7.41, 4;
    %vpi_call 3 191 "$display", "cpu executing auipc instr" {0 0 0};
    %load/vec4 v0x5555568aee30_0;
    %load/vec4 v0x5555568af830_0;
    %add;
    %vpi_call 3 192 "$display", "cpu new pc is %h", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x5555568aee30_0;
    %load/vec4 v0x5555568af830_0;
    %add;
    %subi 4, 0, 32;
    %assign/vec4 v0x5555568aee30_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555568aef10_0, 0;
    %jmp T_7.42;
T_7.41 ;
    %vpi_call 3 196 "$display", "ERROR UNKNOWN INSTR %b at addr %h", v0x5555568adea0_0, v0x5555568aee30_0 {0 0 0};
T_7.42 ;
T_7.40 ;
T_7.34 ;
T_7.30 ;
T_7.28 ;
T_7.26 ;
T_7.22 ;
T_7.18 ;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x5555568aef10_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_7.43, 4;
    %load/vec4 v0x5555568add20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.45, 8;
    %vpi_call 3 201 "$display", "cpu finished mem read instr" {0 0 0};
    %vpi_call 3 202 "$display", "read %h from addr %h to rd %d", v0x5555568adb80_0, v0x5555568ae460_0, v0x5555568aeff0_0 {0 0 0};
    %load/vec4 v0x5555568adb80_0;
    %ix/getv 3, v0x5555568aeff0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568af0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555568ae460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568aec90_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5555568ae7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568ae6e0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555568aef10_0, 0;
T_7.45 ;
    %jmp T_7.44;
T_7.43 ;
    %load/vec4 v0x5555568aef10_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_7.47, 4;
    %load/vec4 v0x5555568add20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.49, 8;
    %vpi_call 3 212 "$display", "cpu finished mem write instr" {0 0 0};
    %vpi_call 3 213 "$display", "written %h to addr %h", v0x5555568ae540_0, v0x5555568ae460_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555568ae460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555568ae540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568aec90_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5555568ae7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568ae6e0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555568aef10_0, 0;
T_7.49 ;
    %jmp T_7.48;
T_7.47 ;
    %load/vec4 v0x5555568aef10_0;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_7.51, 4;
    %vpi_call 3 222 "$display", "finished instr" {0 0 0};
    %load/vec4 v0x5555568aee30_0;
    %addi 4, 0, 32;
    %vpi_call 3 223 "$display", "next pc is %h", S<0,vec4,u32> {1 0 0};
    %vpi_call 3 224 "$display", "\012" {0 0 0};
    %load/vec4 v0x5555568aee30_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5555568aee30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555568ae620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555568aef10_0, 0;
T_7.51 ;
T_7.48 ;
T_7.44 ;
T_7.16 ;
T_7.12 ;
T_7.8 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55555687c6d0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555568bad20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555568bb720_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55555687c6d0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x5555568bad20_0;
    %inv;
    %store/vec4 v0x5555568bad20_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55555687c6d0;
T_10 ;
    %vpi_call 2 54 "$dumpfile", "tb_top.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55555687c6d0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55555687c6d0;
T_11 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568bb720_0, 0;
    %delay 1000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "rtl/top_tb.v";
    "rtl/cpu.v";
    "rtl/alu.v";
    "rtl/mem.v";
