<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Compile Report</h1>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)</p>
        <p>Date: Wed Jun 26 02:29:37 2024
</p>
        <h2>Device Selection</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Family</td>
                <td>PolarFireSoC</td>
            </tr>
            <tr>
                <td>Device</td>
                <td>MPFS095T</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCSG325</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Core Voltage</td>
                <td>1.0V</td>
            </tr>
            <tr>
                <td>Part Range</td>
                <td>EXT</td>
            </tr>
            <tr>
                <td>Default I/O technology</td>
                <td>LVCMOS 1.8V</td>
            </tr>
        </table>
        <h2>Source Files</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Topcell</td>
                <td>top</td>
            </tr>
            <tr>
                <td>Format</td>
                <td>Verilog</td>
            </tr>
            <tr>
                <td>Source</td>
                <td>C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\AXI_Example\AXI_Handshaking_Tut\synthesis\top.vm</td>
            </tr>
        </table>
        <h2>Options</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Limit the number of high fanout nets to display to</td>
                <td>10</td>
            </tr>
        </table>
        <h2>Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>4LUT</td>
                <td>9</td>
                <td>93516</td>
                <td>0.01</td>
            </tr>
            <tr>
                <td>DFF</td>
                <td>4</td>
                <td>93516</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>I/O Register</td>
                <td>0</td>
                <td>240</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>User I/O</td>
                <td>9</td>
                <td>80</td>
                <td>11.25</td>
            </tr>
            <tr>
                <td>-- Single-ended I/O</td>
                <td>9</td>
                <td>80</td>
                <td>11.25</td>
            </tr>
            <tr>
                <td>-- Differential I/O Pairs</td>
                <td>0</td>
                <td>40</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>uSRAM</td>
                <td>0</td>
                <td>876</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>LSRAM</td>
                <td>0</td>
                <td>308</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>Math</td>
                <td>0</td>
                <td>292</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>H-Chip Global</td>
                <td>1</td>
                <td>48</td>
                <td>2.08</td>
            </tr>
            <tr>
                <td>PLL</td>
                <td>0</td>
                <td>8</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>DLL</td>
                <td>0</td>
                <td>8</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>Transceiver Lanes</td>
                <td>0</td>
                <td>2</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>Transceiver PCIe</td>
                <td>0</td>
                <td>2</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>MSS</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
        </table>
        <h2>Detailed Logic Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>4LUT</th>
                <th>DFF</th>
            </tr>
            <tr>
                <td>Fabric Logic</td>
                <td>9</td>
                <td>4</td>
            </tr>
            <tr>
                <td>uSRAM Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>LSRAM Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Math Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Total Used</td>
                <td>9</td>
                <td>4</td>
            </tr>
        </table>
        <h2>I/O Function</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>w/o register</th>
                <th>w/ register</th>
                <th>w/ DDR register</th>
            </tr>
            <tr>
                <td>Input I/O</td>
                <td>5</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Output I/O</td>
                <td>4</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Bidirectional I/O</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Input I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Output I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
        </table>
        <h2>Nets assigned to chip global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>4</td>
                <td>INT_NET</td>
                <td>Net   : NN_1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: I_1/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>Nets assigned to row global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
        </table>
        <h2>High fanout nets</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>5</td>
                <td>INT_NET</td>
                <td>Net   : dataAXI[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: master/dataOut[1]</td>
            </tr>
            <tr>
                <td>5</td>
                <td>INT_NET</td>
                <td>Net   : dataAXI[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: master/dataOut[0]</td>
            </tr>
            <tr>
                <td>4</td>
                <td>INT_NET</td>
                <td>Net   : rstn_c</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: rstn_ibuf</td>
            </tr>
            <tr>
                <td>2</td>
                <td>INT_NET</td>
                <td>Net   : valid_c</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: valid_ibuf</td>
            </tr>
            <tr>
                <td>2</td>
                <td>INT_NET</td>
                <td>Net   : master/un1_inValid_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: master/un1_inValid</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : inSwitch_c[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: inSwitch_ibuf[1]</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : inSwitch_c[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: inSwitch_ibuf[0]</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : I_1/U0_Y</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: I_1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : validAXI</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: master/outValid</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : readyAXI</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: slave/ready</td>
            </tr>
        </table>
        <h2>High fanout nets (through buffer trees)</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>5</td>
                <td>INT_NET</td>
                <td>Net   : dataAXI[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: master/dataOut[1]</td>
            </tr>
            <tr>
                <td>5</td>
                <td>INT_NET</td>
                <td>Net   : dataAXI[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: master/dataOut[0]</td>
            </tr>
            <tr>
                <td>4</td>
                <td>INT_NET</td>
                <td>Net   : rstn_c</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: rstn_ibuf</td>
            </tr>
            <tr>
                <td>2</td>
                <td>INT_NET</td>
                <td>Net   : valid_c</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: valid_ibuf</td>
            </tr>
            <tr>
                <td>2</td>
                <td>INT_NET</td>
                <td>Net   : master/un1_inValid_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: master/un1_inValid</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : inSwitch_c[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: inSwitch_ibuf[1]</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : inSwitch_c[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: inSwitch_ibuf[0]</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : I_1/U0_Y</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: I_1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : validAXI</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: master/outValid</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : readyAXI</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: slave/ready</td>
            </tr>
        </table>
    </body>
</html>
