{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port default_sysclk_300 -pg 1 -y 500 -defaultsOSRD
preplace port ddr4_sdram -pg 1 -y 470 -defaultsOSRD
preplace port reset -pg 1 -y 770 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 4 -y 410 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 100 -defaultsOSRD
preplace inst riscv_core_top_0 -pg 1 -lvl 2 -y 350 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 870 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 6 -y 530 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -y 620 -defaultsOSRD
preplace inst riscv_core_axi4lite_0 -pg 1 -lvl 3 -y 620 -defaultsOSRD
preplace inst riscv_core_axi4lite_1 -pg 1 -lvl 3 -y 210 -defaultsOSRD
preplace netloc riscv_core_top_0_o_riscv_core_dcache_raddr_valid 1 2 1 990
preplace netloc riscv_core_top_0_o_riscv_core_dcache_raddr_axi 1 2 1 960
preplace netloc riscv_core_axi4lite_0_saxi_rdata 1 1 2 380 620 N
preplace netloc default_sysclk_300_1 1 0 6 NJ 500 NJ 500 NJ 500 NJ 500 NJ 500 NJ
preplace netloc riscv_core_axi4lite_1_saxi_rdata 1 1 2 390 220 950J
preplace netloc riscv_core_top_0_o_riscv_core_dcache_wvalid 1 2 1 920
preplace netloc riscv_core_axi4lite_1_saxi_rvalid 1 1 2 400 480 1010J
preplace netloc riscv_core_top_0_o_riscv_core_dcache_wdata 1 2 1 980
preplace netloc ARESETN_1 1 1 4 390 740 NJ 740 1370J 600 NJ
preplace netloc riscv_core_axi4lite_1_maxi 1 3 1 1360
preplace netloc ddr4_0_addn_ui_clkout1 1 0 7 0 490 340 490 1020 420 1370 320 1660 760 NJ 760 2330
preplace netloc riscv_core_top_0_o_riscv_core_dcache_wstrb 1 2 1 1000
preplace netloc riscv_core_axi4lite_1_saxi_wready 1 1 2 370 200 NJ
preplace netloc riscv_core_top_0_o_riscv_core_icache_raddr_axi 1 2 1 930
preplace netloc xlconstant_0_dout 1 2 1 1010
preplace netloc riscv_core_top_0_o_riscv_core_dcache_waddr 1 2 1 940
preplace netloc S00_AXI_1 1 4 1 1670
preplace netloc riscv_core_axi4lite_0_saxi_rvalid 1 1 2 360 640 NJ
preplace netloc riscv_core_top_0_o_riscv_core_icache_raddr_valid 1 2 1 970
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 1970
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 5 350 510 1030J 440 1360 510 1650 740 1980J
preplace netloc ddr4_0_C0_DDR4 1 6 1 N
preplace netloc riscv_core_axi4lite_0_maxi 1 3 1 1350
preplace netloc reset_1 1 0 6 -10 770 NJ 770 NJ 770 NJ 770 NJ 770 1990
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 4 3 1670 750 NJ 750 2340
levelinfo -pg 1 -30 170 670 1200 1510 1820 2160 2360 -top 0 -bot 1040
",
}
{
   da_board_cnt: "3",
}
