
---------- Begin Simulation Statistics ----------
final_tick                                64223529500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67465344                       # Number of bytes of host memory used
host_seconds                                  1736.54                       # Real time elapsed on the host
host_tick_rate                               36983683                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.064224                       # Number of seconds simulated
sim_ticks                                 64223529500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 175301306                       # number of cc regfile reads
system.cpu.cc_regfile_writes                171426868                       # number of cc regfile writes
system.cpu.committedInsts::0                100162318                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::total            200162318                       # Number of Instructions Simulated
system.cpu.committedOps::0                  155480764                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  155229019                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              310709783                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.282389                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.284471                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.641714                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  14924553                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 11450172                       # number of floating regfile writes
system.cpu.idleCycles                          102345                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1332661                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              12078839                       # Number of branches executed
system.cpu.iew.exec_branches::1              12066541                       # Number of branches executed
system.cpu.iew.exec_branches::total          24145380                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.660366                       # Inst execution rate
system.cpu.iew.exec_refs::0                  44910367                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  44846183                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              89756550                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                13769411                       # Number of stores executed
system.cpu.iew.exec_stores::1                13748872                       # Number of stores executed
system.cpu.iew.exec_stores::total            27518283                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                10276920                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              67784312                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1835                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             28756350                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           367276321                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           31140956                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           31097311                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       62238267                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2427159                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             341716155                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  57200                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                370665                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1244585                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                478160                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1685                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       616222                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         716439                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              232388233                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              231793250                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          464181483                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  170821946                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  170579832                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              341401778                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.555299                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.555626                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.555462                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              129044893                       # num instructions producing a value
system.cpu.iew.wb_producers::1              128790287                       # num instructions producing a value
system.cpu.iew.wb_producers::total          257835180                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.329902                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.328017                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.657918                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   170847144                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   170604622                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               341451766                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                584288943                       # number of integer regfile reads
system.cpu.int_regfile_writes               273878684                       # number of integer regfile writes
system.cpu.ipc::0                            0.779795                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.778531                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.558325                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2351454      1.36%      1.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             119243180     69.00%     70.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   51      0.00%     70.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40803      0.02%     70.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1682419      0.97%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1331      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8665      0.01%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               104321      0.06%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                18849      0.01%     71.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3362317      1.95%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2358      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           40827      0.02%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          22028      0.01%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31904007     18.46%     91.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12756901      7.38%     99.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          115673      0.07%     99.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1157459      0.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              172812649                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           2346314      1.36%      1.36% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             119069368     68.99%     70.35% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                   59      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                 40815      0.02%     70.38% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd             1679621      0.97%     71.35% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                1346      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 8675      0.01%     71.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu               104423      0.06%     71.42% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    6      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                18800      0.01%     71.43% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             3356750      1.95%     73.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift               2347      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           40603      0.02%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult          21954      0.01%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             31874727     18.47%     91.88% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            12738681      7.38%     99.26% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          116490      0.07%     99.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1156083      0.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              172577062                       # Type of FU issued
system.cpu.iq.FU_type::total                345389711      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                27514518                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            41422256                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     13729047                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           14658934                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                122983158                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                122928729                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            245911887                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.356071                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.355913                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.711984                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               115660170     47.03%     47.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     64      0.00%     47.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  382070      0.16%     47.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               1947048      0.79%     47.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     47.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  1954      0.00%     47.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     47.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     47.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     47.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     47.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     47.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                  15600      0.01%     47.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     47.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  92352      0.04%     48.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      6      0.00%     48.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  32804      0.01%     48.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc               4627214      1.88%     49.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                 5111      0.00%     49.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     49.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt             62983      0.03%     49.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            49923      0.02%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     49.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               88613087     36.03%     86.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              34421501     14.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              804773051                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1272521540                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    327672731                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         409185475                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  367273656                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 345389711                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2665                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        56566403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           3224036                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            259                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     89648958                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     128344715                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.691110                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.674293                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14723247     11.47%     11.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17008508     13.25%     24.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            31507233     24.55%     49.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            22110756     17.23%     66.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            22657328     17.65%     84.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            14696940     11.45%     95.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4681266      3.65%     99.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              842635      0.66%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              116802      0.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       128344715                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.688965                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2328086                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           519363                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             33917655                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14391943                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           2295647                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores           509293                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             33866657                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            14364407                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               140278572                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1404                       # number of misc regfile writes
system.cpu.numCycles                        128447060                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1878                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   85                       # Number of system calls
system.cpu.workload1.numSyscalls                   85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        54715                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152247                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          922                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1007998                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          216                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2016637                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            217                       # Total number of snoops made to the snoop filter.
sim_insts                                   200162318                       # Number of instructions simulated
sim_ops                                     310709783                       # Number of ops (including micro ops) simulated
host_inst_rate                                 115265                       # Simulator instruction rate (inst/s)
host_op_rate                                   178925                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                35802663                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23944961                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1253109                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             18523444                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                18440756                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.553604                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 5370274                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 35                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           39686                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              24135                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            15551                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         3274                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts        53694602                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2406                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1240963                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    127821991                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.430801                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.547037                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        32477826     25.41%     25.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        27863650     21.80%     47.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        24784476     19.39%     66.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12585409      9.85%     76.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4426202      3.46%     79.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         6380158      4.99%     84.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3110567      2.43%     87.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2297670      1.80%     89.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        13896033     10.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    127821991                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100162318                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     200162318                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           155480764                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           155229019                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       310709783                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 42858594                       # Number of memory references committed
system.cpu.commit.memRefs::1                 42788460                       # Number of memory references committed
system.cpu.commit.memRefs::total             85647054                       # Number of memory references committed
system.cpu.commit.loads::0                   29498565                       # Number of loads committed
system.cpu.commit.loads::1                   29449883                       # Number of loads committed
system.cpu.commit.loads::total               58948448                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                      334                       # Number of memory barriers committed
system.cpu.commit.membars::1                      334                       # Number of memory barriers committed
system.cpu.commit.membars::total                  668                       # Number of memory barriers committed
system.cpu.commit.branches::0                10796087                       # Number of branches committed
system.cpu.commit.branches::1                10778507                       # Number of branches committed
system.cpu.commit.branches::total            21574594                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                 6706326                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 6695840                       # Number of committed floating point instructions.
system.cpu.commit.floating::total            13402166                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                149698966                       # Number of committed integer instructions.
system.cpu.commit.integer::1                149456646                       # Number of committed integer instructions.
system.cpu.commit.integer::total            299155612                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0            1899125                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            1895992                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        3795117                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1919638      1.23%      1.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105530712     67.87%     69.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1677007      1.08%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35481      0.02%     70.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16318      0.01%     70.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3359679      2.16%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21030      0.01%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10515      0.01%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29455966     18.95%     91.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12248055      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42599      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1111974      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155480764                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1916505      1.23%      1.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    105360622     67.87%     69.11% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult           38      0.00%     69.11% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv        40525      0.03%     69.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd      1674215      1.08%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt         1248      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         7936      0.01%     70.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     70.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        35477      0.02%     70.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            6      0.00%     70.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt        16318      0.01%     70.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      3354093      2.16%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift         2037      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        21026      0.01%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult        10513      0.01%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     29407288     18.94%     91.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     12227999      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead        42595      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1110578      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    155229019                       # Class of committed instruction
system.cpu.commit.committedInstType::total    310709783      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      13896033                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     80825150                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         80825150                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     80825150                       # number of overall hits
system.cpu.dcache.overall_hits::total        80825150                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1736025                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1736025                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1736025                       # number of overall misses
system.cpu.dcache.overall_misses::total       1736025                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28193971711                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28193971711                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28193971711                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28193971711                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     82561175                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     82561175                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     82561175                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     82561175                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021027                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021027                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021027                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021027                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16240.533236                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16240.533236                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16240.533236                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16240.533236                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       122883                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1670                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.582635                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1002051                       # number of writebacks
system.cpu.dcache.writebacks::total           1002051                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       733843                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       733843                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       733843                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       733843                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1002182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1002182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1002182                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1002182                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16631806711                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16631806711                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16631806711                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16631806711                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012139                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012139                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012139                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012139                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16595.595122                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16595.595122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16595.595122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16595.595122                       # average overall mshr miss latency
system.cpu.dcache.replacements                  22927                       # number of replacements
system.cpu.dcache.expired                      979124                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data     54215338                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        54215338                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1647213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1647213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22577206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22577206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     55862551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     55862551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029487                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029487                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13706.306349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13706.306349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       733818                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       733818                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       913395                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       913395                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11104229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11104229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016351                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016351                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12157.094685                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12157.094685                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26609812                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26609812                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        88812                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        88812                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5616765711                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5616765711                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     26698624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26698624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003326                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003326                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63243.319720                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63243.319720                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        88787                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88787                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5527577211                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5527577211                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62256.605258                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62256.605258                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           170.942278                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81827332                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1002180                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.649336                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   170.942278                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.333872                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.333872                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.251953                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         661491580                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        661491580                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 35969323                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             106457439                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  72760564                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              40257519                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1244585                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             16015413                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 12972                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              375131149                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4816926                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    62352533                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    27532075                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       1056576                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        190455                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1027979                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      251758490                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    35802663                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           23835165                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     127157399                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1257098                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1748                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  385                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  74183183                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  3592                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                      790                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples           128344715                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.498161                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.502440                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                   157204      0.12%      0.12% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                  64094015     49.94%     50.06% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                  64093496     49.94%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total             128344715                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples          128344715                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.156760                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.846356                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 42016405     32.74%     32.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  4823334      3.76%     36.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 12725680      9.92%     46.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 12269267      9.56%     55.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 12223664      9.52%     65.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 13181020     10.27%     75.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 10183162      7.93%     83.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  5205277      4.06%     87.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 15716906     12.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            128344715                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.278735                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.960018                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     74175374                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         74175374                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     74175374                       # number of overall hits
system.cpu.icache.overall_hits::total        74175374                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7806                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7806                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7806                       # number of overall misses
system.cpu.icache.overall_misses::total          7806                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    385093000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    385093000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    385093000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    385093000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     74183180                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     74183180                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     74183180                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     74183180                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000105                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000105                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000105                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000105                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49332.949014                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49332.949014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49332.949014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49332.949014                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          812                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    81.200000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5945                       # number of writebacks
system.cpu.icache.writebacks::total              5945                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1347                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1347                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1347                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1347                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6459                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6459                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6459                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6459                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    324033500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    324033500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    324033500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    324033500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50167.750426                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50167.750426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50167.750426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50167.750426                       # average overall mshr miss latency
system.cpu.icache.replacements                   5945                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     74175374                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        74175374                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7806                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7806                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    385093000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    385093000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     74183180                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     74183180                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000105                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000105                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49332.949014                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49332.949014                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1347                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1347                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6459                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6459                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    324033500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    324033500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50167.750426                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50167.750426                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.901045                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            74181833                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6459                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11485.033751                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.901045                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         593471899                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        593471899                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    74184359                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2570                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3173303                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4419064                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1960                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 851                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                1031914                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    799                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     3182395                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 4416751                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 2732                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                 834                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1025829                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    807                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  64223529500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1244585                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 59569096                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                54877861                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          31826                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  90047671                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              50918391                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              369309131                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1886537                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0             323362                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1             285186                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total         608548                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0            12891401                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1            12289951                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total        25181352                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                2991                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                2983                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total            5974                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0             4878915                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1             5227134                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total        10106049                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0      5416315                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1      6186577                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total     11602892                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           489479864                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1006026750                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                631686657                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  15341030                       # Number of floating rename lookups
system.cpu.rename.committedMaps             424054180                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 65425396                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    1467                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                1430                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  79532846                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1796152821                       # The number of ROB reads
system.cpu.rob.writes                       736344101                       # The number of ROB writes
system.cpu.thread22074.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread22074.numOps               155229019                       # Number of Ops committed
system.cpu.thread22074.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 2307                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               908826                       # number of demand (read+write) hits
system.l2.demand_hits::total                   911133                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2307                       # number of overall hits
system.l2.overall_hits::.cpu.data              908826                       # number of overall hits
system.l2.overall_hits::total                  911133                       # number of overall hits
system.l2.demand_misses::.cpu.inst               4147                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              93354                       # number of demand (read+write) misses
system.l2.demand_misses::total                  97501                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4147                       # number of overall misses
system.l2.overall_misses::.cpu.data             93354                       # number of overall misses
system.l2.overall_misses::total                 97501                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    301408500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6606448500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6907857000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    301408500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6606448500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6907857000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6454                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1002180                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1008634                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6454                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1002180                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1008634                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.642547                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.093151                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.096666                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.642547                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.093151                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.096666                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72681.094767                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70767.706793                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70849.088727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72681.094767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70767.706793                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70849.088727                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               43554                       # number of writebacks
system.l2.writebacks::total                     43554                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          4147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         93354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             97501                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        93354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            97532                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    276526500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6046324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6322851000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    276526500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6046324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      2031967                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6324882967                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.642547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.093151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.096666                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.642547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.093151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096697                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66681.094767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64767.706793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64849.088727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66681.094767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64767.706793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 65547.322581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64849.310657                       # average overall mshr miss latency
system.l2.replacements                          54930                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks       886737                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           886737                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       886737                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       886737                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       121230                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           121230                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       121230                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       121230                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           31                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             31                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      2031967                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2031967                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 65547.322581                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 65547.322581                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             13119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13119                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           75670                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               75670                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5299119500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5299119500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         88789                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             88789                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.852245                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.852245                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70029.331307                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70029.331307                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        75670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          75670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4845099500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4845099500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.852245                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.852245                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64029.331307                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64029.331307                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2307                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2307                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         4147                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4147                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    301408500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    301408500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.642547                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.642547                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72681.094767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72681.094767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4147                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4147                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    276526500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    276526500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.642547                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.642547                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66681.094767                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66681.094767                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        895707                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            895707                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17684                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17684                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1307329000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1307329000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       913391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        913391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.019361                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.019361                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73927.222348                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73927.222348                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17684                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17684                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1201225000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1201225000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.019361                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.019361                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67927.222348                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67927.222348                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                      39                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                  39                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     9                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 41122.610304                       # Cycle average of tags in use
system.l2.tags.total_refs                     2016634                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     97598                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.662657                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      50.485344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2392.846297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     38673.979019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     5.299643                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.036512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.590118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.627481                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         42665                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        41756                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000046                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.651016                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32363246                       # Number of tag accesses
system.l2.tags.data_accesses                 32363246                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples     21767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      2075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples     46634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.011108293652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         1195                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         1195                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             134275                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState             20533                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      48791                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     21767                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    48791                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   21767                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    67                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.35                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     54.17                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                48791                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               21767                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  26345                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  21727                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    447                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    174                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     19                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                  1073                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                  1101                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                  1173                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                  1197                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  1199                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  1201                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  1199                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  1206                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  1209                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                  1207                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                  1206                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                  1330                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                  1406                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                  1227                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                  1196                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                  1195                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                  1195                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                  1195                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples         1195                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     40.760669                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    23.588222                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   515.228122                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511         1194     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::17408-17919            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1195                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1195                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.167364                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.149320                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.794942                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16              88      7.36%      7.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              28      2.34%      9.71% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             677     56.65%     66.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             400     33.47%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               2      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1195                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                   4288                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys                3122624                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1393088                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                    48.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    21.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                  64217308000                       # Total gap between requests
system.mem_ctrls0.avgGap                    910135.04                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst       132800                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data      2984576                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher          960                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks      1389440                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 2067777.978474384407                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 46471690.722011782229                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 14947.792615477478                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 21634438.512134402990                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         2075                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data        46701                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher           15                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks        21767                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     59754655                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data   1270196440                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher       447157                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 3332985598864                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     28797.42                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     27198.48                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     29810.47                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks 153121036.38                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst       132800                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data      2988864                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher          960                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total      3122624                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst       132800                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total       132800                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks      1393088                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total      1393088                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         2075                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data        46701                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total         48791                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks        21767                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total        21767                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst      2067778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data     46538458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher        14948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total        48621183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst      2067778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total      2067778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks     21691240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total       21691240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks     21691240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst      2067778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data     46538458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher        14948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total       70312423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts               48724                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts              21710                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0         1482                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1         1424                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2         1431                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3         1405                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4         1349                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5         1273                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6         1365                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7         1359                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         1462                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9         1423                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10         1321                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11         1304                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12         1257                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13         1382                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14         1369                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15         1496                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16         1447                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17         1579                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18         1504                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19         1728                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20         1739                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21         1815                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22         1707                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23         1698                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24         1715                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25         1756                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26         1700                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27         1709                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28         1692                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29         1662                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30         1685                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31         1486                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0          649                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1          692                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2          590                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3          664                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4          651                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5          634                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6          687                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7          646                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8          607                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9          667                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10          625                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11          627                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12          627                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13          649                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14          627                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15          622                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16          635                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17          608                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18          545                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19          782                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20          732                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21          714                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22          817                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23          763                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24          719                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25          757                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26          755                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27          707                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28          723                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29          810                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30          707                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31          672                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat              478118044                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat            162348368                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat        1330398252                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat                9812.78                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          27304.78                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits              40855                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits             16314                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           83.85                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          75.15                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples        13265                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   339.824802                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   222.050817                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   318.372792                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127         2722     20.52%     20.52% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255         4171     31.44%     51.96% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383         1892     14.26%     66.23% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511         1232      9.29%     75.51% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639          698      5.26%     80.78% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767          444      3.35%     84.12% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895          263      1.98%     86.11% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023          194      1.46%     87.57% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151         1649     12.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total        13265                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead              3118336                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten           1389440                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW              48.554416                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW              21.634439                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   0.37                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              81.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   17524267.488000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   23298288.955200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  92968013.913600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 38577202.944000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 11426594669.144415                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 6147942211.052422                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 37201277982.220474                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 54948182635.719444                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower   855.577124                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  56856033116                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2886800000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT   4480696384                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   23845977.792001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   31702921.756800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  111980565.849596                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 43019745.216000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 11426594669.144415                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 9396405493.777079                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 34705283595.494858                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 55738832969.031921                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower   867.888037                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE  53015269944                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   2886800000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT   8321459556                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples     21787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      2072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples     46587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.009557793652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         1196                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         1196                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             134257                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState             20552                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      48741                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     21787                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    48741                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   21787                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    66                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.37                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     54.39                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                48741                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               21787                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  26344                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  21719                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    429                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    168                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  1087                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  1115                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  1181                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  1201                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  1197                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  1201                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  1198                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  1204                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  1212                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                  1209                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                  1208                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                  1324                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                  1385                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                  1227                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                  1197                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                  1197                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                  1196                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                  1196                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples         1196                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     40.673077                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    23.476173                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   507.705452                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511         1195     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::17408-17919            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1196                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1196                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.167224                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.151135                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.751320                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16              75      6.27%      6.27% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              29      2.42%      8.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             713     59.62%     68.31% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             379     31.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1196                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                   4224                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys                3119424                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1394368                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                    48.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    21.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                  64185397000                       # Total gap between requests
system.mem_ctrls1.avgGap                    910069.72                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst       132608                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data      2981568                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher         1024                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks      1390592                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 2064788.419951288961                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 46424854.305149950087                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 15944.312123175976                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 21652375.863272976130                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         2072                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data        46653                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher           16                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks        21787                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     60499982                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data   1275989143                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher       439842                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 3306081910046                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     29198.83                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     27350.63                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     27490.12                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks 151745624.00                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst       132608                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data      2985792                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher         1024                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total      3119424                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst       132608                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total       132608                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks      1394368                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total      1394368                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         2072                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data        46653                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total         48741                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks        21787                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total        21787                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst      2064788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data     46490625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher        15944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total        48571357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst      2064788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total      2064788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks     21711171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total       21711171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks     21711171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst      2064788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data     46490625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher        15944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total       70282528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts               48675                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts              21728                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0         1470                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1         1431                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2         1441                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3         1404                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4         1324                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5         1283                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6         1362                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7         1354                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         1468                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9         1409                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10         1305                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11         1303                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12         1256                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13         1361                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14         1369                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15         1484                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16         1449                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17         1565                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18         1505                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19         1721                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20         1744                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21         1809                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22         1685                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23         1713                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24         1717                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25         1769                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26         1707                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27         1711                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28         1694                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29         1674                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30         1697                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31         1491                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0          672                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1          686                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2          590                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3          675                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4          624                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5          646                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6          680                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7          657                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8          621                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9          697                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10          630                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11          614                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12          607                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13          656                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14          660                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15          621                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16          613                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17          613                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18          579                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19          775                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20          717                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21          699                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22          815                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23          768                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24          725                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25          725                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26          755                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27          732                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28          740                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29          790                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30          691                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31          655                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat              485505867                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat            162185100                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat        1336928967                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat                9974.44                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          27466.44                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits              40795                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits             16322                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           83.81                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          75.12                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples        13286                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   339.138341                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   220.729106                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   319.381769                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127         2785     20.96%     20.96% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255         4136     31.13%     52.09% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383         1937     14.58%     66.67% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511         1156      8.70%     75.37% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639          723      5.44%     80.81% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767          440      3.31%     84.13% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895          247      1.86%     85.99% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023          196      1.48%     87.46% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151         1666     12.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total        13286                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead              3115200                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten           1390592                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW              48.505587                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW              21.652376                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   0.37                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              81.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   17427586.176000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   23169752.390400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  92639921.203200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 38847814.656000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 11426594669.144415                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 6105903833.132417                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 37233578656.780441                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 54938162233.484238                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower   855.421100                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  56905680414                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2886800000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT   4431049086                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   24008152.896001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   31918531.478400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  112102549.036796                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 42816786.432000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 11426594669.144415                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 9476004525.423481                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 34644122757.619629                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 55757567972.031967                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower   868.179753                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE  52920865180                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   2886800000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT   8415864320                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21862                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        43554                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11161                       # Transaction distribution
system.membus.trans_dist::ReadExReq             75670                       # Transaction distribution
system.membus.trans_dist::ReadExResp            75670                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21862                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port       124984                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port       124795                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       249779                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 249779                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port      4515712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port      4513792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9029504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9029504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             97532                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   97532    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               97532                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy           174918955                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer5.occupancy           174845475                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          515551569                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            919850                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       930291                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       121259                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11376                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               49                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            88789                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           88789                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6459                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       913391                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        18858                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3006415                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3025273                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       793536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    128270784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              129064320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54984                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2787776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1063620                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001074                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032778                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1062479     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1140      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1063620                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  64223529500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2016314500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9718939                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1503275990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
