

================================================================
== Vitis HLS Report for 'extendKey_Pipeline_extendKey_label5'
================================================================
* Date:           Fri Jun 17 13:15:45 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  1.914 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.400 us|  0.400 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- extendKey_label5  |        8|        8|         3|          2|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      33|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      96|    -|
|Register         |        -|     -|      30|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      30|     129|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln155_fu_114_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln155_fu_108_p2  |      icmp|   0|  0|   9|           3|           4|
    |or_ln84_fu_137_p2     |        or|   0|  0|   4|           4|           1|
    |or_ln86_fu_153_p2     |        or|   0|  0|   4|           4|           2|
    |or_ln88_fu_163_p2     |        or|   0|  0|   4|           4|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  33|          19|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7         |   9|          2|    3|          6|
    |i_fu_42                      |   9|          2|    3|          6|
    |key_address0                 |  14|          3|    4|         12|
    |key_address1                 |  14|          3|    4|         12|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  96|         21|   19|         47|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |i_7_reg_195                  |  3|   0|    3|          0|
    |i_fu_42                      |  3|   0|    3|          0|
    |icmp_ln155_reg_200           |  1|   0|    1|          0|
    |one_reg_220                  |  8|   0|    8|          0|
    |shl_ln_reg_204               |  2|   0|    4|          2|
    |two_reg_225                  |  8|   0|    8|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 30|   0|   32|          2|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label5|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label5|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label5|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label5|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label5|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label5|  return value|
|key_address0  |  out|    4|   ap_memory|                                  key|         array|
|key_ce0       |  out|    1|   ap_memory|                                  key|         array|
|key_q0        |   in|    8|   ap_memory|                                  key|         array|
|key_address1  |  out|    4|   ap_memory|                                  key|         array|
|key_ce1       |  out|    1|   ap_memory|                                  key|         array|
|key_q1        |   in|    8|   ap_memory|                                  key|         array|
|w_address0    |  out|    6|   ap_memory|                                    w|         array|
|w_ce0         |  out|    1|   ap_memory|                                    w|         array|
|w_we0         |  out|    1|   ap_memory|                                    w|         array|
|w_d0          |  out|   32|   ap_memory|                                    w|         array|
+--------------+-----+-----+------------+-------------------------------------+--------------+

