
Aula009_TC-RTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000012d8  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000438  20400000  004012d8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000098  20400438  00401710  00020438  2**2
                  ALLOC
  3 .stack        00002000  204004d0  004017a8  00020438  2**0
                  ALLOC
  4 .heap         00000200  204024d0  004037a8  00020438  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020438  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020466  2**0
                  CONTENTS, READONLY
  7 .debug_info   000107b0  00000000  00000000  000204bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002351  00000000  00000000  00030c6f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00003a0a  00000000  00000000  00032fc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000750  00000000  00000000  000369ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000007e0  00000000  00000000  0003711a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001d804  00000000  00000000  000378fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00008e49  00000000  00000000  000550fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00089ac7  00000000  00000000  0005df47  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001060  00000000  00000000  000e7a10  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d0 24 40 20 71 0c 40 00 6f 0c 40 00 6f 0c 40 00     .$@ q.@.o.@.o.@.
  400010:	6f 0c 40 00 6f 0c 40 00 6f 0c 40 00 00 00 00 00     o.@.o.@.o.@.....
	...
  40002c:	6f 0c 40 00 6f 0c 40 00 00 00 00 00 6f 0c 40 00     o.@.o.@.....o.@.
  40003c:	6f 0c 40 00 6f 0c 40 00 6f 0c 40 00 bd 0e 40 00     o.@.o.@.o.@...@.
  40004c:	6f 0c 40 00 6f 0c 40 00 6f 0c 40 00 6f 0c 40 00     o.@.o.@.o.@.o.@.
  40005c:	6f 0c 40 00 6f 0c 40 00 00 00 00 00 cd 04 40 00     o.@.o.@.......@.
  40006c:	e1 04 40 00 f5 04 40 00 6f 0c 40 00 6f 0c 40 00     ..@...@.o.@.o.@.
  40007c:	6f 0c 40 00 09 05 40 00 1d 05 40 00 6f 0c 40 00     o.@...@...@.o.@.
  40008c:	6f 0c 40 00 6f 0c 40 00 6f 0c 40 00 6f 0c 40 00     o.@.o.@.o.@.o.@.
  40009c:	6f 0c 40 00 29 0f 40 00 6f 0c 40 00 6f 0c 40 00     o.@.).@.o.@.o.@.
  4000ac:	6f 0c 40 00 6f 0c 40 00 6f 0c 40 00 6f 0c 40 00     o.@.o.@.o.@.o.@.
  4000bc:	6f 0c 40 00 6f 0c 40 00 6f 0c 40 00 6f 0c 40 00     o.@.o.@.o.@.o.@.
  4000cc:	6f 0c 40 00 00 00 00 00 6f 0c 40 00 00 00 00 00     o.@.....o.@.....
  4000dc:	6f 0c 40 00 6f 0c 40 00 6f 0c 40 00 6f 0c 40 00     o.@.o.@.o.@.o.@.
  4000ec:	6f 0c 40 00 6f 0c 40 00 6f 0c 40 00 6f 0c 40 00     o.@.o.@.o.@.o.@.
  4000fc:	6f 0c 40 00 6f 0c 40 00 6f 0c 40 00 6f 0c 40 00     o.@.o.@.o.@.o.@.
  40010c:	6f 0c 40 00 6f 0c 40 00 00 00 00 00 00 00 00 00     o.@.o.@.........
  40011c:	00 00 00 00 6f 0c 40 00 6f 0c 40 00 6f 0c 40 00     ....o.@.o.@.o.@.
  40012c:	6f 0c 40 00 6f 0c 40 00 00 00 00 00 6f 0c 40 00     o.@.o.@.....o.@.
  40013c:	6f 0c 40 00                                         o.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400438 	.word	0x20400438
  40015c:	00000000 	.word	0x00000000
  400160:	004012d8 	.word	0x004012d8

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004012d8 	.word	0x004012d8
  4001a0:	2040043c 	.word	0x2040043c
  4001a4:	004012d8 	.word	0x004012d8
  4001a8:	00000000 	.word	0x00000000

004001ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001ac:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4001ae:	4810      	ldr	r0, [pc, #64]	; (4001f0 <sysclk_init+0x44>)
  4001b0:	4b10      	ldr	r3, [pc, #64]	; (4001f4 <sysclk_init+0x48>)
  4001b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001b4:	213e      	movs	r1, #62	; 0x3e
  4001b6:	2000      	movs	r0, #0
  4001b8:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x4c>)
  4001ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001bc:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x50>)
  4001be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001c0:	2800      	cmp	r0, #0
  4001c2:	d0fc      	beq.n	4001be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001c4:	4b0e      	ldr	r3, [pc, #56]	; (400200 <sysclk_init+0x54>)
  4001c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001c8:	4a0e      	ldr	r2, [pc, #56]	; (400204 <sysclk_init+0x58>)
  4001ca:	4b0f      	ldr	r3, [pc, #60]	; (400208 <sysclk_init+0x5c>)
  4001cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001ce:	4c0f      	ldr	r4, [pc, #60]	; (40020c <sysclk_init+0x60>)
  4001d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001d2:	2800      	cmp	r0, #0
  4001d4:	d0fc      	beq.n	4001d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001d6:	2002      	movs	r0, #2
  4001d8:	4b0d      	ldr	r3, [pc, #52]	; (400210 <sysclk_init+0x64>)
  4001da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001dc:	2000      	movs	r0, #0
  4001de:	4b0d      	ldr	r3, [pc, #52]	; (400214 <sysclk_init+0x68>)
  4001e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <sysclk_init+0x6c>)
  4001e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001e6:	4802      	ldr	r0, [pc, #8]	; (4001f0 <sysclk_init+0x44>)
  4001e8:	4b02      	ldr	r3, [pc, #8]	; (4001f4 <sysclk_init+0x48>)
  4001ea:	4798      	blx	r3
  4001ec:	bd10      	pop	{r4, pc}
  4001ee:	bf00      	nop
  4001f0:	11e1a300 	.word	0x11e1a300
  4001f4:	00400e45 	.word	0x00400e45
  4001f8:	004005cd 	.word	0x004005cd
  4001fc:	00400621 	.word	0x00400621
  400200:	00400631 	.word	0x00400631
  400204:	20183f01 	.word	0x20183f01
  400208:	400e0600 	.word	0x400e0600
  40020c:	00400641 	.word	0x00400641
  400210:	00400531 	.word	0x00400531
  400214:	00400569 	.word	0x00400569
  400218:	00400d39 	.word	0x00400d39

0040021c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  40021c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40021e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400222:	4b48      	ldr	r3, [pc, #288]	; (400344 <board_init+0x128>)
  400224:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400226:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40022a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40022e:	4b46      	ldr	r3, [pc, #280]	; (400348 <board_init+0x12c>)
  400230:	2200      	movs	r2, #0
  400232:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400236:	695a      	ldr	r2, [r3, #20]
  400238:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  40023c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  40023e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400242:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400246:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  40024a:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  40024e:	f007 0007 	and.w	r0, r7, #7
  400252:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400254:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400258:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  40025c:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400260:	f3bf 8f4f 	dsb	sy
  400264:	f04f 34ff 	mov.w	r4, #4294967295
  400268:	fa04 fc00 	lsl.w	ip, r4, r0
  40026c:	fa06 f000 	lsl.w	r0, r6, r0
  400270:	fa04 f40e 	lsl.w	r4, r4, lr
  400274:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400278:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40027a:	463a      	mov	r2, r7
  40027c:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  40027e:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400282:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400286:	3a01      	subs	r2, #1
  400288:	4423      	add	r3, r4
  40028a:	f1b2 3fff 	cmp.w	r2, #4294967295
  40028e:	d1f6      	bne.n	40027e <board_init+0x62>
        } while(sets--);
  400290:	3e01      	subs	r6, #1
  400292:	4460      	add	r0, ip
  400294:	f1b6 3fff 	cmp.w	r6, #4294967295
  400298:	d1ef      	bne.n	40027a <board_init+0x5e>
  40029a:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  40029e:	4b2a      	ldr	r3, [pc, #168]	; (400348 <board_init+0x12c>)
  4002a0:	695a      	ldr	r2, [r3, #20]
  4002a2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4002a6:	615a      	str	r2, [r3, #20]
  4002a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4002ac:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4002b0:	4a26      	ldr	r2, [pc, #152]	; (40034c <board_init+0x130>)
  4002b2:	4927      	ldr	r1, [pc, #156]	; (400350 <board_init+0x134>)
  4002b4:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4002b6:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  4002ba:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  4002bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4002c0:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4002c4:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4002c8:	f022 0201 	bic.w	r2, r2, #1
  4002cc:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4002d0:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4002d4:	f022 0201 	bic.w	r2, r2, #1
  4002d8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4002dc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4002e0:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4002e4:	200a      	movs	r0, #10
  4002e6:	4c1b      	ldr	r4, [pc, #108]	; (400354 <board_init+0x138>)
  4002e8:	47a0      	blx	r4
  4002ea:	200b      	movs	r0, #11
  4002ec:	47a0      	blx	r4
  4002ee:	200c      	movs	r0, #12
  4002f0:	47a0      	blx	r4
  4002f2:	2010      	movs	r0, #16
  4002f4:	47a0      	blx	r4
  4002f6:	2011      	movs	r0, #17
  4002f8:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4002fa:	4b17      	ldr	r3, [pc, #92]	; (400358 <board_init+0x13c>)
  4002fc:	f44f 7280 	mov.w	r2, #256	; 0x100
  400300:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400302:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400306:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400308:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  40030c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400310:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400312:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400316:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400318:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40031c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  40031e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400320:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400324:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400326:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40032a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40032c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40032e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400332:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400334:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400338:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  40033c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400340:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400342:	bf00      	nop
  400344:	400e1850 	.word	0x400e1850
  400348:	e000ed00 	.word	0xe000ed00
  40034c:	400e0c00 	.word	0x400e0c00
  400350:	5a00080c 	.word	0x5a00080c
  400354:	00400651 	.word	0x00400651
  400358:	400e1200 	.word	0x400e1200

0040035c <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  40035c:	6301      	str	r1, [r0, #48]	; 0x30
  40035e:	4770      	bx	lr

00400360 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400360:	6341      	str	r1, [r0, #52]	; 0x34
  400362:	4770      	bx	lr

00400364 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400364:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400366:	f012 0f01 	tst.w	r2, #1
  40036a:	d10d      	bne.n	400388 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  40036c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40036e:	f012 0f0a 	tst.w	r2, #10
  400372:	d00b      	beq.n	40038c <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400374:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400376:	f012 0f02 	tst.w	r2, #2
  40037a:	d109      	bne.n	400390 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  40037c:	f012 0f08 	tst.w	r2, #8
  400380:	d008      	beq.n	400394 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400382:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400386:	e005      	b.n	400394 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400388:	6641      	str	r1, [r0, #100]	; 0x64
  40038a:	e7f0      	b.n	40036e <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  40038c:	6241      	str	r1, [r0, #36]	; 0x24
  40038e:	e7f2      	b.n	400376 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400390:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400394:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400396:	6001      	str	r1, [r0, #0]
  400398:	4770      	bx	lr

0040039a <pio_set_output>:
{
  40039a:	b410      	push	{r4}
  40039c:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  40039e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4003a0:	b94c      	cbnz	r4, 4003b6 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  4003a2:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4003a4:	b14b      	cbz	r3, 4003ba <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  4003a6:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4003a8:	b94a      	cbnz	r2, 4003be <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  4003aa:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4003ac:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4003ae:	6001      	str	r1, [r0, #0]
}
  4003b0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003b4:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4003b6:	6641      	str	r1, [r0, #100]	; 0x64
  4003b8:	e7f4      	b.n	4003a4 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  4003ba:	6541      	str	r1, [r0, #84]	; 0x54
  4003bc:	e7f4      	b.n	4003a8 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  4003be:	6301      	str	r1, [r0, #48]	; 0x30
  4003c0:	e7f4      	b.n	4003ac <pio_set_output+0x12>

004003c2 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  4003c2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4003c4:	420b      	tst	r3, r1
}
  4003c6:	bf14      	ite	ne
  4003c8:	2001      	movne	r0, #1
  4003ca:	2000      	moveq	r0, #0
  4003cc:	4770      	bx	lr

004003ce <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  4003ce:	f012 0f10 	tst.w	r2, #16
  4003d2:	d012      	beq.n	4003fa <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  4003d4:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4003d8:	f012 0f20 	tst.w	r2, #32
  4003dc:	d007      	beq.n	4003ee <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  4003de:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  4003e2:	f012 0f40 	tst.w	r2, #64	; 0x40
  4003e6:	d005      	beq.n	4003f4 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  4003e8:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  4003ec:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  4003ee:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  4003f2:	e7f6      	b.n	4003e2 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  4003f4:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  4003f8:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  4003fa:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4003fe:	4770      	bx	lr

00400400 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400400:	6401      	str	r1, [r0, #64]	; 0x40
  400402:	4770      	bx	lr

00400404 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400404:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400406:	4770      	bx	lr

00400408 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400408:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40040a:	4770      	bx	lr

0040040c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40040c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400410:	4604      	mov	r4, r0
  400412:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400414:	4b0e      	ldr	r3, [pc, #56]	; (400450 <pio_handler_process+0x44>)
  400416:	4798      	blx	r3
  400418:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40041a:	4620      	mov	r0, r4
  40041c:	4b0d      	ldr	r3, [pc, #52]	; (400454 <pio_handler_process+0x48>)
  40041e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400420:	4005      	ands	r5, r0
  400422:	d013      	beq.n	40044c <pio_handler_process+0x40>
  400424:	4c0c      	ldr	r4, [pc, #48]	; (400458 <pio_handler_process+0x4c>)
  400426:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40042a:	e003      	b.n	400434 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40042c:	42b4      	cmp	r4, r6
  40042e:	d00d      	beq.n	40044c <pio_handler_process+0x40>
  400430:	3410      	adds	r4, #16
		while (status != 0) {
  400432:	b15d      	cbz	r5, 40044c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400434:	6820      	ldr	r0, [r4, #0]
  400436:	4540      	cmp	r0, r8
  400438:	d1f8      	bne.n	40042c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40043a:	6861      	ldr	r1, [r4, #4]
  40043c:	4229      	tst	r1, r5
  40043e:	d0f5      	beq.n	40042c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400440:	68e3      	ldr	r3, [r4, #12]
  400442:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400444:	6863      	ldr	r3, [r4, #4]
  400446:	ea25 0503 	bic.w	r5, r5, r3
  40044a:	e7ef      	b.n	40042c <pio_handler_process+0x20>
  40044c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400450:	00400405 	.word	0x00400405
  400454:	00400409 	.word	0x00400409
  400458:	20400454 	.word	0x20400454

0040045c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40045c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40045e:	4c18      	ldr	r4, [pc, #96]	; (4004c0 <pio_handler_set+0x64>)
  400460:	6826      	ldr	r6, [r4, #0]
  400462:	2e06      	cmp	r6, #6
  400464:	d82a      	bhi.n	4004bc <pio_handler_set+0x60>
  400466:	f04f 0c00 	mov.w	ip, #0
  40046a:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40046c:	4f15      	ldr	r7, [pc, #84]	; (4004c4 <pio_handler_set+0x68>)
  40046e:	e004      	b.n	40047a <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400470:	3401      	adds	r4, #1
  400472:	b2e4      	uxtb	r4, r4
  400474:	46a4      	mov	ip, r4
  400476:	42a6      	cmp	r6, r4
  400478:	d309      	bcc.n	40048e <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  40047a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40047c:	0125      	lsls	r5, r4, #4
  40047e:	597d      	ldr	r5, [r7, r5]
  400480:	428d      	cmp	r5, r1
  400482:	d1f5      	bne.n	400470 <pio_handler_set+0x14>
  400484:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400488:	686d      	ldr	r5, [r5, #4]
  40048a:	4295      	cmp	r5, r2
  40048c:	d1f0      	bne.n	400470 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40048e:	4d0d      	ldr	r5, [pc, #52]	; (4004c4 <pio_handler_set+0x68>)
  400490:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400494:	eb05 040e 	add.w	r4, r5, lr
  400498:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  40049c:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  40049e:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4004a0:	9906      	ldr	r1, [sp, #24]
  4004a2:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4004a4:	3601      	adds	r6, #1
  4004a6:	4566      	cmp	r6, ip
  4004a8:	d005      	beq.n	4004b6 <pio_handler_set+0x5a>
  4004aa:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4004ac:	461a      	mov	r2, r3
  4004ae:	4b06      	ldr	r3, [pc, #24]	; (4004c8 <pio_handler_set+0x6c>)
  4004b0:	4798      	blx	r3

	return 0;
  4004b2:	2000      	movs	r0, #0
  4004b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  4004b6:	4902      	ldr	r1, [pc, #8]	; (4004c0 <pio_handler_set+0x64>)
  4004b8:	600e      	str	r6, [r1, #0]
  4004ba:	e7f6      	b.n	4004aa <pio_handler_set+0x4e>
		return 1;
  4004bc:	2001      	movs	r0, #1
}
  4004be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4004c0:	204004c4 	.word	0x204004c4
  4004c4:	20400454 	.word	0x20400454
  4004c8:	004003cf 	.word	0x004003cf

004004cc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4004cc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4004ce:	210a      	movs	r1, #10
  4004d0:	4801      	ldr	r0, [pc, #4]	; (4004d8 <PIOA_Handler+0xc>)
  4004d2:	4b02      	ldr	r3, [pc, #8]	; (4004dc <PIOA_Handler+0x10>)
  4004d4:	4798      	blx	r3
  4004d6:	bd08      	pop	{r3, pc}
  4004d8:	400e0e00 	.word	0x400e0e00
  4004dc:	0040040d 	.word	0x0040040d

004004e0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4004e0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4004e2:	210b      	movs	r1, #11
  4004e4:	4801      	ldr	r0, [pc, #4]	; (4004ec <PIOB_Handler+0xc>)
  4004e6:	4b02      	ldr	r3, [pc, #8]	; (4004f0 <PIOB_Handler+0x10>)
  4004e8:	4798      	blx	r3
  4004ea:	bd08      	pop	{r3, pc}
  4004ec:	400e1000 	.word	0x400e1000
  4004f0:	0040040d 	.word	0x0040040d

004004f4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4004f4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4004f6:	210c      	movs	r1, #12
  4004f8:	4801      	ldr	r0, [pc, #4]	; (400500 <PIOC_Handler+0xc>)
  4004fa:	4b02      	ldr	r3, [pc, #8]	; (400504 <PIOC_Handler+0x10>)
  4004fc:	4798      	blx	r3
  4004fe:	bd08      	pop	{r3, pc}
  400500:	400e1200 	.word	0x400e1200
  400504:	0040040d 	.word	0x0040040d

00400508 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400508:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40050a:	2110      	movs	r1, #16
  40050c:	4801      	ldr	r0, [pc, #4]	; (400514 <PIOD_Handler+0xc>)
  40050e:	4b02      	ldr	r3, [pc, #8]	; (400518 <PIOD_Handler+0x10>)
  400510:	4798      	blx	r3
  400512:	bd08      	pop	{r3, pc}
  400514:	400e1400 	.word	0x400e1400
  400518:	0040040d 	.word	0x0040040d

0040051c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40051c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40051e:	2111      	movs	r1, #17
  400520:	4801      	ldr	r0, [pc, #4]	; (400528 <PIOE_Handler+0xc>)
  400522:	4b02      	ldr	r3, [pc, #8]	; (40052c <PIOE_Handler+0x10>)
  400524:	4798      	blx	r3
  400526:	bd08      	pop	{r3, pc}
  400528:	400e1600 	.word	0x400e1600
  40052c:	0040040d 	.word	0x0040040d

00400530 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400530:	2803      	cmp	r0, #3
  400532:	d011      	beq.n	400558 <pmc_mck_set_division+0x28>
  400534:	2804      	cmp	r0, #4
  400536:	d012      	beq.n	40055e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400538:	2802      	cmp	r0, #2
  40053a:	bf0c      	ite	eq
  40053c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400540:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400542:	4a08      	ldr	r2, [pc, #32]	; (400564 <pmc_mck_set_division+0x34>)
  400544:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400546:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40054a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  40054c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40054e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400550:	f013 0f08 	tst.w	r3, #8
  400554:	d0fb      	beq.n	40054e <pmc_mck_set_division+0x1e>
}
  400556:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400558:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  40055c:	e7f1      	b.n	400542 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40055e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400562:	e7ee      	b.n	400542 <pmc_mck_set_division+0x12>
  400564:	400e0600 	.word	0x400e0600

00400568 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400568:	4a17      	ldr	r2, [pc, #92]	; (4005c8 <pmc_switch_mck_to_pllack+0x60>)
  40056a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40056c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400570:	4318      	orrs	r0, r3
  400572:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400574:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400576:	f013 0f08 	tst.w	r3, #8
  40057a:	d10a      	bne.n	400592 <pmc_switch_mck_to_pllack+0x2a>
  40057c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400580:	4911      	ldr	r1, [pc, #68]	; (4005c8 <pmc_switch_mck_to_pllack+0x60>)
  400582:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400584:	f012 0f08 	tst.w	r2, #8
  400588:	d103      	bne.n	400592 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40058a:	3b01      	subs	r3, #1
  40058c:	d1f9      	bne.n	400582 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40058e:	2001      	movs	r0, #1
  400590:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400592:	4a0d      	ldr	r2, [pc, #52]	; (4005c8 <pmc_switch_mck_to_pllack+0x60>)
  400594:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400596:	f023 0303 	bic.w	r3, r3, #3
  40059a:	f043 0302 	orr.w	r3, r3, #2
  40059e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4005a0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4005a2:	f013 0f08 	tst.w	r3, #8
  4005a6:	d10a      	bne.n	4005be <pmc_switch_mck_to_pllack+0x56>
  4005a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4005ac:	4906      	ldr	r1, [pc, #24]	; (4005c8 <pmc_switch_mck_to_pllack+0x60>)
  4005ae:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4005b0:	f012 0f08 	tst.w	r2, #8
  4005b4:	d105      	bne.n	4005c2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4005b6:	3b01      	subs	r3, #1
  4005b8:	d1f9      	bne.n	4005ae <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4005ba:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4005bc:	4770      	bx	lr
	return 0;
  4005be:	2000      	movs	r0, #0
  4005c0:	4770      	bx	lr
  4005c2:	2000      	movs	r0, #0
  4005c4:	4770      	bx	lr
  4005c6:	bf00      	nop
  4005c8:	400e0600 	.word	0x400e0600

004005cc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4005cc:	b9a0      	cbnz	r0, 4005f8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4005ce:	480e      	ldr	r0, [pc, #56]	; (400608 <pmc_switch_mainck_to_xtal+0x3c>)
  4005d0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4005d2:	0209      	lsls	r1, r1, #8
  4005d4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4005d6:	4a0d      	ldr	r2, [pc, #52]	; (40060c <pmc_switch_mainck_to_xtal+0x40>)
  4005d8:	401a      	ands	r2, r3
  4005da:	4b0d      	ldr	r3, [pc, #52]	; (400610 <pmc_switch_mainck_to_xtal+0x44>)
  4005dc:	4313      	orrs	r3, r2
  4005de:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4005e0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4005e2:	4602      	mov	r2, r0
  4005e4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4005e6:	f013 0f01 	tst.w	r3, #1
  4005ea:	d0fb      	beq.n	4005e4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4005ec:	4a06      	ldr	r2, [pc, #24]	; (400608 <pmc_switch_mainck_to_xtal+0x3c>)
  4005ee:	6a11      	ldr	r1, [r2, #32]
  4005f0:	4b08      	ldr	r3, [pc, #32]	; (400614 <pmc_switch_mainck_to_xtal+0x48>)
  4005f2:	430b      	orrs	r3, r1
  4005f4:	6213      	str	r3, [r2, #32]
  4005f6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4005f8:	4903      	ldr	r1, [pc, #12]	; (400608 <pmc_switch_mainck_to_xtal+0x3c>)
  4005fa:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4005fc:	4a06      	ldr	r2, [pc, #24]	; (400618 <pmc_switch_mainck_to_xtal+0x4c>)
  4005fe:	401a      	ands	r2, r3
  400600:	4b06      	ldr	r3, [pc, #24]	; (40061c <pmc_switch_mainck_to_xtal+0x50>)
  400602:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400604:	620b      	str	r3, [r1, #32]
  400606:	4770      	bx	lr
  400608:	400e0600 	.word	0x400e0600
  40060c:	ffc8fffc 	.word	0xffc8fffc
  400610:	00370001 	.word	0x00370001
  400614:	01370000 	.word	0x01370000
  400618:	fec8fffc 	.word	0xfec8fffc
  40061c:	01370002 	.word	0x01370002

00400620 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400620:	4b02      	ldr	r3, [pc, #8]	; (40062c <pmc_osc_is_ready_mainck+0xc>)
  400622:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400624:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400628:	4770      	bx	lr
  40062a:	bf00      	nop
  40062c:	400e0600 	.word	0x400e0600

00400630 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400630:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400634:	4b01      	ldr	r3, [pc, #4]	; (40063c <pmc_disable_pllack+0xc>)
  400636:	629a      	str	r2, [r3, #40]	; 0x28
  400638:	4770      	bx	lr
  40063a:	bf00      	nop
  40063c:	400e0600 	.word	0x400e0600

00400640 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400640:	4b02      	ldr	r3, [pc, #8]	; (40064c <pmc_is_locked_pllack+0xc>)
  400642:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400644:	f000 0002 	and.w	r0, r0, #2
  400648:	4770      	bx	lr
  40064a:	bf00      	nop
  40064c:	400e0600 	.word	0x400e0600

00400650 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400650:	283f      	cmp	r0, #63	; 0x3f
  400652:	d81e      	bhi.n	400692 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400654:	281f      	cmp	r0, #31
  400656:	d80c      	bhi.n	400672 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400658:	4b11      	ldr	r3, [pc, #68]	; (4006a0 <pmc_enable_periph_clk+0x50>)
  40065a:	699a      	ldr	r2, [r3, #24]
  40065c:	2301      	movs	r3, #1
  40065e:	4083      	lsls	r3, r0
  400660:	4393      	bics	r3, r2
  400662:	d018      	beq.n	400696 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400664:	2301      	movs	r3, #1
  400666:	fa03 f000 	lsl.w	r0, r3, r0
  40066a:	4b0d      	ldr	r3, [pc, #52]	; (4006a0 <pmc_enable_periph_clk+0x50>)
  40066c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40066e:	2000      	movs	r0, #0
  400670:	4770      	bx	lr
		ul_id -= 32;
  400672:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400674:	4b0a      	ldr	r3, [pc, #40]	; (4006a0 <pmc_enable_periph_clk+0x50>)
  400676:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40067a:	2301      	movs	r3, #1
  40067c:	4083      	lsls	r3, r0
  40067e:	4393      	bics	r3, r2
  400680:	d00b      	beq.n	40069a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400682:	2301      	movs	r3, #1
  400684:	fa03 f000 	lsl.w	r0, r3, r0
  400688:	4b05      	ldr	r3, [pc, #20]	; (4006a0 <pmc_enable_periph_clk+0x50>)
  40068a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40068e:	2000      	movs	r0, #0
  400690:	4770      	bx	lr
		return 1;
  400692:	2001      	movs	r0, #1
  400694:	4770      	bx	lr
	return 0;
  400696:	2000      	movs	r0, #0
  400698:	4770      	bx	lr
  40069a:	2000      	movs	r0, #0
}
  40069c:	4770      	bx	lr
  40069e:	bf00      	nop
  4006a0:	400e0600 	.word	0x400e0600

004006a4 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  4006a4:	4770      	bx	lr
	...

004006a8 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  4006a8:	4a10      	ldr	r2, [pc, #64]	; (4006ec <pmc_enable_waitmode+0x44>)
  4006aa:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  4006ac:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  4006b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  4006b4:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  4006b6:	6a11      	ldr	r1, [r2, #32]
  4006b8:	4b0d      	ldr	r3, [pc, #52]	; (4006f0 <pmc_enable_waitmode+0x48>)
  4006ba:	430b      	orrs	r3, r1
  4006bc:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4006be:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4006c0:	f013 0f08 	tst.w	r3, #8
  4006c4:	d0fb      	beq.n	4006be <pmc_enable_waitmode+0x16>
  4006c6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  4006ca:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  4006cc:	3b01      	subs	r3, #1
  4006ce:	d1fc      	bne.n	4006ca <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  4006d0:	4a06      	ldr	r2, [pc, #24]	; (4006ec <pmc_enable_waitmode+0x44>)
  4006d2:	6a13      	ldr	r3, [r2, #32]
  4006d4:	f013 0f08 	tst.w	r3, #8
  4006d8:	d0fb      	beq.n	4006d2 <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  4006da:	4a04      	ldr	r2, [pc, #16]	; (4006ec <pmc_enable_waitmode+0x44>)
  4006dc:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  4006de:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  4006e2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  4006e6:	6713      	str	r3, [r2, #112]	; 0x70
  4006e8:	4770      	bx	lr
  4006ea:	bf00      	nop
  4006ec:	400e0600 	.word	0x400e0600
  4006f0:	00370004 	.word	0x00370004

004006f4 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  4006f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  4006f8:	1e43      	subs	r3, r0, #1
  4006fa:	2b04      	cmp	r3, #4
  4006fc:	f200 8105 	bhi.w	40090a <pmc_sleep+0x216>
  400700:	e8df f013 	tbh	[pc, r3, lsl #1]
  400704:	00050005 	.word	0x00050005
  400708:	00130013 	.word	0x00130013
  40070c:	00f4      	.short	0x00f4
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  40070e:	4a80      	ldr	r2, [pc, #512]	; (400910 <pmc_sleep+0x21c>)
  400710:	6913      	ldr	r3, [r2, #16]
  400712:	f023 0304 	bic.w	r3, r3, #4
  400716:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  400718:	2201      	movs	r2, #1
  40071a:	4b7e      	ldr	r3, [pc, #504]	; (400914 <pmc_sleep+0x220>)
  40071c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40071e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400722:	b662      	cpsie	i
  __ASM volatile ("wfi");
  400724:	bf30      	wfi
  400726:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40072a:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  40072c:	2803      	cmp	r0, #3
  40072e:	bf0c      	ite	eq
  400730:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  400732:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  400736:	4b78      	ldr	r3, [pc, #480]	; (400918 <pmc_sleep+0x224>)
  400738:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40073a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  40073c:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  400740:	2200      	movs	r2, #0
  400742:	4b74      	ldr	r3, [pc, #464]	; (400914 <pmc_sleep+0x220>)
  400744:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  400746:	2201      	movs	r2, #1
  400748:	4b74      	ldr	r3, [pc, #464]	; (40091c <pmc_sleep+0x228>)
  40074a:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  40074c:	4b74      	ldr	r3, [pc, #464]	; (400920 <pmc_sleep+0x22c>)
  40074e:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  400750:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  400752:	4a74      	ldr	r2, [pc, #464]	; (400924 <pmc_sleep+0x230>)
  400754:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  400758:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  40075a:	4a73      	ldr	r2, [pc, #460]	; (400928 <pmc_sleep+0x234>)
  40075c:	433a      	orrs	r2, r7
  40075e:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  400760:	f005 0903 	and.w	r9, r5, #3
  400764:	f1b9 0f01 	cmp.w	r9, #1
  400768:	f240 8089 	bls.w	40087e <pmc_sleep+0x18a>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  40076c:	f025 0103 	bic.w	r1, r5, #3
  400770:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  400774:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400776:	461a      	mov	r2, r3
  400778:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40077a:	f013 0f08 	tst.w	r3, #8
  40077e:	d0fb      	beq.n	400778 <pmc_sleep+0x84>
	if (mckr & PMC_MCKR_PRES_Msk) {
  400780:	f011 0f70 	tst.w	r1, #112	; 0x70
  400784:	d008      	beq.n	400798 <pmc_sleep+0xa4>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  400786:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  40078a:	4b65      	ldr	r3, [pc, #404]	; (400920 <pmc_sleep+0x22c>)
  40078c:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40078e:	461a      	mov	r2, r3
  400790:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400792:	f013 0f08 	tst.w	r3, #8
  400796:	d0fb      	beq.n	400790 <pmc_sleep+0x9c>
	pmc_disable_pllack();
  400798:	4b64      	ldr	r3, [pc, #400]	; (40092c <pmc_sleep+0x238>)
  40079a:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40079c:	4a60      	ldr	r2, [pc, #384]	; (400920 <pmc_sleep+0x22c>)
  40079e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4007a0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4007a4:	d0fb      	beq.n	40079e <pmc_sleep+0xaa>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4007a6:	4a5e      	ldr	r2, [pc, #376]	; (400920 <pmc_sleep+0x22c>)
  4007a8:	6a11      	ldr	r1, [r2, #32]
  4007aa:	4b61      	ldr	r3, [pc, #388]	; (400930 <pmc_sleep+0x23c>)
  4007ac:	400b      	ands	r3, r1
  4007ae:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4007b2:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4007b4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4007b6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4007ba:	d0fb      	beq.n	4007b4 <pmc_sleep+0xc0>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  4007bc:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  4007c0:	4a58      	ldr	r2, [pc, #352]	; (400924 <pmc_sleep+0x230>)
  4007c2:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  4007c4:	2c04      	cmp	r4, #4
  4007c6:	d05c      	beq.n	400882 <pmc_sleep+0x18e>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  4007c8:	4c52      	ldr	r4, [pc, #328]	; (400914 <pmc_sleep+0x220>)
  4007ca:	2301      	movs	r3, #1
  4007cc:	7023      	strb	r3, [r4, #0]
  4007ce:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4007d2:	b662      	cpsie	i

		pmc_enable_waitmode();
  4007d4:	4b57      	ldr	r3, [pc, #348]	; (400934 <pmc_sleep+0x240>)
  4007d6:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  4007d8:	b672      	cpsid	i
  4007da:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  4007de:	2300      	movs	r3, #0
  4007e0:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  4007e2:	f017 0f02 	tst.w	r7, #2
  4007e6:	d055      	beq.n	400894 <pmc_sleep+0x1a0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4007e8:	4a4d      	ldr	r2, [pc, #308]	; (400920 <pmc_sleep+0x22c>)
  4007ea:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4007ec:	4952      	ldr	r1, [pc, #328]	; (400938 <pmc_sleep+0x244>)
  4007ee:	4019      	ands	r1, r3
  4007f0:	4b52      	ldr	r3, [pc, #328]	; (40093c <pmc_sleep+0x248>)
  4007f2:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4007f4:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4007f6:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  4007f8:	4b51      	ldr	r3, [pc, #324]	; (400940 <pmc_sleep+0x24c>)
  4007fa:	400b      	ands	r3, r1
  4007fc:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400800:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  400802:	4b50      	ldr	r3, [pc, #320]	; (400944 <pmc_sleep+0x250>)
  400804:	4033      	ands	r3, r6
  400806:	2b00      	cmp	r3, #0
  400808:	d06e      	beq.n	4008e8 <pmc_sleep+0x1f4>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  40080a:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  40080e:	4b44      	ldr	r3, [pc, #272]	; (400920 <pmc_sleep+0x22c>)
  400810:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  400812:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  400814:	f1b9 0f02 	cmp.w	r9, #2
  400818:	d104      	bne.n	400824 <pmc_sleep+0x130>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  40081a:	4a41      	ldr	r2, [pc, #260]	; (400920 <pmc_sleep+0x22c>)
  40081c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40081e:	f013 0f02 	tst.w	r3, #2
  400822:	d0fb      	beq.n	40081c <pmc_sleep+0x128>
	mckr = PMC->PMC_MCKR;
  400824:	4a3e      	ldr	r2, [pc, #248]	; (400920 <pmc_sleep+0x22c>)
  400826:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  400828:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  40082c:	f005 0070 	and.w	r0, r5, #112	; 0x70
  400830:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  400832:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400834:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400836:	f013 0f08 	tst.w	r3, #8
  40083a:	d0fb      	beq.n	400834 <pmc_sleep+0x140>
	EFC0->EEFC_FMR = fmr_setting;
  40083c:	4b39      	ldr	r3, [pc, #228]	; (400924 <pmc_sleep+0x230>)
  40083e:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  400842:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400846:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400848:	461a      	mov	r2, r3
  40084a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40084c:	f013 0f08 	tst.w	r3, #8
  400850:	d0fb      	beq.n	40084a <pmc_sleep+0x156>
	while (!(PMC->PMC_SR & pll_sr));
  400852:	4a33      	ldr	r2, [pc, #204]	; (400920 <pmc_sleep+0x22c>)
  400854:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400856:	420b      	tst	r3, r1
  400858:	d0fc      	beq.n	400854 <pmc_sleep+0x160>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  40085a:	2200      	movs	r2, #0
  40085c:	4b2f      	ldr	r3, [pc, #188]	; (40091c <pmc_sleep+0x228>)
  40085e:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  400860:	4b39      	ldr	r3, [pc, #228]	; (400948 <pmc_sleep+0x254>)
  400862:	681b      	ldr	r3, [r3, #0]
  400864:	b11b      	cbz	r3, 40086e <pmc_sleep+0x17a>
			callback_clocks_restored();
  400866:	4798      	blx	r3
			callback_clocks_restored = NULL;
  400868:	2200      	movs	r2, #0
  40086a:	4b37      	ldr	r3, [pc, #220]	; (400948 <pmc_sleep+0x254>)
  40086c:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  40086e:	2201      	movs	r2, #1
  400870:	4b28      	ldr	r3, [pc, #160]	; (400914 <pmc_sleep+0x220>)
  400872:	701a      	strb	r2, [r3, #0]
  400874:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400878:	b662      	cpsie	i
  40087a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  40087e:	4629      	mov	r1, r5
  400880:	e77e      	b.n	400780 <pmc_sleep+0x8c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400882:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  400886:	6a11      	ldr	r1, [r2, #32]
  400888:	4b30      	ldr	r3, [pc, #192]	; (40094c <pmc_sleep+0x258>)
  40088a:	400b      	ands	r3, r1
  40088c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400890:	6213      	str	r3, [r2, #32]
  400892:	e799      	b.n	4007c8 <pmc_sleep+0xd4>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  400894:	f017 0f01 	tst.w	r7, #1
  400898:	d0b3      	beq.n	400802 <pmc_sleep+0x10e>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  40089a:	4b21      	ldr	r3, [pc, #132]	; (400920 <pmc_sleep+0x22c>)
  40089c:	6a1b      	ldr	r3, [r3, #32]
  40089e:	f013 0f01 	tst.w	r3, #1
  4008a2:	d10b      	bne.n	4008bc <pmc_sleep+0x1c8>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4008a4:	491e      	ldr	r1, [pc, #120]	; (400920 <pmc_sleep+0x22c>)
  4008a6:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  4008a8:	4a29      	ldr	r2, [pc, #164]	; (400950 <pmc_sleep+0x25c>)
  4008aa:	401a      	ands	r2, r3
  4008ac:	4b29      	ldr	r3, [pc, #164]	; (400954 <pmc_sleep+0x260>)
  4008ae:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4008b0:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4008b2:	460a      	mov	r2, r1
  4008b4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4008b6:	f013 0f01 	tst.w	r3, #1
  4008ba:	d0fb      	beq.n	4008b4 <pmc_sleep+0x1c0>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  4008bc:	4b18      	ldr	r3, [pc, #96]	; (400920 <pmc_sleep+0x22c>)
  4008be:	6a1b      	ldr	r3, [r3, #32]
  4008c0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4008c4:	d108      	bne.n	4008d8 <pmc_sleep+0x1e4>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4008c6:	4a16      	ldr	r2, [pc, #88]	; (400920 <pmc_sleep+0x22c>)
  4008c8:	6a11      	ldr	r1, [r2, #32]
  4008ca:	4b23      	ldr	r3, [pc, #140]	; (400958 <pmc_sleep+0x264>)
  4008cc:	430b      	orrs	r3, r1
  4008ce:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4008d0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4008d2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4008d6:	d0fb      	beq.n	4008d0 <pmc_sleep+0x1dc>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4008d8:	4a11      	ldr	r2, [pc, #68]	; (400920 <pmc_sleep+0x22c>)
  4008da:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  4008dc:	4b18      	ldr	r3, [pc, #96]	; (400940 <pmc_sleep+0x24c>)
  4008de:	400b      	ands	r3, r1
  4008e0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4008e4:	6213      	str	r3, [r2, #32]
  4008e6:	e78c      	b.n	400802 <pmc_sleep+0x10e>
	uint32_t pll_sr = 0;
  4008e8:	2100      	movs	r1, #0
  4008ea:	e793      	b.n	400814 <pmc_sleep+0x120>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  4008ec:	4a08      	ldr	r2, [pc, #32]	; (400910 <pmc_sleep+0x21c>)
  4008ee:	6913      	ldr	r3, [r2, #16]
  4008f0:	f043 0304 	orr.w	r3, r3, #4
  4008f4:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  4008f6:	4a19      	ldr	r2, [pc, #100]	; (40095c <pmc_sleep+0x268>)
  4008f8:	4b19      	ldr	r3, [pc, #100]	; (400960 <pmc_sleep+0x26c>)
  4008fa:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  4008fc:	2201      	movs	r2, #1
  4008fe:	4b05      	ldr	r3, [pc, #20]	; (400914 <pmc_sleep+0x220>)
  400900:	701a      	strb	r2, [r3, #0]
  400902:	f3bf 8f5f 	dmb	sy
  400906:	b662      	cpsie	i
  __ASM volatile ("wfi");
  400908:	bf30      	wfi
  40090a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40090e:	bf00      	nop
  400910:	e000ed00 	.word	0xe000ed00
  400914:	20400000 	.word	0x20400000
  400918:	004006a5 	.word	0x004006a5
  40091c:	204004c8 	.word	0x204004c8
  400920:	400e0600 	.word	0x400e0600
  400924:	400e0c00 	.word	0x400e0c00
  400928:	00370008 	.word	0x00370008
  40092c:	00400631 	.word	0x00400631
  400930:	fec8ffff 	.word	0xfec8ffff
  400934:	004006a9 	.word	0x004006a9
  400938:	fec8fffc 	.word	0xfec8fffc
  40093c:	01370002 	.word	0x01370002
  400940:	ffc8ff87 	.word	0xffc8ff87
  400944:	07ff0000 	.word	0x07ff0000
  400948:	204004cc 	.word	0x204004cc
  40094c:	ffc8fffe 	.word	0xffc8fffe
  400950:	ffc8fffc 	.word	0xffc8fffc
  400954:	00370001 	.word	0x00370001
  400958:	01370000 	.word	0x01370000
  40095c:	a5000004 	.word	0xa5000004
  400960:	400e1810 	.word	0x400e1810

00400964 <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  400964:	b921      	cbnz	r1, 400970 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  400966:	6843      	ldr	r3, [r0, #4]
  400968:	f023 0301 	bic.w	r3, r3, #1
  40096c:	6043      	str	r3, [r0, #4]
  40096e:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  400970:	6843      	ldr	r3, [r0, #4]
  400972:	f043 0301 	orr.w	r3, r3, #1
  400976:	6043      	str	r3, [r0, #4]
  400978:	4770      	bx	lr

0040097a <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  40097a:	6201      	str	r1, [r0, #32]
  40097c:	4770      	bx	lr
	...

00400980 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  400980:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400982:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  400984:	f014 0f01 	tst.w	r4, #1
  400988:	d005      	beq.n	400996 <rtc_set_time+0x16>
  40098a:	290c      	cmp	r1, #12
  40098c:	d903      	bls.n	400996 <rtc_set_time+0x16>
			ul_hour -= 12;
  40098e:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  400990:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  400994:	e000      	b.n	400998 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  400996:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400998:	4c1c      	ldr	r4, [pc, #112]	; (400a0c <rtc_set_time+0x8c>)
  40099a:	fba4 5603 	umull	r5, r6, r4, r3
  40099e:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  4009a0:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  4009a4:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  4009a8:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4009ac:	fba4 6502 	umull	r6, r5, r4, r2
  4009b0:	08ed      	lsrs	r5, r5, #3
  4009b2:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  4009b6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4009ba:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  4009be:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  4009c2:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4009c4:	fba4 4201 	umull	r4, r2, r4, r1
  4009c8:	08d2      	lsrs	r2, r2, #3
  4009ca:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  4009ce:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4009d2:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4009d6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  4009da:	6803      	ldr	r3, [r0, #0]
  4009dc:	f043 0301 	orr.w	r3, r3, #1
  4009e0:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4009e2:	6983      	ldr	r3, [r0, #24]
  4009e4:	f013 0f01 	tst.w	r3, #1
  4009e8:	d0fb      	beq.n	4009e2 <rtc_set_time+0x62>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4009ea:	2301      	movs	r3, #1
  4009ec:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  4009ee:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  4009f0:	6803      	ldr	r3, [r0, #0]
  4009f2:	f023 0301 	bic.w	r3, r3, #1
  4009f6:	6003      	str	r3, [r0, #0]
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  4009f8:	69c3      	ldr	r3, [r0, #28]
  4009fa:	f043 0304 	orr.w	r3, r3, #4
  4009fe:	61c3      	str	r3, [r0, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  400a00:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400a02:	f000 0001 	and.w	r0, r0, #1
  400a06:	bcf0      	pop	{r4, r5, r6, r7}
  400a08:	4770      	bx	lr
  400a0a:	bf00      	nop
  400a0c:	cccccccd 	.word	0xcccccccd

00400a10 <rtc_set_time_alarm>:
 */
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
  400a10:	b5f0      	push	{r4, r5, r6, r7, lr}
  400a12:	9c05      	ldr	r4, [sp, #20]
  400a14:	9d06      	ldr	r5, [sp, #24]
  400a16:	9f07      	ldr	r7, [sp, #28]
	uint32_t ul_alarm = 0;

	/* Hour alarm setting */
	if (ul_hour_flag) {
  400a18:	460e      	mov	r6, r1
  400a1a:	b1b1      	cbz	r1, 400a4a <rtc_set_time_alarm+0x3a>
		/* If 12-hour mode, set AMPM bit */
		if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400a1c:	6841      	ldr	r1, [r0, #4]
			if (ul_hour > 12) {
  400a1e:	f011 0f01 	tst.w	r1, #1
  400a22:	d005      	beq.n	400a30 <rtc_set_time_alarm+0x20>
  400a24:	2a0c      	cmp	r2, #12
  400a26:	d903      	bls.n	400a30 <rtc_set_time_alarm+0x20>
				ul_hour -= 12;
  400a28:	3a0c      	subs	r2, #12
				ul_alarm |= RTC_TIMR_AMPM;
  400a2a:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  400a2e:	e000      	b.n	400a32 <rtc_set_time_alarm+0x22>
	uint32_t ul_alarm = 0;
  400a30:	2600      	movs	r6, #0
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400a32:	4919      	ldr	r1, [pc, #100]	; (400a98 <rtc_set_time_alarm+0x88>)
  400a34:	fba1 e102 	umull	lr, r1, r1, r2
  400a38:	08c9      	lsrs	r1, r1, #3
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400a3a:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
  400a3e:	eba2 024e 	sub.w	r2, r2, lr, lsl #1
  400a42:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400a44:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
  400a48:	4316      	orrs	r6, r2
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
  400a4a:	b15b      	cbz	r3, 400a64 <rtc_set_time_alarm+0x54>
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400a4c:	4b12      	ldr	r3, [pc, #72]	; (400a98 <rtc_set_time_alarm+0x88>)
  400a4e:	fba3 2304 	umull	r2, r3, r3, r4
  400a52:	08db      	lsrs	r3, r3, #3
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400a54:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  400a58:	eba4 0442 	sub.w	r4, r4, r2, lsl #1
  400a5c:	0224      	lsls	r4, r4, #8
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400a5e:	ea44 3403 	orr.w	r4, r4, r3, lsl #12
  400a62:	4326      	orrs	r6, r4
	}

	/* Second alarm setting */
	if (ul_second_flag) {
  400a64:	b155      	cbz	r5, 400a7c <rtc_set_time_alarm+0x6c>
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400a66:	4b0c      	ldr	r3, [pc, #48]	; (400a98 <rtc_set_time_alarm+0x88>)
  400a68:	fba3 2307 	umull	r2, r3, r3, r7
  400a6c:	08db      	lsrs	r3, r3, #3
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400a6e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  400a72:	eba7 0742 	sub.w	r7, r7, r2, lsl #1
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400a76:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
  400a7a:	431e      	orrs	r6, r3
	}

	p_rtc->RTC_TIMALR &= ~(RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  400a7c:	6902      	ldr	r2, [r0, #16]
  400a7e:	4b07      	ldr	r3, [pc, #28]	; (400a9c <rtc_set_time_alarm+0x8c>)
  400a80:	4013      	ands	r3, r2
  400a82:	6103      	str	r3, [r0, #16]
	p_rtc->RTC_TIMALR = ul_alarm;
  400a84:	6106      	str	r6, [r0, #16]
	p_rtc->RTC_TIMALR |= (RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  400a86:	6902      	ldr	r2, [r0, #16]
  400a88:	4b05      	ldr	r3, [pc, #20]	; (400aa0 <rtc_set_time_alarm+0x90>)
  400a8a:	4313      	orrs	r3, r2
  400a8c:	6103      	str	r3, [r0, #16]

	return (p_rtc->RTC_VER & RTC_VER_NVTIMALR);
  400a8e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400a90:	f000 0004 	and.w	r0, r0, #4
  400a94:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400a96:	bf00      	nop
  400a98:	cccccccd 	.word	0xcccccccd
  400a9c:	ff7f7f7f 	.word	0xff7f7f7f
  400aa0:	00808080 	.word	0x00808080

00400aa4 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  400aa4:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400aa6:	4d2a      	ldr	r5, [pc, #168]	; (400b50 <rtc_set_date+0xac>)
  400aa8:	fba5 4603 	umull	r4, r6, r5, r3
  400aac:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  400aae:	9c03      	ldr	r4, [sp, #12]
  400ab0:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400ab2:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400ab6:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  400aba:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400abe:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400ac2:	fba5 6402 	umull	r6, r4, r5, r2
  400ac6:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400ac8:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400acc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400ad0:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400ad4:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  400ad8:	4b1e      	ldr	r3, [pc, #120]	; (400b54 <rtc_set_date+0xb0>)
  400ada:	fba3 4301 	umull	r4, r3, r3, r1
  400ade:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400ae0:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  400ae4:	4b1c      	ldr	r3, [pc, #112]	; (400b58 <rtc_set_date+0xb4>)
  400ae6:	fba3 4301 	umull	r4, r3, r3, r1
  400aea:	095b      	lsrs	r3, r3, #5
  400aec:	fba5 6403 	umull	r6, r4, r5, r3
  400af0:	08e4      	lsrs	r4, r4, #3
  400af2:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400af6:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400afa:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  400afc:	fba5 4301 	umull	r4, r3, r5, r1
  400b00:	08db      	lsrs	r3, r3, #3
  400b02:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  400b06:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400b0a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  400b0e:	fba5 1503 	umull	r1, r5, r5, r3
  400b12:	08ed      	lsrs	r5, r5, #3
  400b14:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  400b18:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400b1c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  400b20:	6803      	ldr	r3, [r0, #0]
  400b22:	f043 0302 	orr.w	r3, r3, #2
  400b26:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400b28:	6983      	ldr	r3, [r0, #24]
  400b2a:	f013 0f01 	tst.w	r3, #1
  400b2e:	d0fb      	beq.n	400b28 <rtc_set_date+0x84>

	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400b30:	2301      	movs	r3, #1
  400b32:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  400b34:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  400b36:	6803      	ldr	r3, [r0, #0]
  400b38:	f023 0302 	bic.w	r3, r3, #2
  400b3c:	6003      	str	r3, [r0, #0]
	/* Clear SECENV in SCCR */
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  400b3e:	69c3      	ldr	r3, [r0, #28]
  400b40:	f043 0304 	orr.w	r3, r3, #4
  400b44:	61c3      	str	r3, [r0, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  400b46:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400b48:	f000 0002 	and.w	r0, r0, #2
  400b4c:	bc70      	pop	{r4, r5, r6}
  400b4e:	4770      	bx	lr
  400b50:	cccccccd 	.word	0xcccccccd
  400b54:	10624dd3 	.word	0x10624dd3
  400b58:	51eb851f 	.word	0x51eb851f

00400b5c <rtc_set_date_alarm>:
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date_alarm(Rtc *p_rtc,
		uint32_t ul_month_flag, uint32_t ul_month,
		uint32_t ul_day_flag, uint32_t ul_day)
{
  400b5c:	b430      	push	{r4, r5}
  400b5e:	9d02      	ldr	r5, [sp, #8]
	uint32_t ul_alarm = 0;

	/* Month alarm setting */
	if (ul_month_flag) {
  400b60:	460c      	mov	r4, r1
  400b62:	b151      	cbz	r1, 400b7a <rtc_set_date_alarm+0x1e>
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400b64:	4c12      	ldr	r4, [pc, #72]	; (400bb0 <rtc_set_date_alarm+0x54>)
  400b66:	fba4 1402 	umull	r1, r4, r4, r2
  400b6a:	08e4      	lsrs	r4, r4, #3
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400b6c:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  400b70:	eba2 0241 	sub.w	r2, r2, r1, lsl #1
  400b74:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400b76:	ea42 5404 	orr.w	r4, r2, r4, lsl #20
	}

	/* Day alarm setting */
	if (ul_day_flag) {
  400b7a:	b15b      	cbz	r3, 400b94 <rtc_set_date_alarm+0x38>
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400b7c:	4a0c      	ldr	r2, [pc, #48]	; (400bb0 <rtc_set_date_alarm+0x54>)
  400b7e:	fba2 3205 	umull	r3, r2, r2, r5
  400b82:	08d2      	lsrs	r2, r2, #3
				((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400b84:	eb02 0382 	add.w	r3, r2, r2, lsl #2
  400b88:	eba5 0343 	sub.w	r3, r5, r3, lsl #1
  400b8c:	061b      	lsls	r3, r3, #24
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400b8e:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
  400b92:	431c      	orrs	r4, r3
	}

	/* Set alarm */
	p_rtc->RTC_CALALR &= ~(RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  400b94:	6942      	ldr	r2, [r0, #20]
  400b96:	4b07      	ldr	r3, [pc, #28]	; (400bb4 <rtc_set_date_alarm+0x58>)
  400b98:	4013      	ands	r3, r2
  400b9a:	6143      	str	r3, [r0, #20]
	p_rtc->RTC_CALALR = ul_alarm;
  400b9c:	6144      	str	r4, [r0, #20]
	p_rtc->RTC_CALALR |= (RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  400b9e:	6942      	ldr	r2, [r0, #20]
  400ba0:	4b05      	ldr	r3, [pc, #20]	; (400bb8 <rtc_set_date_alarm+0x5c>)
  400ba2:	4313      	orrs	r3, r2
  400ba4:	6143      	str	r3, [r0, #20]

	return (p_rtc->RTC_VER & RTC_VER_NVCALALR);
  400ba6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400ba8:	f000 0008 	and.w	r0, r0, #8
  400bac:	bc30      	pop	{r4, r5}
  400bae:	4770      	bx	lr
  400bb0:	cccccccd 	.word	0xcccccccd
  400bb4:	7f7fffff 	.word	0x7f7fffff
  400bb8:	80800000 	.word	0x80800000

00400bbc <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  400bbc:	6980      	ldr	r0, [r0, #24]
}
  400bbe:	4770      	bx	lr

00400bc0 <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  400bc0:	61c1      	str	r1, [r0, #28]
  400bc2:	4770      	bx	lr

00400bc4 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400bc4:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400bc6:	0189      	lsls	r1, r1, #6
  400bc8:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400bca:	2402      	movs	r4, #2
  400bcc:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400bce:	f04f 31ff 	mov.w	r1, #4294967295
  400bd2:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400bd4:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400bd6:	605a      	str	r2, [r3, #4]
}
  400bd8:	f85d 4b04 	ldr.w	r4, [sp], #4
  400bdc:	4770      	bx	lr

00400bde <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400bde:	0189      	lsls	r1, r1, #6
  400be0:	2305      	movs	r3, #5
  400be2:	5043      	str	r3, [r0, r1]
  400be4:	4770      	bx	lr

00400be6 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400be6:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400bea:	61ca      	str	r2, [r1, #28]
  400bec:	4770      	bx	lr

00400bee <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400bee:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400bf2:	624a      	str	r2, [r1, #36]	; 0x24
  400bf4:	4770      	bx	lr

00400bf6 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400bf6:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400bfa:	6a08      	ldr	r0, [r1, #32]
}
  400bfc:	4770      	bx	lr

00400bfe <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400bfe:	b4f0      	push	{r4, r5, r6, r7}
  400c00:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400c02:	2402      	movs	r4, #2
  400c04:	9401      	str	r4, [sp, #4]
  400c06:	2408      	movs	r4, #8
  400c08:	9402      	str	r4, [sp, #8]
  400c0a:	2420      	movs	r4, #32
  400c0c:	9403      	str	r4, [sp, #12]
  400c0e:	2480      	movs	r4, #128	; 0x80
  400c10:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400c12:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400c14:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400c16:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400c18:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400c1c:	d814      	bhi.n	400c48 <tc_find_mck_divisor+0x4a>
  400c1e:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400c20:	42a0      	cmp	r0, r4
  400c22:	d217      	bcs.n	400c54 <tc_find_mck_divisor+0x56>
  400c24:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400c26:	af01      	add	r7, sp, #4
  400c28:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400c2c:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400c30:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400c32:	4284      	cmp	r4, r0
  400c34:	d30a      	bcc.n	400c4c <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400c36:	4286      	cmp	r6, r0
  400c38:	d90d      	bls.n	400c56 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400c3a:	3501      	adds	r5, #1
	for (ul_index = 0;
  400c3c:	2d05      	cmp	r5, #5
  400c3e:	d1f3      	bne.n	400c28 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400c40:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400c42:	b006      	add	sp, #24
  400c44:	bcf0      	pop	{r4, r5, r6, r7}
  400c46:	4770      	bx	lr
			return 0;
  400c48:	2000      	movs	r0, #0
  400c4a:	e7fa      	b.n	400c42 <tc_find_mck_divisor+0x44>
  400c4c:	2000      	movs	r0, #0
  400c4e:	e7f8      	b.n	400c42 <tc_find_mck_divisor+0x44>
	return 1;
  400c50:	2001      	movs	r0, #1
  400c52:	e7f6      	b.n	400c42 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400c54:	2500      	movs	r5, #0
	if (p_uldiv) {
  400c56:	b12a      	cbz	r2, 400c64 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400c58:	a906      	add	r1, sp, #24
  400c5a:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400c5e:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400c62:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400c64:	2b00      	cmp	r3, #0
  400c66:	d0f3      	beq.n	400c50 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400c68:	601d      	str	r5, [r3, #0]
	return 1;
  400c6a:	2001      	movs	r0, #1
  400c6c:	e7e9      	b.n	400c42 <tc_find_mck_divisor+0x44>

00400c6e <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400c6e:	e7fe      	b.n	400c6e <Dummy_Handler>

00400c70 <Reset_Handler>:
{
  400c70:	b500      	push	{lr}
  400c72:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400c74:	4b25      	ldr	r3, [pc, #148]	; (400d0c <Reset_Handler+0x9c>)
  400c76:	4a26      	ldr	r2, [pc, #152]	; (400d10 <Reset_Handler+0xa0>)
  400c78:	429a      	cmp	r2, r3
  400c7a:	d010      	beq.n	400c9e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400c7c:	4b25      	ldr	r3, [pc, #148]	; (400d14 <Reset_Handler+0xa4>)
  400c7e:	4a23      	ldr	r2, [pc, #140]	; (400d0c <Reset_Handler+0x9c>)
  400c80:	429a      	cmp	r2, r3
  400c82:	d20c      	bcs.n	400c9e <Reset_Handler+0x2e>
  400c84:	3b01      	subs	r3, #1
  400c86:	1a9b      	subs	r3, r3, r2
  400c88:	f023 0303 	bic.w	r3, r3, #3
  400c8c:	3304      	adds	r3, #4
  400c8e:	4413      	add	r3, r2
  400c90:	491f      	ldr	r1, [pc, #124]	; (400d10 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400c92:	f851 0b04 	ldr.w	r0, [r1], #4
  400c96:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400c9a:	429a      	cmp	r2, r3
  400c9c:	d1f9      	bne.n	400c92 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400c9e:	4b1e      	ldr	r3, [pc, #120]	; (400d18 <Reset_Handler+0xa8>)
  400ca0:	4a1e      	ldr	r2, [pc, #120]	; (400d1c <Reset_Handler+0xac>)
  400ca2:	429a      	cmp	r2, r3
  400ca4:	d20a      	bcs.n	400cbc <Reset_Handler+0x4c>
  400ca6:	3b01      	subs	r3, #1
  400ca8:	1a9b      	subs	r3, r3, r2
  400caa:	f023 0303 	bic.w	r3, r3, #3
  400cae:	3304      	adds	r3, #4
  400cb0:	4413      	add	r3, r2
                *pDest++ = 0;
  400cb2:	2100      	movs	r1, #0
  400cb4:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400cb8:	4293      	cmp	r3, r2
  400cba:	d1fb      	bne.n	400cb4 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400cbc:	4a18      	ldr	r2, [pc, #96]	; (400d20 <Reset_Handler+0xb0>)
  400cbe:	4b19      	ldr	r3, [pc, #100]	; (400d24 <Reset_Handler+0xb4>)
  400cc0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400cc4:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400cc6:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400cca:	fab3 f383 	clz	r3, r3
  400cce:	095b      	lsrs	r3, r3, #5
  400cd0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400cd2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400cd4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400cd8:	2200      	movs	r2, #0
  400cda:	4b13      	ldr	r3, [pc, #76]	; (400d28 <Reset_Handler+0xb8>)
  400cdc:	701a      	strb	r2, [r3, #0]
	return flags;
  400cde:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400ce0:	4a12      	ldr	r2, [pc, #72]	; (400d2c <Reset_Handler+0xbc>)
  400ce2:	6813      	ldr	r3, [r2, #0]
  400ce4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400ce8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400cea:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400cee:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400cf2:	b129      	cbz	r1, 400d00 <Reset_Handler+0x90>
		cpu_irq_enable();
  400cf4:	2201      	movs	r2, #1
  400cf6:	4b0c      	ldr	r3, [pc, #48]	; (400d28 <Reset_Handler+0xb8>)
  400cf8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400cfa:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400cfe:	b662      	cpsie	i
        __libc_init_array();
  400d00:	4b0b      	ldr	r3, [pc, #44]	; (400d30 <Reset_Handler+0xc0>)
  400d02:	4798      	blx	r3
        main();
  400d04:	4b0b      	ldr	r3, [pc, #44]	; (400d34 <Reset_Handler+0xc4>)
  400d06:	4798      	blx	r3
  400d08:	e7fe      	b.n	400d08 <Reset_Handler+0x98>
  400d0a:	bf00      	nop
  400d0c:	20400000 	.word	0x20400000
  400d10:	004012d8 	.word	0x004012d8
  400d14:	20400438 	.word	0x20400438
  400d18:	204004d0 	.word	0x204004d0
  400d1c:	20400438 	.word	0x20400438
  400d20:	e000ed00 	.word	0xe000ed00
  400d24:	00400000 	.word	0x00400000
  400d28:	20400000 	.word	0x20400000
  400d2c:	e000ed88 	.word	0xe000ed88
  400d30:	00401169 	.word	0x00401169
  400d34:	004010e5 	.word	0x004010e5

00400d38 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400d38:	4b3b      	ldr	r3, [pc, #236]	; (400e28 <SystemCoreClockUpdate+0xf0>)
  400d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d3c:	f003 0303 	and.w	r3, r3, #3
  400d40:	2b01      	cmp	r3, #1
  400d42:	d01d      	beq.n	400d80 <SystemCoreClockUpdate+0x48>
  400d44:	b183      	cbz	r3, 400d68 <SystemCoreClockUpdate+0x30>
  400d46:	2b02      	cmp	r3, #2
  400d48:	d036      	beq.n	400db8 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400d4a:	4b37      	ldr	r3, [pc, #220]	; (400e28 <SystemCoreClockUpdate+0xf0>)
  400d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d4e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d52:	2b70      	cmp	r3, #112	; 0x70
  400d54:	d05f      	beq.n	400e16 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400d56:	4b34      	ldr	r3, [pc, #208]	; (400e28 <SystemCoreClockUpdate+0xf0>)
  400d58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400d5a:	4934      	ldr	r1, [pc, #208]	; (400e2c <SystemCoreClockUpdate+0xf4>)
  400d5c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400d60:	680b      	ldr	r3, [r1, #0]
  400d62:	40d3      	lsrs	r3, r2
  400d64:	600b      	str	r3, [r1, #0]
  400d66:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400d68:	4b31      	ldr	r3, [pc, #196]	; (400e30 <SystemCoreClockUpdate+0xf8>)
  400d6a:	695b      	ldr	r3, [r3, #20]
  400d6c:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400d70:	bf14      	ite	ne
  400d72:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400d76:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400d7a:	4b2c      	ldr	r3, [pc, #176]	; (400e2c <SystemCoreClockUpdate+0xf4>)
  400d7c:	601a      	str	r2, [r3, #0]
  400d7e:	e7e4      	b.n	400d4a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400d80:	4b29      	ldr	r3, [pc, #164]	; (400e28 <SystemCoreClockUpdate+0xf0>)
  400d82:	6a1b      	ldr	r3, [r3, #32]
  400d84:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400d88:	d003      	beq.n	400d92 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400d8a:	4a2a      	ldr	r2, [pc, #168]	; (400e34 <SystemCoreClockUpdate+0xfc>)
  400d8c:	4b27      	ldr	r3, [pc, #156]	; (400e2c <SystemCoreClockUpdate+0xf4>)
  400d8e:	601a      	str	r2, [r3, #0]
  400d90:	e7db      	b.n	400d4a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400d92:	4a29      	ldr	r2, [pc, #164]	; (400e38 <SystemCoreClockUpdate+0x100>)
  400d94:	4b25      	ldr	r3, [pc, #148]	; (400e2c <SystemCoreClockUpdate+0xf4>)
  400d96:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400d98:	4b23      	ldr	r3, [pc, #140]	; (400e28 <SystemCoreClockUpdate+0xf0>)
  400d9a:	6a1b      	ldr	r3, [r3, #32]
  400d9c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400da0:	2b10      	cmp	r3, #16
  400da2:	d005      	beq.n	400db0 <SystemCoreClockUpdate+0x78>
  400da4:	2b20      	cmp	r3, #32
  400da6:	d1d0      	bne.n	400d4a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400da8:	4a22      	ldr	r2, [pc, #136]	; (400e34 <SystemCoreClockUpdate+0xfc>)
  400daa:	4b20      	ldr	r3, [pc, #128]	; (400e2c <SystemCoreClockUpdate+0xf4>)
  400dac:	601a      	str	r2, [r3, #0]
          break;
  400dae:	e7cc      	b.n	400d4a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400db0:	4a22      	ldr	r2, [pc, #136]	; (400e3c <SystemCoreClockUpdate+0x104>)
  400db2:	4b1e      	ldr	r3, [pc, #120]	; (400e2c <SystemCoreClockUpdate+0xf4>)
  400db4:	601a      	str	r2, [r3, #0]
          break;
  400db6:	e7c8      	b.n	400d4a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400db8:	4b1b      	ldr	r3, [pc, #108]	; (400e28 <SystemCoreClockUpdate+0xf0>)
  400dba:	6a1b      	ldr	r3, [r3, #32]
  400dbc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400dc0:	d016      	beq.n	400df0 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400dc2:	4a1c      	ldr	r2, [pc, #112]	; (400e34 <SystemCoreClockUpdate+0xfc>)
  400dc4:	4b19      	ldr	r3, [pc, #100]	; (400e2c <SystemCoreClockUpdate+0xf4>)
  400dc6:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400dc8:	4b17      	ldr	r3, [pc, #92]	; (400e28 <SystemCoreClockUpdate+0xf0>)
  400dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400dcc:	f003 0303 	and.w	r3, r3, #3
  400dd0:	2b02      	cmp	r3, #2
  400dd2:	d1ba      	bne.n	400d4a <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400dd4:	4a14      	ldr	r2, [pc, #80]	; (400e28 <SystemCoreClockUpdate+0xf0>)
  400dd6:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400dd8:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400dda:	4814      	ldr	r0, [pc, #80]	; (400e2c <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400ddc:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400de0:	6803      	ldr	r3, [r0, #0]
  400de2:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400de6:	b2d2      	uxtb	r2, r2
  400de8:	fbb3 f3f2 	udiv	r3, r3, r2
  400dec:	6003      	str	r3, [r0, #0]
  400dee:	e7ac      	b.n	400d4a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400df0:	4a11      	ldr	r2, [pc, #68]	; (400e38 <SystemCoreClockUpdate+0x100>)
  400df2:	4b0e      	ldr	r3, [pc, #56]	; (400e2c <SystemCoreClockUpdate+0xf4>)
  400df4:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400df6:	4b0c      	ldr	r3, [pc, #48]	; (400e28 <SystemCoreClockUpdate+0xf0>)
  400df8:	6a1b      	ldr	r3, [r3, #32]
  400dfa:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400dfe:	2b10      	cmp	r3, #16
  400e00:	d005      	beq.n	400e0e <SystemCoreClockUpdate+0xd6>
  400e02:	2b20      	cmp	r3, #32
  400e04:	d1e0      	bne.n	400dc8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400e06:	4a0b      	ldr	r2, [pc, #44]	; (400e34 <SystemCoreClockUpdate+0xfc>)
  400e08:	4b08      	ldr	r3, [pc, #32]	; (400e2c <SystemCoreClockUpdate+0xf4>)
  400e0a:	601a      	str	r2, [r3, #0]
          break;
  400e0c:	e7dc      	b.n	400dc8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400e0e:	4a0b      	ldr	r2, [pc, #44]	; (400e3c <SystemCoreClockUpdate+0x104>)
  400e10:	4b06      	ldr	r3, [pc, #24]	; (400e2c <SystemCoreClockUpdate+0xf4>)
  400e12:	601a      	str	r2, [r3, #0]
          break;
  400e14:	e7d8      	b.n	400dc8 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400e16:	4a05      	ldr	r2, [pc, #20]	; (400e2c <SystemCoreClockUpdate+0xf4>)
  400e18:	6813      	ldr	r3, [r2, #0]
  400e1a:	4909      	ldr	r1, [pc, #36]	; (400e40 <SystemCoreClockUpdate+0x108>)
  400e1c:	fba1 1303 	umull	r1, r3, r1, r3
  400e20:	085b      	lsrs	r3, r3, #1
  400e22:	6013      	str	r3, [r2, #0]
  400e24:	4770      	bx	lr
  400e26:	bf00      	nop
  400e28:	400e0600 	.word	0x400e0600
  400e2c:	20400004 	.word	0x20400004
  400e30:	400e1810 	.word	0x400e1810
  400e34:	00b71b00 	.word	0x00b71b00
  400e38:	003d0900 	.word	0x003d0900
  400e3c:	007a1200 	.word	0x007a1200
  400e40:	aaaaaaab 	.word	0xaaaaaaab

00400e44 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400e44:	4b12      	ldr	r3, [pc, #72]	; (400e90 <system_init_flash+0x4c>)
  400e46:	4298      	cmp	r0, r3
  400e48:	d911      	bls.n	400e6e <system_init_flash+0x2a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400e4a:	4b12      	ldr	r3, [pc, #72]	; (400e94 <system_init_flash+0x50>)
  400e4c:	4298      	cmp	r0, r3
  400e4e:	d913      	bls.n	400e78 <system_init_flash+0x34>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400e50:	4b11      	ldr	r3, [pc, #68]	; (400e98 <system_init_flash+0x54>)
  400e52:	4298      	cmp	r0, r3
  400e54:	d914      	bls.n	400e80 <system_init_flash+0x3c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400e56:	4b11      	ldr	r3, [pc, #68]	; (400e9c <system_init_flash+0x58>)
  400e58:	4298      	cmp	r0, r3
  400e5a:	d915      	bls.n	400e88 <system_init_flash+0x44>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400e5c:	4b10      	ldr	r3, [pc, #64]	; (400ea0 <system_init_flash+0x5c>)
  400e5e:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400e60:	bf94      	ite	ls
  400e62:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400e66:	4a0f      	ldrhi	r2, [pc, #60]	; (400ea4 <system_init_flash+0x60>)
  400e68:	4b0f      	ldr	r3, [pc, #60]	; (400ea8 <system_init_flash+0x64>)
  400e6a:	601a      	str	r2, [r3, #0]
  400e6c:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400e6e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400e72:	4b0d      	ldr	r3, [pc, #52]	; (400ea8 <system_init_flash+0x64>)
  400e74:	601a      	str	r2, [r3, #0]
  400e76:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400e78:	4a0c      	ldr	r2, [pc, #48]	; (400eac <system_init_flash+0x68>)
  400e7a:	4b0b      	ldr	r3, [pc, #44]	; (400ea8 <system_init_flash+0x64>)
  400e7c:	601a      	str	r2, [r3, #0]
  400e7e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400e80:	4a0b      	ldr	r2, [pc, #44]	; (400eb0 <system_init_flash+0x6c>)
  400e82:	4b09      	ldr	r3, [pc, #36]	; (400ea8 <system_init_flash+0x64>)
  400e84:	601a      	str	r2, [r3, #0]
  400e86:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400e88:	4a0a      	ldr	r2, [pc, #40]	; (400eb4 <system_init_flash+0x70>)
  400e8a:	4b07      	ldr	r3, [pc, #28]	; (400ea8 <system_init_flash+0x64>)
  400e8c:	601a      	str	r2, [r3, #0]
  400e8e:	4770      	bx	lr
  400e90:	01312cff 	.word	0x01312cff
  400e94:	026259ff 	.word	0x026259ff
  400e98:	039386ff 	.word	0x039386ff
  400e9c:	04c4b3ff 	.word	0x04c4b3ff
  400ea0:	05f5e0ff 	.word	0x05f5e0ff
  400ea4:	04000500 	.word	0x04000500
  400ea8:	400e0c00 	.word	0x400e0c00
  400eac:	04000100 	.word	0x04000100
  400eb0:	04000200 	.word	0x04000200
  400eb4:	04000300 	.word	0x04000300

00400eb8 <Button1_Handler>:
void TC1_init(uint32_t frequency_hz);
void RTC_init(void);
void pin_toggle(Pio *pio, uint32_t mask);

// HANDLERS
static void Button1_Handler(uint32_t id, uint32_t mask) {
  400eb8:	4770      	bx	lr
	...

00400ebc <RTC_Handler>:

    if(flag_led0)
        pin_toggle(BOARD_LED_PIO, BOARD_LED_PIN_MASK);
}

void RTC_Handler(void) {
  400ebc:	b508      	push	{r3, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  400ebe:	480b      	ldr	r0, [pc, #44]	; (400eec <RTC_Handler+0x30>)
  400ec0:	4b0b      	ldr	r3, [pc, #44]	; (400ef0 <RTC_Handler+0x34>)
  400ec2:	4798      	blx	r3

	/* Second increment interrupt */
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC)
  400ec4:	f010 0f04 	tst.w	r0, #4
  400ec8:	d103      	bne.n	400ed2 <RTC_Handler+0x16>
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
	else {
		/* Time or date alarm */
		if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  400eca:	f010 0f02 	tst.w	r0, #2
  400ece:	d105      	bne.n	400edc <RTC_Handler+0x20>
  400ed0:	bd08      	pop	{r3, pc}
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  400ed2:	2104      	movs	r1, #4
  400ed4:	4805      	ldr	r0, [pc, #20]	; (400eec <RTC_Handler+0x30>)
  400ed6:	4b07      	ldr	r3, [pc, #28]	; (400ef4 <RTC_Handler+0x38>)
  400ed8:	4798      	blx	r3
  400eda:	bd08      	pop	{r3, pc}
			flag_led0 = 0;    
  400edc:	2200      	movs	r2, #0
  400ede:	4b06      	ldr	r3, [pc, #24]	; (400ef8 <RTC_Handler+0x3c>)
  400ee0:	701a      	strb	r2, [r3, #0]
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  400ee2:	2102      	movs	r1, #2
  400ee4:	4801      	ldr	r0, [pc, #4]	; (400eec <RTC_Handler+0x30>)
  400ee6:	4b03      	ldr	r3, [pc, #12]	; (400ef4 <RTC_Handler+0x38>)
  400ee8:	4798      	blx	r3
		}
	}
}
  400eea:	e7f1      	b.n	400ed0 <RTC_Handler+0x14>
  400eec:	400e1860 	.word	0x400e1860
  400ef0:	00400bbd 	.word	0x00400bbd
  400ef4:	00400bc1 	.word	0x00400bc1
  400ef8:	20400008 	.word	0x20400008

00400efc <pin_toggle>:

// FUNCTIONS
void pin_toggle(Pio *pio, uint32_t mask) {
  400efc:	b538      	push	{r3, r4, r5, lr}
  400efe:	4604      	mov	r4, r0
  400f00:	460d      	mov	r5, r1
	if(pio_get_output_data_status(pio, mask))
  400f02:	4b06      	ldr	r3, [pc, #24]	; (400f1c <pin_toggle+0x20>)
  400f04:	4798      	blx	r3
  400f06:	b920      	cbnz	r0, 400f12 <pin_toggle+0x16>
		pio_clear(pio, mask);
	else
		pio_set(pio,mask);
  400f08:	4629      	mov	r1, r5
  400f0a:	4620      	mov	r0, r4
  400f0c:	4b04      	ldr	r3, [pc, #16]	; (400f20 <pin_toggle+0x24>)
  400f0e:	4798      	blx	r3
  400f10:	bd38      	pop	{r3, r4, r5, pc}
		pio_clear(pio, mask);
  400f12:	4629      	mov	r1, r5
  400f14:	4620      	mov	r0, r4
  400f16:	4b03      	ldr	r3, [pc, #12]	; (400f24 <pin_toggle+0x28>)
  400f18:	4798      	blx	r3
  400f1a:	bd38      	pop	{r3, r4, r5, pc}
  400f1c:	004003c3 	.word	0x004003c3
  400f20:	0040035d 	.word	0x0040035d
  400f24:	00400361 	.word	0x00400361

00400f28 <TC1_Handler>:
void TC1_Handler(void) {
  400f28:	b500      	push	{lr}
  400f2a:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC0, 1);
  400f2c:	2101      	movs	r1, #1
  400f2e:	4808      	ldr	r0, [pc, #32]	; (400f50 <TC1_Handler+0x28>)
  400f30:	4b08      	ldr	r3, [pc, #32]	; (400f54 <TC1_Handler+0x2c>)
  400f32:	4798      	blx	r3
  400f34:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
  400f36:	9b01      	ldr	r3, [sp, #4]
    if(flag_led0)
  400f38:	4b07      	ldr	r3, [pc, #28]	; (400f58 <TC1_Handler+0x30>)
  400f3a:	781b      	ldrb	r3, [r3, #0]
  400f3c:	b913      	cbnz	r3, 400f44 <TC1_Handler+0x1c>
}
  400f3e:	b003      	add	sp, #12
  400f40:	f85d fb04 	ldr.w	pc, [sp], #4
        pin_toggle(BOARD_LED_PIO, BOARD_LED_PIN_MASK);
  400f44:	f44f 7180 	mov.w	r1, #256	; 0x100
  400f48:	4804      	ldr	r0, [pc, #16]	; (400f5c <TC1_Handler+0x34>)
  400f4a:	4b05      	ldr	r3, [pc, #20]	; (400f60 <TC1_Handler+0x38>)
  400f4c:	4798      	blx	r3
}
  400f4e:	e7f6      	b.n	400f3e <TC1_Handler+0x16>
  400f50:	4000c000 	.word	0x4000c000
  400f54:	00400bf7 	.word	0x00400bf7
  400f58:	20400008 	.word	0x20400008
  400f5c:	400e1200 	.word	0x400e1200
  400f60:	00400efd 	.word	0x00400efd

00400f64 <BUT_init>:
}

void BUT_init(void) {
  400f64:	b510      	push	{r4, lr}
  400f66:	b082      	sub	sp, #8
    pmc_enable_periph_clk(BOARD_BUT_PIO_ID);
  400f68:	200a      	movs	r0, #10
  400f6a:	4b10      	ldr	r3, [pc, #64]	; (400fac <BUT_init+0x48>)
  400f6c:	4798      	blx	r3
    pio_set_input(BOARD_BUT_PIO, BOARD_BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  400f6e:	4c10      	ldr	r4, [pc, #64]	; (400fb0 <BUT_init+0x4c>)
  400f70:	2209      	movs	r2, #9
  400f72:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400f76:	4620      	mov	r0, r4
  400f78:	4b0e      	ldr	r3, [pc, #56]	; (400fb4 <BUT_init+0x50>)
  400f7a:	4798      	blx	r3
    
    pio_enable_interrupt(BOARD_BUT_PIO, BOARD_BUT_PIN_MASK);
  400f7c:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400f80:	4620      	mov	r0, r4
  400f82:	4b0d      	ldr	r3, [pc, #52]	; (400fb8 <BUT_init+0x54>)
  400f84:	4798      	blx	r3
    pio_handler_set(BOARD_BUT_PIO, BOARD_BUT_PIO_ID, BOARD_BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  400f86:	4b0d      	ldr	r3, [pc, #52]	; (400fbc <BUT_init+0x58>)
  400f88:	9300      	str	r3, [sp, #0]
  400f8a:	2350      	movs	r3, #80	; 0x50
  400f8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400f90:	210a      	movs	r1, #10
  400f92:	4620      	mov	r0, r4
  400f94:	4c0a      	ldr	r4, [pc, #40]	; (400fc0 <BUT_init+0x5c>)
  400f96:	47a0      	blx	r4
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400f98:	4b0a      	ldr	r3, [pc, #40]	; (400fc4 <BUT_init+0x60>)
  400f9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400f9e:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400fa0:	2220      	movs	r2, #32
  400fa2:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a

    NVIC_EnableIRQ(BOARD_BUT_PIO_ID);
    NVIC_SetPriority(BOARD_BUT_PIO_ID, 1);
}
  400fa6:	b002      	add	sp, #8
  400fa8:	bd10      	pop	{r4, pc}
  400faa:	bf00      	nop
  400fac:	00400651 	.word	0x00400651
  400fb0:	400e0e00 	.word	0x400e0e00
  400fb4:	00400365 	.word	0x00400365
  400fb8:	00400401 	.word	0x00400401
  400fbc:	00400eb9 	.word	0x00400eb9
  400fc0:	0040045d 	.word	0x0040045d
  400fc4:	e000e100 	.word	0xe000e100

00400fc8 <LED_init>:

void LED_init(int state) {
  400fc8:	b510      	push	{r4, lr}
  400fca:	b082      	sub	sp, #8
  400fcc:	4604      	mov	r4, r0
    pmc_enable_periph_clk(BOARD_LED_PIO_ID);
  400fce:	200c      	movs	r0, #12
  400fd0:	4b06      	ldr	r3, [pc, #24]	; (400fec <LED_init+0x24>)
  400fd2:	4798      	blx	r3
    pio_set_output(BOARD_LED_PIO, BOARD_LED_PIN_MASK, !state, 0, 0);
  400fd4:	2300      	movs	r3, #0
  400fd6:	9300      	str	r3, [sp, #0]
  400fd8:	fab4 f284 	clz	r2, r4
  400fdc:	0952      	lsrs	r2, r2, #5
  400fde:	f44f 7180 	mov.w	r1, #256	; 0x100
  400fe2:	4803      	ldr	r0, [pc, #12]	; (400ff0 <LED_init+0x28>)
  400fe4:	4c03      	ldr	r4, [pc, #12]	; (400ff4 <LED_init+0x2c>)
  400fe6:	47a0      	blx	r4
};
  400fe8:	b002      	add	sp, #8
  400fea:	bd10      	pop	{r4, pc}
  400fec:	00400651 	.word	0x00400651
  400ff0:	400e1200 	.word	0x400e1200
  400ff4:	0040039b 	.word	0x0040039b

00400ff8 <TC1_init>:

/**
 * Configura TimerCounter (TC0) para gerar uma interrupcao no canal 0-(ID_TC1) 
 * a cada 250 ms (4Hz)
 */
void TC1_init(uint32_t frequency_hz) {   
  400ff8:	b570      	push	{r4, r5, r6, lr}
  400ffa:	b084      	sub	sp, #16
  400ffc:	4606      	mov	r6, r0
    uint32_t ul_sysclk = sysclk_get_cpu_hz();
    
    uint32_t channel = 1;
    
    /* Configura o PMC */
    pmc_enable_periph_clk(ID_TC0);    
  400ffe:	2017      	movs	r0, #23
  401000:	4b14      	ldr	r3, [pc, #80]	; (401054 <TC1_init+0x5c>)
  401002:	4798      	blx	r3

    /** Configura o TC para operar em  4Mhz e interrup?c?o no RC compare */
    tc_find_mck_divisor(frequency_hz, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  401004:	4c14      	ldr	r4, [pc, #80]	; (401058 <TC1_init+0x60>)
  401006:	9400      	str	r4, [sp, #0]
  401008:	ab02      	add	r3, sp, #8
  40100a:	aa03      	add	r2, sp, #12
  40100c:	4621      	mov	r1, r4
  40100e:	4630      	mov	r0, r6
  401010:	4d12      	ldr	r5, [pc, #72]	; (40105c <TC1_init+0x64>)
  401012:	47a8      	blx	r5
    tc_init(TC0, channel, ul_tcclks | TC_CMR_CPCTRG);
  401014:	4d12      	ldr	r5, [pc, #72]	; (401060 <TC1_init+0x68>)
  401016:	9a02      	ldr	r2, [sp, #8]
  401018:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  40101c:	2101      	movs	r1, #1
  40101e:	4628      	mov	r0, r5
  401020:	4b10      	ldr	r3, [pc, #64]	; (401064 <TC1_init+0x6c>)
  401022:	4798      	blx	r3
    tc_write_rc(TC0, channel, (ul_sysclk / ul_div) / frequency_hz);
  401024:	9a03      	ldr	r2, [sp, #12]
  401026:	fbb4 f2f2 	udiv	r2, r4, r2
  40102a:	fbb2 f2f6 	udiv	r2, r2, r6
  40102e:	2101      	movs	r1, #1
  401030:	4628      	mov	r0, r5
  401032:	4b0d      	ldr	r3, [pc, #52]	; (401068 <TC1_init+0x70>)
  401034:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401036:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  40103a:	4b0c      	ldr	r3, [pc, #48]	; (40106c <TC1_init+0x74>)
  40103c:	601a      	str	r2, [r3, #0]

    /* Configura e ativa interrupo no TC canal 0 */
    NVIC_EnableIRQ((IRQn_Type) ID_TC1);
    tc_enable_interrupt(TC0, channel, TC_IER_CPCS);
  40103e:	2210      	movs	r2, #16
  401040:	2101      	movs	r1, #1
  401042:	4628      	mov	r0, r5
  401044:	4b0a      	ldr	r3, [pc, #40]	; (401070 <TC1_init+0x78>)
  401046:	4798      	blx	r3

    /* Inicializa o canal 0 do TC */
    tc_start(TC0, channel);
  401048:	2101      	movs	r1, #1
  40104a:	4628      	mov	r0, r5
  40104c:	4b09      	ldr	r3, [pc, #36]	; (401074 <TC1_init+0x7c>)
  40104e:	4798      	blx	r3
}
  401050:	b004      	add	sp, #16
  401052:	bd70      	pop	{r4, r5, r6, pc}
  401054:	00400651 	.word	0x00400651
  401058:	11e1a300 	.word	0x11e1a300
  40105c:	00400bff 	.word	0x00400bff
  401060:	4000c000 	.word	0x4000c000
  401064:	00400bc5 	.word	0x00400bc5
  401068:	00400be7 	.word	0x00400be7
  40106c:	e000e100 	.word	0xe000e100
  401070:	00400bef 	.word	0x00400bef
  401074:	00400bdf 	.word	0x00400bdf

00401078 <RTC_init>:

/**
 * Configura o RTC para funcionar com interrupcao de alarme
 */
void RTC_init(){
  401078:	b570      	push	{r4, r5, r6, lr}
  40107a:	b082      	sub	sp, #8
    /* Configura o PMC */
    pmc_enable_periph_clk(ID_RTC);
  40107c:	2002      	movs	r0, #2
  40107e:	4b12      	ldr	r3, [pc, #72]	; (4010c8 <RTC_init+0x50>)
  401080:	4798      	blx	r3
        
    /* Default RTC configuration, 24-hour mode */
    rtc_set_hour_mode(RTC, 0);
  401082:	4c12      	ldr	r4, [pc, #72]	; (4010cc <RTC_init+0x54>)
  401084:	2100      	movs	r1, #0
  401086:	4620      	mov	r0, r4
  401088:	4b11      	ldr	r3, [pc, #68]	; (4010d0 <RTC_init+0x58>)
  40108a:	4798      	blx	r3

    /* Configura data e hora manualmente */
    rtc_set_date(RTC, RTC_YEAR, RTC_MONTH, RTC_DAY, RTC_WEEK);
  40108c:	2500      	movs	r5, #0
  40108e:	9500      	str	r5, [sp, #0]
  401090:	2312      	movs	r3, #18
  401092:	2209      	movs	r2, #9
  401094:	f240 71e1 	movw	r1, #2017	; 0x7e1
  401098:	4620      	mov	r0, r4
  40109a:	4e0e      	ldr	r6, [pc, #56]	; (4010d4 <RTC_init+0x5c>)
  40109c:	47b0      	blx	r6
    rtc_set_time(RTC, RTC_HOUR, RTC_MINUTE, RTC_SECOND);
  40109e:	462b      	mov	r3, r5
  4010a0:	462a      	mov	r2, r5
  4010a2:	2111      	movs	r1, #17
  4010a4:	4620      	mov	r0, r4
  4010a6:	4e0c      	ldr	r6, [pc, #48]	; (4010d8 <RTC_init+0x60>)
  4010a8:	47b0      	blx	r6
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4010aa:	4b0c      	ldr	r3, [pc, #48]	; (4010dc <RTC_init+0x64>)
  4010ac:	2204      	movs	r2, #4
  4010ae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4010b2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4010b6:	f883 5302 	strb.w	r5, [r3, #770]	; 0x302
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4010ba:	601a      	str	r2, [r3, #0]
    NVIC_ClearPendingIRQ(RTC_IRQn);
    NVIC_SetPriority(RTC_IRQn, 0);
    NVIC_EnableIRQ(RTC_IRQn);
    
    /* Ativa interrupcao via alarme */
    rtc_enable_interrupt(RTC,  RTC_IER_ALREN); 
  4010bc:	2102      	movs	r1, #2
  4010be:	4620      	mov	r0, r4
  4010c0:	4b07      	ldr	r3, [pc, #28]	; (4010e0 <RTC_init+0x68>)
  4010c2:	4798      	blx	r3
    
}
  4010c4:	b002      	add	sp, #8
  4010c6:	bd70      	pop	{r4, r5, r6, pc}
  4010c8:	00400651 	.word	0x00400651
  4010cc:	400e1860 	.word	0x400e1860
  4010d0:	00400965 	.word	0x00400965
  4010d4:	00400aa5 	.word	0x00400aa5
  4010d8:	00400981 	.word	0x00400981
  4010dc:	e000e100 	.word	0xe000e100
  4010e0:	0040097b 	.word	0x0040097b

004010e4 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void) {
  4010e4:	b500      	push	{lr}
  4010e6:	b085      	sub	sp, #20
	sysclk_init();
  4010e8:	4b14      	ldr	r3, [pc, #80]	; (40113c <main+0x58>)
  4010ea:	4798      	blx	r3
	board_init();
  4010ec:	4b14      	ldr	r3, [pc, #80]	; (401140 <main+0x5c>)
  4010ee:	4798      	blx	r3

	WDT->WDT_MR = WDT_MR_WDDIS;
  4010f0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4010f4:	4b13      	ldr	r3, [pc, #76]	; (401144 <main+0x60>)
  4010f6:	605a      	str	r2, [r3, #4]

	LED_init(1);
  4010f8:	2001      	movs	r0, #1
  4010fa:	4b13      	ldr	r3, [pc, #76]	; (401148 <main+0x64>)
  4010fc:	4798      	blx	r3
	BUT_init();    
  4010fe:	4b13      	ldr	r3, [pc, #76]	; (40114c <main+0x68>)
  401100:	4798      	blx	r3
	TC1_init(TC_FREQUENCY_HZ);
  401102:	2004      	movs	r0, #4
  401104:	4b12      	ldr	r3, [pc, #72]	; (401150 <main+0x6c>)
  401106:	4798      	blx	r3
	RTC_init();
  401108:	4b12      	ldr	r3, [pc, #72]	; (401154 <main+0x70>)
  40110a:	4798      	blx	r3
    
	rtc_set_date_alarm(RTC, 1, RTC_MONTH, 1, RTC_DAY);
  40110c:	4c12      	ldr	r4, [pc, #72]	; (401158 <main+0x74>)
  40110e:	2312      	movs	r3, #18
  401110:	9300      	str	r3, [sp, #0]
  401112:	2301      	movs	r3, #1
  401114:	2209      	movs	r2, #9
  401116:	4619      	mov	r1, r3
  401118:	4620      	mov	r0, r4
  40111a:	4d10      	ldr	r5, [pc, #64]	; (40115c <main+0x78>)
  40111c:	47a8      	blx	r5
	rtc_set_time_alarm(RTC, 1, RTC_HOUR, 1, RTC_MINUTE + 1, 1, RTC_SECOND);
  40111e:	2300      	movs	r3, #0
  401120:	9302      	str	r3, [sp, #8]
  401122:	2101      	movs	r1, #1
  401124:	9101      	str	r1, [sp, #4]
  401126:	9100      	str	r1, [sp, #0]
  401128:	460b      	mov	r3, r1
  40112a:	2211      	movs	r2, #17
  40112c:	4620      	mov	r0, r4
  40112e:	4c0c      	ldr	r4, [pc, #48]	; (401160 <main+0x7c>)
  401130:	47a0      	blx	r4
        
	while (1) {
		pmc_sleep(SLEEPMGR_SLEEP_WFI);
  401132:	2502      	movs	r5, #2
  401134:	4c0b      	ldr	r4, [pc, #44]	; (401164 <main+0x80>)
  401136:	4628      	mov	r0, r5
  401138:	47a0      	blx	r4
  40113a:	e7fc      	b.n	401136 <main+0x52>
  40113c:	004001ad 	.word	0x004001ad
  401140:	0040021d 	.word	0x0040021d
  401144:	400e1850 	.word	0x400e1850
  401148:	00400fc9 	.word	0x00400fc9
  40114c:	00400f65 	.word	0x00400f65
  401150:	00400ff9 	.word	0x00400ff9
  401154:	00401079 	.word	0x00401079
  401158:	400e1860 	.word	0x400e1860
  40115c:	00400b5d 	.word	0x00400b5d
  401160:	00400a11 	.word	0x00400a11
  401164:	004006f5 	.word	0x004006f5

00401168 <__libc_init_array>:
  401168:	b570      	push	{r4, r5, r6, lr}
  40116a:	4e0f      	ldr	r6, [pc, #60]	; (4011a8 <__libc_init_array+0x40>)
  40116c:	4d0f      	ldr	r5, [pc, #60]	; (4011ac <__libc_init_array+0x44>)
  40116e:	1b76      	subs	r6, r6, r5
  401170:	10b6      	asrs	r6, r6, #2
  401172:	bf18      	it	ne
  401174:	2400      	movne	r4, #0
  401176:	d005      	beq.n	401184 <__libc_init_array+0x1c>
  401178:	3401      	adds	r4, #1
  40117a:	f855 3b04 	ldr.w	r3, [r5], #4
  40117e:	4798      	blx	r3
  401180:	42a6      	cmp	r6, r4
  401182:	d1f9      	bne.n	401178 <__libc_init_array+0x10>
  401184:	4e0a      	ldr	r6, [pc, #40]	; (4011b0 <__libc_init_array+0x48>)
  401186:	4d0b      	ldr	r5, [pc, #44]	; (4011b4 <__libc_init_array+0x4c>)
  401188:	1b76      	subs	r6, r6, r5
  40118a:	f000 f893 	bl	4012b4 <_init>
  40118e:	10b6      	asrs	r6, r6, #2
  401190:	bf18      	it	ne
  401192:	2400      	movne	r4, #0
  401194:	d006      	beq.n	4011a4 <__libc_init_array+0x3c>
  401196:	3401      	adds	r4, #1
  401198:	f855 3b04 	ldr.w	r3, [r5], #4
  40119c:	4798      	blx	r3
  40119e:	42a6      	cmp	r6, r4
  4011a0:	d1f9      	bne.n	401196 <__libc_init_array+0x2e>
  4011a2:	bd70      	pop	{r4, r5, r6, pc}
  4011a4:	bd70      	pop	{r4, r5, r6, pc}
  4011a6:	bf00      	nop
  4011a8:	004012c0 	.word	0x004012c0
  4011ac:	004012c0 	.word	0x004012c0
  4011b0:	004012c8 	.word	0x004012c8
  4011b4:	004012c0 	.word	0x004012c0

004011b8 <register_fini>:
  4011b8:	4b02      	ldr	r3, [pc, #8]	; (4011c4 <register_fini+0xc>)
  4011ba:	b113      	cbz	r3, 4011c2 <register_fini+0xa>
  4011bc:	4802      	ldr	r0, [pc, #8]	; (4011c8 <register_fini+0x10>)
  4011be:	f000 b805 	b.w	4011cc <atexit>
  4011c2:	4770      	bx	lr
  4011c4:	00000000 	.word	0x00000000
  4011c8:	004011d9 	.word	0x004011d9

004011cc <atexit>:
  4011cc:	2300      	movs	r3, #0
  4011ce:	4601      	mov	r1, r0
  4011d0:	461a      	mov	r2, r3
  4011d2:	4618      	mov	r0, r3
  4011d4:	f000 b81a 	b.w	40120c <__register_exitproc>

004011d8 <__libc_fini_array>:
  4011d8:	b538      	push	{r3, r4, r5, lr}
  4011da:	4c0a      	ldr	r4, [pc, #40]	; (401204 <__libc_fini_array+0x2c>)
  4011dc:	4d0a      	ldr	r5, [pc, #40]	; (401208 <__libc_fini_array+0x30>)
  4011de:	1b64      	subs	r4, r4, r5
  4011e0:	10a4      	asrs	r4, r4, #2
  4011e2:	d00a      	beq.n	4011fa <__libc_fini_array+0x22>
  4011e4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4011e8:	3b01      	subs	r3, #1
  4011ea:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4011ee:	3c01      	subs	r4, #1
  4011f0:	f855 3904 	ldr.w	r3, [r5], #-4
  4011f4:	4798      	blx	r3
  4011f6:	2c00      	cmp	r4, #0
  4011f8:	d1f9      	bne.n	4011ee <__libc_fini_array+0x16>
  4011fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4011fe:	f000 b863 	b.w	4012c8 <_fini>
  401202:	bf00      	nop
  401204:	004012d8 	.word	0x004012d8
  401208:	004012d4 	.word	0x004012d4

0040120c <__register_exitproc>:
  40120c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401210:	4c25      	ldr	r4, [pc, #148]	; (4012a8 <__register_exitproc+0x9c>)
  401212:	6825      	ldr	r5, [r4, #0]
  401214:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  401218:	4606      	mov	r6, r0
  40121a:	4688      	mov	r8, r1
  40121c:	4692      	mov	sl, r2
  40121e:	4699      	mov	r9, r3
  401220:	b3c4      	cbz	r4, 401294 <__register_exitproc+0x88>
  401222:	6860      	ldr	r0, [r4, #4]
  401224:	281f      	cmp	r0, #31
  401226:	dc17      	bgt.n	401258 <__register_exitproc+0x4c>
  401228:	1c43      	adds	r3, r0, #1
  40122a:	b176      	cbz	r6, 40124a <__register_exitproc+0x3e>
  40122c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  401230:	2201      	movs	r2, #1
  401232:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  401236:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  40123a:	4082      	lsls	r2, r0
  40123c:	4311      	orrs	r1, r2
  40123e:	2e02      	cmp	r6, #2
  401240:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  401244:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  401248:	d01e      	beq.n	401288 <__register_exitproc+0x7c>
  40124a:	3002      	adds	r0, #2
  40124c:	6063      	str	r3, [r4, #4]
  40124e:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  401252:	2000      	movs	r0, #0
  401254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401258:	4b14      	ldr	r3, [pc, #80]	; (4012ac <__register_exitproc+0xa0>)
  40125a:	b303      	cbz	r3, 40129e <__register_exitproc+0x92>
  40125c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401260:	f3af 8000 	nop.w
  401264:	4604      	mov	r4, r0
  401266:	b1d0      	cbz	r0, 40129e <__register_exitproc+0x92>
  401268:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40126c:	2700      	movs	r7, #0
  40126e:	e880 0088 	stmia.w	r0, {r3, r7}
  401272:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  401276:	4638      	mov	r0, r7
  401278:	2301      	movs	r3, #1
  40127a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40127e:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  401282:	2e00      	cmp	r6, #0
  401284:	d0e1      	beq.n	40124a <__register_exitproc+0x3e>
  401286:	e7d1      	b.n	40122c <__register_exitproc+0x20>
  401288:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40128c:	430a      	orrs	r2, r1
  40128e:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  401292:	e7da      	b.n	40124a <__register_exitproc+0x3e>
  401294:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  401298:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40129c:	e7c1      	b.n	401222 <__register_exitproc+0x16>
  40129e:	f04f 30ff 	mov.w	r0, #4294967295
  4012a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4012a6:	bf00      	nop
  4012a8:	004012b0 	.word	0x004012b0
  4012ac:	00000000 	.word	0x00000000

004012b0 <_global_impure_ptr>:
  4012b0:	20400010                                ..@ 

004012b4 <_init>:
  4012b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4012b6:	bf00      	nop
  4012b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4012ba:	bc08      	pop	{r3}
  4012bc:	469e      	mov	lr, r3
  4012be:	4770      	bx	lr

004012c0 <__init_array_start>:
  4012c0:	004011b9 	.word	0x004011b9

004012c4 <__frame_dummy_init_array_entry>:
  4012c4:	00400165                                e.@.

004012c8 <_fini>:
  4012c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4012ca:	bf00      	nop
  4012cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4012ce:	bc08      	pop	{r3}
  4012d0:	469e      	mov	lr, r3
  4012d2:	4770      	bx	lr

004012d4 <__fini_array_start>:
  4012d4:	00400141 	.word	0x00400141
