# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do task3_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:05 on Oct 09,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 13:40:05 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:05 on Oct 09,2023
# vlog -reportprogress 300 ./task3.sv 
# -- Compiling module task3
# 
# Top level modules:
# 	task3
# End time: 13:40:05 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:06 on Oct 09,2023
# vlog -reportprogress 300 ./task3_tb.sv 
# -- Compiling module task3_tb
# 
# Top level modules:
# 	task3_tb
# End time: 13:40:06 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work task3_tb -Lf altera_mf_ver 
# Start time: 13:40:06 on Oct 09,2023
# Loading sv_std.std
# Loading work.task3_tb
# Loading work.task3
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: Cannot open macro file: task3_wave.do
# Error in macro ./task3_runlab.do line 19
# Cannot open macro file: task3_wave.do
#     while executing
# "do task3_wave.do"
add wave -position end  sim:/task3_tb/clk
add wave -position end  sim:/task3_tb/address
add wave -position end  sim:/task3_tb/wren
add wave -position end  sim:/task3_tb/enable
add wave -position end  sim:/task3_tb/data
add wave -position end  sim:/task3_tb/q
run -all
# ** Note: $stop    : ./task3_tb.sv(105)
#    Time: 2650 ps  Iteration: 1  Instance: /task3_tb
# Break in Module task3_tb at ./task3_tb.sv line 105
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Anna/Documents/ee_371/ee_371/lab2/task3_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:56 on Oct 09,2023
# vlog -reportprogress 300 ./ram32x3.v 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 13:43:56 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:56 on Oct 09,2023
# vlog -reportprogress 300 ./task1.sv 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 13:43:56 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:57 on Oct 09,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 13:43:57 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:57 on Oct 09,2023
# vlog -reportprogress 300 ./task1_tb.sv 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 13:43:57 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:43:58 on Oct 09,2023, Elapsed time: 0:03:52
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work task1_tb -Lf altera_mf_ver 
# Start time: 13:43:58 on Oct 09,2023
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading work.task2
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./task1_tb.sv(96)
#    Time: 2450 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at ./task1_tb.sv line 96
do task3_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:44:44 on Oct 09,2023
# vlog -reportprogress 300 ./ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 13:44:44 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:44:44 on Oct 09,2023
# vlog -reportprogress 300 ./task3.sv 
# -- Compiling module task3
# 
# Top level modules:
# 	task3
# End time: 13:44:44 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:44:44 on Oct 09,2023
# vlog -reportprogress 300 ./task3_tb.sv 
# -- Compiling module task3_tb
# 
# Top level modules:
# 	task3_tb
# End time: 13:44:44 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:44:45 on Oct 09,2023, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work task3_tb -Lf altera_mf_ver 
# Start time: 13:44:45 on Oct 09,2023
# Loading sv_std.std
# Loading work.task3_tb
# Loading work.task3
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./task3_tb.sv(105)
#    Time: 2650 ps  Iteration: 1  Instance: /task3_tb
# Break in Module task3_tb at ./task3_tb.sv line 105
# End time: 13:48:42 on Oct 09,2023, Elapsed time: 0:03:57
# Errors: 0, Warnings: 0
