
0_06_teknofest_pid_qtr_usart_pwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004850  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  080049d8  080049d8  000149d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004afc  08004afc  00014afc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004b04  08004b04  00014b04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004b08  08004b08  00014b08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000000  08004b0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
  8 .bss          00000194  200001dc  200001dc  000201dc  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000370  20000370  000201dc  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000dfb0  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000019d1  00000000  00000000  0002e1bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000ca8  00000000  00000000  0002fb90  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000c10  00000000  00000000  00030838  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006da6  00000000  00000000  00031448  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000040d4  00000000  00000000  000381ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0003c2c2  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000387c  00000000  00000000  0003c340  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001dc 	.word	0x200001dc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080049c0 	.word	0x080049c0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001e0 	.word	0x200001e0
 80001c4:	080049c0 	.word	0x080049c0

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__aeabi_d2iz>:
 800095c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000960:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000964:	d215      	bcs.n	8000992 <__aeabi_d2iz+0x36>
 8000966:	d511      	bpl.n	800098c <__aeabi_d2iz+0x30>
 8000968:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800096c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000970:	d912      	bls.n	8000998 <__aeabi_d2iz+0x3c>
 8000972:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000976:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800097a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800097e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000982:	fa23 f002 	lsr.w	r0, r3, r2
 8000986:	bf18      	it	ne
 8000988:	4240      	negne	r0, r0
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d105      	bne.n	80009a4 <__aeabi_d2iz+0x48>
 8000998:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800099c:	bf08      	it	eq
 800099e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009a2:	4770      	bx	lr
 80009a4:	f04f 0000 	mov.w	r0, #0
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop

080009ac <__aeabi_uldivmod>:
 80009ac:	b953      	cbnz	r3, 80009c4 <__aeabi_uldivmod+0x18>
 80009ae:	b94a      	cbnz	r2, 80009c4 <__aeabi_uldivmod+0x18>
 80009b0:	2900      	cmp	r1, #0
 80009b2:	bf08      	it	eq
 80009b4:	2800      	cmpeq	r0, #0
 80009b6:	bf1c      	itt	ne
 80009b8:	f04f 31ff 	movne.w	r1, #4294967295
 80009bc:	f04f 30ff 	movne.w	r0, #4294967295
 80009c0:	f000 b97a 	b.w	8000cb8 <__aeabi_idiv0>
 80009c4:	f1ad 0c08 	sub.w	ip, sp, #8
 80009c8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009cc:	f000 f806 	bl	80009dc <__udivmoddi4>
 80009d0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009d8:	b004      	add	sp, #16
 80009da:	4770      	bx	lr

080009dc <__udivmoddi4>:
 80009dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009e0:	468c      	mov	ip, r1
 80009e2:	460d      	mov	r5, r1
 80009e4:	4604      	mov	r4, r0
 80009e6:	9e08      	ldr	r6, [sp, #32]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d151      	bne.n	8000a90 <__udivmoddi4+0xb4>
 80009ec:	428a      	cmp	r2, r1
 80009ee:	4617      	mov	r7, r2
 80009f0:	d96d      	bls.n	8000ace <__udivmoddi4+0xf2>
 80009f2:	fab2 fe82 	clz	lr, r2
 80009f6:	f1be 0f00 	cmp.w	lr, #0
 80009fa:	d00b      	beq.n	8000a14 <__udivmoddi4+0x38>
 80009fc:	f1ce 0c20 	rsb	ip, lr, #32
 8000a00:	fa01 f50e 	lsl.w	r5, r1, lr
 8000a04:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000a08:	fa02 f70e 	lsl.w	r7, r2, lr
 8000a0c:	ea4c 0c05 	orr.w	ip, ip, r5
 8000a10:	fa00 f40e 	lsl.w	r4, r0, lr
 8000a14:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000a18:	0c25      	lsrs	r5, r4, #16
 8000a1a:	fbbc f8fa 	udiv	r8, ip, sl
 8000a1e:	fa1f f987 	uxth.w	r9, r7
 8000a22:	fb0a cc18 	mls	ip, sl, r8, ip
 8000a26:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000a2a:	fb08 f309 	mul.w	r3, r8, r9
 8000a2e:	42ab      	cmp	r3, r5
 8000a30:	d90a      	bls.n	8000a48 <__udivmoddi4+0x6c>
 8000a32:	19ed      	adds	r5, r5, r7
 8000a34:	f108 32ff 	add.w	r2, r8, #4294967295
 8000a38:	f080 8123 	bcs.w	8000c82 <__udivmoddi4+0x2a6>
 8000a3c:	42ab      	cmp	r3, r5
 8000a3e:	f240 8120 	bls.w	8000c82 <__udivmoddi4+0x2a6>
 8000a42:	f1a8 0802 	sub.w	r8, r8, #2
 8000a46:	443d      	add	r5, r7
 8000a48:	1aed      	subs	r5, r5, r3
 8000a4a:	b2a4      	uxth	r4, r4
 8000a4c:	fbb5 f0fa 	udiv	r0, r5, sl
 8000a50:	fb0a 5510 	mls	r5, sl, r0, r5
 8000a54:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000a58:	fb00 f909 	mul.w	r9, r0, r9
 8000a5c:	45a1      	cmp	r9, r4
 8000a5e:	d909      	bls.n	8000a74 <__udivmoddi4+0x98>
 8000a60:	19e4      	adds	r4, r4, r7
 8000a62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000a66:	f080 810a 	bcs.w	8000c7e <__udivmoddi4+0x2a2>
 8000a6a:	45a1      	cmp	r9, r4
 8000a6c:	f240 8107 	bls.w	8000c7e <__udivmoddi4+0x2a2>
 8000a70:	3802      	subs	r0, #2
 8000a72:	443c      	add	r4, r7
 8000a74:	eba4 0409 	sub.w	r4, r4, r9
 8000a78:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	2e00      	cmp	r6, #0
 8000a80:	d061      	beq.n	8000b46 <__udivmoddi4+0x16a>
 8000a82:	fa24 f40e 	lsr.w	r4, r4, lr
 8000a86:	2300      	movs	r3, #0
 8000a88:	6034      	str	r4, [r6, #0]
 8000a8a:	6073      	str	r3, [r6, #4]
 8000a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a90:	428b      	cmp	r3, r1
 8000a92:	d907      	bls.n	8000aa4 <__udivmoddi4+0xc8>
 8000a94:	2e00      	cmp	r6, #0
 8000a96:	d054      	beq.n	8000b42 <__udivmoddi4+0x166>
 8000a98:	2100      	movs	r1, #0
 8000a9a:	e886 0021 	stmia.w	r6, {r0, r5}
 8000a9e:	4608      	mov	r0, r1
 8000aa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aa4:	fab3 f183 	clz	r1, r3
 8000aa8:	2900      	cmp	r1, #0
 8000aaa:	f040 808e 	bne.w	8000bca <__udivmoddi4+0x1ee>
 8000aae:	42ab      	cmp	r3, r5
 8000ab0:	d302      	bcc.n	8000ab8 <__udivmoddi4+0xdc>
 8000ab2:	4282      	cmp	r2, r0
 8000ab4:	f200 80fa 	bhi.w	8000cac <__udivmoddi4+0x2d0>
 8000ab8:	1a84      	subs	r4, r0, r2
 8000aba:	eb65 0503 	sbc.w	r5, r5, r3
 8000abe:	2001      	movs	r0, #1
 8000ac0:	46ac      	mov	ip, r5
 8000ac2:	2e00      	cmp	r6, #0
 8000ac4:	d03f      	beq.n	8000b46 <__udivmoddi4+0x16a>
 8000ac6:	e886 1010 	stmia.w	r6, {r4, ip}
 8000aca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ace:	b912      	cbnz	r2, 8000ad6 <__udivmoddi4+0xfa>
 8000ad0:	2701      	movs	r7, #1
 8000ad2:	fbb7 f7f2 	udiv	r7, r7, r2
 8000ad6:	fab7 fe87 	clz	lr, r7
 8000ada:	f1be 0f00 	cmp.w	lr, #0
 8000ade:	d134      	bne.n	8000b4a <__udivmoddi4+0x16e>
 8000ae0:	1beb      	subs	r3, r5, r7
 8000ae2:	0c3a      	lsrs	r2, r7, #16
 8000ae4:	fa1f fc87 	uxth.w	ip, r7
 8000ae8:	2101      	movs	r1, #1
 8000aea:	fbb3 f8f2 	udiv	r8, r3, r2
 8000aee:	0c25      	lsrs	r5, r4, #16
 8000af0:	fb02 3318 	mls	r3, r2, r8, r3
 8000af4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000af8:	fb0c f308 	mul.w	r3, ip, r8
 8000afc:	42ab      	cmp	r3, r5
 8000afe:	d907      	bls.n	8000b10 <__udivmoddi4+0x134>
 8000b00:	19ed      	adds	r5, r5, r7
 8000b02:	f108 30ff 	add.w	r0, r8, #4294967295
 8000b06:	d202      	bcs.n	8000b0e <__udivmoddi4+0x132>
 8000b08:	42ab      	cmp	r3, r5
 8000b0a:	f200 80d1 	bhi.w	8000cb0 <__udivmoddi4+0x2d4>
 8000b0e:	4680      	mov	r8, r0
 8000b10:	1aed      	subs	r5, r5, r3
 8000b12:	b2a3      	uxth	r3, r4
 8000b14:	fbb5 f0f2 	udiv	r0, r5, r2
 8000b18:	fb02 5510 	mls	r5, r2, r0, r5
 8000b1c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000b20:	fb0c fc00 	mul.w	ip, ip, r0
 8000b24:	45a4      	cmp	ip, r4
 8000b26:	d907      	bls.n	8000b38 <__udivmoddi4+0x15c>
 8000b28:	19e4      	adds	r4, r4, r7
 8000b2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b2e:	d202      	bcs.n	8000b36 <__udivmoddi4+0x15a>
 8000b30:	45a4      	cmp	ip, r4
 8000b32:	f200 80b8 	bhi.w	8000ca6 <__udivmoddi4+0x2ca>
 8000b36:	4618      	mov	r0, r3
 8000b38:	eba4 040c 	sub.w	r4, r4, ip
 8000b3c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b40:	e79d      	b.n	8000a7e <__udivmoddi4+0xa2>
 8000b42:	4631      	mov	r1, r6
 8000b44:	4630      	mov	r0, r6
 8000b46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b4a:	f1ce 0420 	rsb	r4, lr, #32
 8000b4e:	fa05 f30e 	lsl.w	r3, r5, lr
 8000b52:	fa07 f70e 	lsl.w	r7, r7, lr
 8000b56:	fa20 f804 	lsr.w	r8, r0, r4
 8000b5a:	0c3a      	lsrs	r2, r7, #16
 8000b5c:	fa25 f404 	lsr.w	r4, r5, r4
 8000b60:	ea48 0803 	orr.w	r8, r8, r3
 8000b64:	fbb4 f1f2 	udiv	r1, r4, r2
 8000b68:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000b6c:	fb02 4411 	mls	r4, r2, r1, r4
 8000b70:	fa1f fc87 	uxth.w	ip, r7
 8000b74:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000b78:	fb01 f30c 	mul.w	r3, r1, ip
 8000b7c:	42ab      	cmp	r3, r5
 8000b7e:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b82:	d909      	bls.n	8000b98 <__udivmoddi4+0x1bc>
 8000b84:	19ed      	adds	r5, r5, r7
 8000b86:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b8a:	f080 808a 	bcs.w	8000ca2 <__udivmoddi4+0x2c6>
 8000b8e:	42ab      	cmp	r3, r5
 8000b90:	f240 8087 	bls.w	8000ca2 <__udivmoddi4+0x2c6>
 8000b94:	3902      	subs	r1, #2
 8000b96:	443d      	add	r5, r7
 8000b98:	1aeb      	subs	r3, r5, r3
 8000b9a:	fa1f f588 	uxth.w	r5, r8
 8000b9e:	fbb3 f0f2 	udiv	r0, r3, r2
 8000ba2:	fb02 3310 	mls	r3, r2, r0, r3
 8000ba6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000baa:	fb00 f30c 	mul.w	r3, r0, ip
 8000bae:	42ab      	cmp	r3, r5
 8000bb0:	d907      	bls.n	8000bc2 <__udivmoddi4+0x1e6>
 8000bb2:	19ed      	adds	r5, r5, r7
 8000bb4:	f100 38ff 	add.w	r8, r0, #4294967295
 8000bb8:	d26f      	bcs.n	8000c9a <__udivmoddi4+0x2be>
 8000bba:	42ab      	cmp	r3, r5
 8000bbc:	d96d      	bls.n	8000c9a <__udivmoddi4+0x2be>
 8000bbe:	3802      	subs	r0, #2
 8000bc0:	443d      	add	r5, r7
 8000bc2:	1aeb      	subs	r3, r5, r3
 8000bc4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bc8:	e78f      	b.n	8000aea <__udivmoddi4+0x10e>
 8000bca:	f1c1 0720 	rsb	r7, r1, #32
 8000bce:	fa22 f807 	lsr.w	r8, r2, r7
 8000bd2:	408b      	lsls	r3, r1
 8000bd4:	fa05 f401 	lsl.w	r4, r5, r1
 8000bd8:	ea48 0303 	orr.w	r3, r8, r3
 8000bdc:	fa20 fe07 	lsr.w	lr, r0, r7
 8000be0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000be4:	40fd      	lsrs	r5, r7
 8000be6:	ea4e 0e04 	orr.w	lr, lr, r4
 8000bea:	fbb5 f9fc 	udiv	r9, r5, ip
 8000bee:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000bf2:	fb0c 5519 	mls	r5, ip, r9, r5
 8000bf6:	fa1f f883 	uxth.w	r8, r3
 8000bfa:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000bfe:	fb09 f408 	mul.w	r4, r9, r8
 8000c02:	42ac      	cmp	r4, r5
 8000c04:	fa02 f201 	lsl.w	r2, r2, r1
 8000c08:	fa00 fa01 	lsl.w	sl, r0, r1
 8000c0c:	d908      	bls.n	8000c20 <__udivmoddi4+0x244>
 8000c0e:	18ed      	adds	r5, r5, r3
 8000c10:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c14:	d243      	bcs.n	8000c9e <__udivmoddi4+0x2c2>
 8000c16:	42ac      	cmp	r4, r5
 8000c18:	d941      	bls.n	8000c9e <__udivmoddi4+0x2c2>
 8000c1a:	f1a9 0902 	sub.w	r9, r9, #2
 8000c1e:	441d      	add	r5, r3
 8000c20:	1b2d      	subs	r5, r5, r4
 8000c22:	fa1f fe8e 	uxth.w	lr, lr
 8000c26:	fbb5 f0fc 	udiv	r0, r5, ip
 8000c2a:	fb0c 5510 	mls	r5, ip, r0, r5
 8000c2e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000c32:	fb00 f808 	mul.w	r8, r0, r8
 8000c36:	45a0      	cmp	r8, r4
 8000c38:	d907      	bls.n	8000c4a <__udivmoddi4+0x26e>
 8000c3a:	18e4      	adds	r4, r4, r3
 8000c3c:	f100 35ff 	add.w	r5, r0, #4294967295
 8000c40:	d229      	bcs.n	8000c96 <__udivmoddi4+0x2ba>
 8000c42:	45a0      	cmp	r8, r4
 8000c44:	d927      	bls.n	8000c96 <__udivmoddi4+0x2ba>
 8000c46:	3802      	subs	r0, #2
 8000c48:	441c      	add	r4, r3
 8000c4a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c4e:	eba4 0408 	sub.w	r4, r4, r8
 8000c52:	fba0 8902 	umull	r8, r9, r0, r2
 8000c56:	454c      	cmp	r4, r9
 8000c58:	46c6      	mov	lr, r8
 8000c5a:	464d      	mov	r5, r9
 8000c5c:	d315      	bcc.n	8000c8a <__udivmoddi4+0x2ae>
 8000c5e:	d012      	beq.n	8000c86 <__udivmoddi4+0x2aa>
 8000c60:	b156      	cbz	r6, 8000c78 <__udivmoddi4+0x29c>
 8000c62:	ebba 030e 	subs.w	r3, sl, lr
 8000c66:	eb64 0405 	sbc.w	r4, r4, r5
 8000c6a:	fa04 f707 	lsl.w	r7, r4, r7
 8000c6e:	40cb      	lsrs	r3, r1
 8000c70:	431f      	orrs	r7, r3
 8000c72:	40cc      	lsrs	r4, r1
 8000c74:	6037      	str	r7, [r6, #0]
 8000c76:	6074      	str	r4, [r6, #4]
 8000c78:	2100      	movs	r1, #0
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	e6f8      	b.n	8000a74 <__udivmoddi4+0x98>
 8000c82:	4690      	mov	r8, r2
 8000c84:	e6e0      	b.n	8000a48 <__udivmoddi4+0x6c>
 8000c86:	45c2      	cmp	sl, r8
 8000c88:	d2ea      	bcs.n	8000c60 <__udivmoddi4+0x284>
 8000c8a:	ebb8 0e02 	subs.w	lr, r8, r2
 8000c8e:	eb69 0503 	sbc.w	r5, r9, r3
 8000c92:	3801      	subs	r0, #1
 8000c94:	e7e4      	b.n	8000c60 <__udivmoddi4+0x284>
 8000c96:	4628      	mov	r0, r5
 8000c98:	e7d7      	b.n	8000c4a <__udivmoddi4+0x26e>
 8000c9a:	4640      	mov	r0, r8
 8000c9c:	e791      	b.n	8000bc2 <__udivmoddi4+0x1e6>
 8000c9e:	4681      	mov	r9, r0
 8000ca0:	e7be      	b.n	8000c20 <__udivmoddi4+0x244>
 8000ca2:	4601      	mov	r1, r0
 8000ca4:	e778      	b.n	8000b98 <__udivmoddi4+0x1bc>
 8000ca6:	3802      	subs	r0, #2
 8000ca8:	443c      	add	r4, r7
 8000caa:	e745      	b.n	8000b38 <__udivmoddi4+0x15c>
 8000cac:	4608      	mov	r0, r1
 8000cae:	e708      	b.n	8000ac2 <__udivmoddi4+0xe6>
 8000cb0:	f1a8 0802 	sub.w	r8, r8, #2
 8000cb4:	443d      	add	r5, r7
 8000cb6:	e72b      	b.n	8000b10 <__udivmoddi4+0x134>

08000cb8 <__aeabi_idiv0>:
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop

08000cbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cc0:	4a0e      	ldr	r2, [pc, #56]	; (8000cfc <HAL_Init+0x40>)
 8000cc2:	4b0e      	ldr	r3, [pc, #56]	; (8000cfc <HAL_Init+0x40>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ccc:	4a0b      	ldr	r2, [pc, #44]	; (8000cfc <HAL_Init+0x40>)
 8000cce:	4b0b      	ldr	r3, [pc, #44]	; (8000cfc <HAL_Init+0x40>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cd6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd8:	4a08      	ldr	r2, [pc, #32]	; (8000cfc <HAL_Init+0x40>)
 8000cda:	4b08      	ldr	r3, [pc, #32]	; (8000cfc <HAL_Init+0x40>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ce2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce4:	2003      	movs	r0, #3
 8000ce6:	f000 f929 	bl	8000f3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cea:	200f      	movs	r0, #15
 8000cec:	f000 f808 	bl	8000d00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cf0:	f003 fc0c 	bl	800450c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cf4:	2300      	movs	r3, #0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	40023c00 	.word	0x40023c00

08000d00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d08:	4b12      	ldr	r3, [pc, #72]	; (8000d54 <HAL_InitTick+0x54>)
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	4b12      	ldr	r3, [pc, #72]	; (8000d58 <HAL_InitTick+0x58>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	4619      	mov	r1, r3
 8000d12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d16:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f000 f941 	bl	8000fa6 <HAL_SYSTICK_Config>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e00e      	b.n	8000d4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	2b0f      	cmp	r3, #15
 8000d32:	d80a      	bhi.n	8000d4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d34:	2200      	movs	r2, #0
 8000d36:	6879      	ldr	r1, [r7, #4]
 8000d38:	f04f 30ff 	mov.w	r0, #4294967295
 8000d3c:	f000 f909 	bl	8000f52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d40:	4a06      	ldr	r2, [pc, #24]	; (8000d5c <HAL_InitTick+0x5c>)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d46:	2300      	movs	r3, #0
 8000d48:	e000      	b.n	8000d4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	20000008 	.word	0x20000008
 8000d58:	20000004 	.word	0x20000004
 8000d5c:	20000000 	.word	0x20000000

08000d60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d64:	4b06      	ldr	r3, [pc, #24]	; (8000d80 <HAL_IncTick+0x20>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	461a      	mov	r2, r3
 8000d6a:	4b06      	ldr	r3, [pc, #24]	; (8000d84 <HAL_IncTick+0x24>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4413      	add	r3, r2
 8000d70:	4a04      	ldr	r2, [pc, #16]	; (8000d84 <HAL_IncTick+0x24>)
 8000d72:	6013      	str	r3, [r2, #0]
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	20000004 	.word	0x20000004
 8000d84:	20000220 	.word	0x20000220

08000d88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d8c:	4b03      	ldr	r3, [pc, #12]	; (8000d9c <HAL_GetTick+0x14>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
}
 8000d90:	4618      	mov	r0, r3
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	20000220 	.word	0x20000220

08000da0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b085      	sub	sp, #20
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	f003 0307 	and.w	r3, r3, #7
 8000dae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000db0:	4b0c      	ldr	r3, [pc, #48]	; (8000de4 <__NVIC_SetPriorityGrouping+0x44>)
 8000db2:	68db      	ldr	r3, [r3, #12]
 8000db4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000db6:	68ba      	ldr	r2, [r7, #8]
 8000db8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dd2:	4a04      	ldr	r2, [pc, #16]	; (8000de4 <__NVIC_SetPriorityGrouping+0x44>)
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	60d3      	str	r3, [r2, #12]
}
 8000dd8:	bf00      	nop
 8000dda:	3714      	adds	r7, #20
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr
 8000de4:	e000ed00 	.word	0xe000ed00

08000de8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dec:	4b04      	ldr	r3, [pc, #16]	; (8000e00 <__NVIC_GetPriorityGrouping+0x18>)
 8000dee:	68db      	ldr	r3, [r3, #12]
 8000df0:	0a1b      	lsrs	r3, r3, #8
 8000df2:	f003 0307 	and.w	r3, r3, #7
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	db0b      	blt.n	8000e2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e16:	4909      	ldr	r1, [pc, #36]	; (8000e3c <__NVIC_EnableIRQ+0x38>)
 8000e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1c:	095b      	lsrs	r3, r3, #5
 8000e1e:	79fa      	ldrb	r2, [r7, #7]
 8000e20:	f002 021f 	and.w	r2, r2, #31
 8000e24:	2001      	movs	r0, #1
 8000e26:	fa00 f202 	lsl.w	r2, r0, r2
 8000e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e2e:	bf00      	nop
 8000e30:	370c      	adds	r7, #12
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	e000e100 	.word	0xe000e100

08000e40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b083      	sub	sp, #12
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	4603      	mov	r3, r0
 8000e48:	6039      	str	r1, [r7, #0]
 8000e4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	db0a      	blt.n	8000e6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e54:	490d      	ldr	r1, [pc, #52]	; (8000e8c <__NVIC_SetPriority+0x4c>)
 8000e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5a:	683a      	ldr	r2, [r7, #0]
 8000e5c:	b2d2      	uxtb	r2, r2
 8000e5e:	0112      	lsls	r2, r2, #4
 8000e60:	b2d2      	uxtb	r2, r2
 8000e62:	440b      	add	r3, r1
 8000e64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e68:	e00a      	b.n	8000e80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6a:	4909      	ldr	r1, [pc, #36]	; (8000e90 <__NVIC_SetPriority+0x50>)
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	f003 030f 	and.w	r3, r3, #15
 8000e72:	3b04      	subs	r3, #4
 8000e74:	683a      	ldr	r2, [r7, #0]
 8000e76:	b2d2      	uxtb	r2, r2
 8000e78:	0112      	lsls	r2, r2, #4
 8000e7a:	b2d2      	uxtb	r2, r2
 8000e7c:	440b      	add	r3, r1
 8000e7e:	761a      	strb	r2, [r3, #24]
}
 8000e80:	bf00      	nop
 8000e82:	370c      	adds	r7, #12
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr
 8000e8c:	e000e100 	.word	0xe000e100
 8000e90:	e000ed00 	.word	0xe000ed00

08000e94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b089      	sub	sp, #36	; 0x24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	60f8      	str	r0, [r7, #12]
 8000e9c:	60b9      	str	r1, [r7, #8]
 8000e9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	f003 0307 	and.w	r3, r3, #7
 8000ea6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ea8:	69fb      	ldr	r3, [r7, #28]
 8000eaa:	f1c3 0307 	rsb	r3, r3, #7
 8000eae:	2b04      	cmp	r3, #4
 8000eb0:	bf28      	it	cs
 8000eb2:	2304      	movcs	r3, #4
 8000eb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	3304      	adds	r3, #4
 8000eba:	2b06      	cmp	r3, #6
 8000ebc:	d902      	bls.n	8000ec4 <NVIC_EncodePriority+0x30>
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	3b03      	subs	r3, #3
 8000ec2:	e000      	b.n	8000ec6 <NVIC_EncodePriority+0x32>
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec8:	2201      	movs	r2, #1
 8000eca:	69bb      	ldr	r3, [r7, #24]
 8000ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed0:	1e5a      	subs	r2, r3, #1
 8000ed2:	68bb      	ldr	r3, [r7, #8]
 8000ed4:	401a      	ands	r2, r3
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000eda:	2101      	movs	r1, #1
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	fa01 f303 	lsl.w	r3, r1, r3
 8000ee2:	1e59      	subs	r1, r3, #1
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee8:	4313      	orrs	r3, r2
         );
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3724      	adds	r7, #36	; 0x24
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
	...

08000ef8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	3b01      	subs	r3, #1
 8000f04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f08:	d301      	bcc.n	8000f0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e00f      	b.n	8000f2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f0e:	4a0a      	ldr	r2, [pc, #40]	; (8000f38 <SysTick_Config+0x40>)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3b01      	subs	r3, #1
 8000f14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f16:	210f      	movs	r1, #15
 8000f18:	f04f 30ff 	mov.w	r0, #4294967295
 8000f1c:	f7ff ff90 	bl	8000e40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f20:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <SysTick_Config+0x40>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f26:	4b04      	ldr	r3, [pc, #16]	; (8000f38 <SysTick_Config+0x40>)
 8000f28:	2207      	movs	r2, #7
 8000f2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f2c:	2300      	movs	r3, #0
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	e000e010 	.word	0xe000e010

08000f3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f7ff ff2b 	bl	8000da0 <__NVIC_SetPriorityGrouping>
}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b086      	sub	sp, #24
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	4603      	mov	r3, r0
 8000f5a:	60b9      	str	r1, [r7, #8]
 8000f5c:	607a      	str	r2, [r7, #4]
 8000f5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f64:	f7ff ff40 	bl	8000de8 <__NVIC_GetPriorityGrouping>
 8000f68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	68b9      	ldr	r1, [r7, #8]
 8000f6e:	6978      	ldr	r0, [r7, #20]
 8000f70:	f7ff ff90 	bl	8000e94 <NVIC_EncodePriority>
 8000f74:	4602      	mov	r2, r0
 8000f76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f7a:	4611      	mov	r1, r2
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff ff5f 	bl	8000e40 <__NVIC_SetPriority>
}
 8000f82:	bf00      	nop
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b082      	sub	sp, #8
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	4603      	mov	r3, r0
 8000f92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff ff33 	bl	8000e04 <__NVIC_EnableIRQ>
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b082      	sub	sp, #8
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f7ff ffa2 	bl	8000ef8 <SysTick_Config>
 8000fb4:	4603      	mov	r3, r0
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b084      	sub	sp, #16
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fca:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000fcc:	f7ff fedc 	bl	8000d88 <HAL_GetTick>
 8000fd0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	2b02      	cmp	r3, #2
 8000fdc:	d008      	beq.n	8000ff0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2280      	movs	r2, #128	; 0x80
 8000fe2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000fec:	2301      	movs	r3, #1
 8000fee:	e052      	b.n	8001096 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	687a      	ldr	r2, [r7, #4]
 8000ff6:	6812      	ldr	r2, [r2, #0]
 8000ff8:	6812      	ldr	r2, [r2, #0]
 8000ffa:	f022 0216 	bic.w	r2, r2, #22
 8000ffe:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	687a      	ldr	r2, [r7, #4]
 8001006:	6812      	ldr	r2, [r2, #0]
 8001008:	6952      	ldr	r2, [r2, #20]
 800100a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800100e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001014:	2b00      	cmp	r3, #0
 8001016:	d103      	bne.n	8001020 <HAL_DMA_Abort+0x62>
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800101c:	2b00      	cmp	r3, #0
 800101e:	d007      	beq.n	8001030 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	687a      	ldr	r2, [r7, #4]
 8001026:	6812      	ldr	r2, [r2, #0]
 8001028:	6812      	ldr	r2, [r2, #0]
 800102a:	f022 0208 	bic.w	r2, r2, #8
 800102e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	687a      	ldr	r2, [r7, #4]
 8001036:	6812      	ldr	r2, [r2, #0]
 8001038:	6812      	ldr	r2, [r2, #0]
 800103a:	f022 0201 	bic.w	r2, r2, #1
 800103e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001040:	e013      	b.n	800106a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001042:	f7ff fea1 	bl	8000d88 <HAL_GetTick>
 8001046:	4602      	mov	r2, r0
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	1ad3      	subs	r3, r2, r3
 800104c:	2b05      	cmp	r3, #5
 800104e:	d90c      	bls.n	800106a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2220      	movs	r2, #32
 8001054:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2203      	movs	r2, #3
 800105a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2200      	movs	r2, #0
 8001062:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001066:	2303      	movs	r3, #3
 8001068:	e015      	b.n	8001096 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f003 0301 	and.w	r3, r3, #1
 8001074:	2b00      	cmp	r3, #0
 8001076:	d1e4      	bne.n	8001042 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800107c:	223f      	movs	r2, #63	; 0x3f
 800107e:	409a      	lsls	r2, r3
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2201      	movs	r2, #1
 8001088:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2200      	movs	r2, #0
 8001090:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001094:	2300      	movs	r3, #0
}
 8001096:	4618      	mov	r0, r3
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800109e:	b480      	push	{r7}
 80010a0:	b083      	sub	sp, #12
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	d004      	beq.n	80010bc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2280      	movs	r2, #128	; 0x80
 80010b6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	e00c      	b.n	80010d6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2205      	movs	r2, #5
 80010c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	687a      	ldr	r2, [r7, #4]
 80010ca:	6812      	ldr	r2, [r2, #0]
 80010cc:	6812      	ldr	r2, [r2, #0]
 80010ce:	f022 0201 	bic.w	r2, r2, #1
 80010d2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80010d4:	2300      	movs	r3, #0
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
	...

080010e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b089      	sub	sp, #36	; 0x24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010ee:	2300      	movs	r3, #0
 80010f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010f2:	2300      	movs	r3, #0
 80010f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010f6:	2300      	movs	r3, #0
 80010f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
 80010fe:	e16b      	b.n	80013d8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001100:	2201      	movs	r2, #1
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	4013      	ands	r3, r2
 8001112:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001114:	693a      	ldr	r2, [r7, #16]
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	429a      	cmp	r2, r3
 800111a:	f040 815a 	bne.w	80013d2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f003 0303 	and.w	r3, r3, #3
 8001126:	2b01      	cmp	r3, #1
 8001128:	d005      	beq.n	8001136 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001132:	2b02      	cmp	r3, #2
 8001134:	d130      	bne.n	8001198 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	2203      	movs	r2, #3
 8001142:	fa02 f303 	lsl.w	r3, r2, r3
 8001146:	43db      	mvns	r3, r3
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	4013      	ands	r3, r2
 800114c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	68da      	ldr	r2, [r3, #12]
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	4313      	orrs	r3, r2
 800115e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	69ba      	ldr	r2, [r7, #24]
 8001164:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800116c:	2201      	movs	r2, #1
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	fa02 f303 	lsl.w	r3, r2, r3
 8001174:	43db      	mvns	r3, r3
 8001176:	69ba      	ldr	r2, [r7, #24]
 8001178:	4013      	ands	r3, r2
 800117a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	091b      	lsrs	r3, r3, #4
 8001182:	f003 0201 	and.w	r2, r3, #1
 8001186:	69fb      	ldr	r3, [r7, #28]
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	4313      	orrs	r3, r2
 8001190:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f003 0303 	and.w	r3, r3, #3
 80011a0:	2b03      	cmp	r3, #3
 80011a2:	d017      	beq.n	80011d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	2203      	movs	r2, #3
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	43db      	mvns	r3, r3
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	4013      	ands	r3, r2
 80011ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	689a      	ldr	r2, [r3, #8]
 80011c0:	69fb      	ldr	r3, [r7, #28]
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f003 0303 	and.w	r3, r3, #3
 80011dc:	2b02      	cmp	r3, #2
 80011de:	d123      	bne.n	8001228 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	08da      	lsrs	r2, r3, #3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	3208      	adds	r2, #8
 80011e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	f003 0307 	and.w	r3, r3, #7
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	220f      	movs	r2, #15
 80011f8:	fa02 f303 	lsl.w	r3, r2, r3
 80011fc:	43db      	mvns	r3, r3
 80011fe:	69ba      	ldr	r2, [r7, #24]
 8001200:	4013      	ands	r3, r2
 8001202:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	691a      	ldr	r2, [r3, #16]
 8001208:	69fb      	ldr	r3, [r7, #28]
 800120a:	f003 0307 	and.w	r3, r3, #7
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	69ba      	ldr	r2, [r7, #24]
 8001216:	4313      	orrs	r3, r2
 8001218:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	08da      	lsrs	r2, r3, #3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	3208      	adds	r2, #8
 8001222:	69b9      	ldr	r1, [r7, #24]
 8001224:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	2203      	movs	r2, #3
 8001234:	fa02 f303 	lsl.w	r3, r2, r3
 8001238:	43db      	mvns	r3, r3
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	4013      	ands	r3, r2
 800123e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f003 0203 	and.w	r2, r3, #3
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	4313      	orrs	r3, r2
 8001254:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	69ba      	ldr	r2, [r7, #24]
 800125a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001264:	2b00      	cmp	r3, #0
 8001266:	f000 80b4 	beq.w	80013d2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	4a5f      	ldr	r2, [pc, #380]	; (80013ec <HAL_GPIO_Init+0x308>)
 8001270:	4b5e      	ldr	r3, [pc, #376]	; (80013ec <HAL_GPIO_Init+0x308>)
 8001272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001274:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001278:	6453      	str	r3, [r2, #68]	; 0x44
 800127a:	4b5c      	ldr	r3, [pc, #368]	; (80013ec <HAL_GPIO_Init+0x308>)
 800127c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800127e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001286:	4a5a      	ldr	r2, [pc, #360]	; (80013f0 <HAL_GPIO_Init+0x30c>)
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	089b      	lsrs	r3, r3, #2
 800128c:	3302      	adds	r3, #2
 800128e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001292:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	f003 0303 	and.w	r3, r3, #3
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	220f      	movs	r2, #15
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	43db      	mvns	r3, r3
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	4013      	ands	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4a51      	ldr	r2, [pc, #324]	; (80013f4 <HAL_GPIO_Init+0x310>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d02b      	beq.n	800130a <HAL_GPIO_Init+0x226>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a50      	ldr	r2, [pc, #320]	; (80013f8 <HAL_GPIO_Init+0x314>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d025      	beq.n	8001306 <HAL_GPIO_Init+0x222>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a4f      	ldr	r2, [pc, #316]	; (80013fc <HAL_GPIO_Init+0x318>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d01f      	beq.n	8001302 <HAL_GPIO_Init+0x21e>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a4e      	ldr	r2, [pc, #312]	; (8001400 <HAL_GPIO_Init+0x31c>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d019      	beq.n	80012fe <HAL_GPIO_Init+0x21a>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a4d      	ldr	r2, [pc, #308]	; (8001404 <HAL_GPIO_Init+0x320>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d013      	beq.n	80012fa <HAL_GPIO_Init+0x216>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4a4c      	ldr	r2, [pc, #304]	; (8001408 <HAL_GPIO_Init+0x324>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d00d      	beq.n	80012f6 <HAL_GPIO_Init+0x212>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a4b      	ldr	r2, [pc, #300]	; (800140c <HAL_GPIO_Init+0x328>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d007      	beq.n	80012f2 <HAL_GPIO_Init+0x20e>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a4a      	ldr	r2, [pc, #296]	; (8001410 <HAL_GPIO_Init+0x32c>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d101      	bne.n	80012ee <HAL_GPIO_Init+0x20a>
 80012ea:	2307      	movs	r3, #7
 80012ec:	e00e      	b.n	800130c <HAL_GPIO_Init+0x228>
 80012ee:	2308      	movs	r3, #8
 80012f0:	e00c      	b.n	800130c <HAL_GPIO_Init+0x228>
 80012f2:	2306      	movs	r3, #6
 80012f4:	e00a      	b.n	800130c <HAL_GPIO_Init+0x228>
 80012f6:	2305      	movs	r3, #5
 80012f8:	e008      	b.n	800130c <HAL_GPIO_Init+0x228>
 80012fa:	2304      	movs	r3, #4
 80012fc:	e006      	b.n	800130c <HAL_GPIO_Init+0x228>
 80012fe:	2303      	movs	r3, #3
 8001300:	e004      	b.n	800130c <HAL_GPIO_Init+0x228>
 8001302:	2302      	movs	r3, #2
 8001304:	e002      	b.n	800130c <HAL_GPIO_Init+0x228>
 8001306:	2301      	movs	r3, #1
 8001308:	e000      	b.n	800130c <HAL_GPIO_Init+0x228>
 800130a:	2300      	movs	r3, #0
 800130c:	69fa      	ldr	r2, [r7, #28]
 800130e:	f002 0203 	and.w	r2, r2, #3
 8001312:	0092      	lsls	r2, r2, #2
 8001314:	4093      	lsls	r3, r2
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	4313      	orrs	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800131c:	4934      	ldr	r1, [pc, #208]	; (80013f0 <HAL_GPIO_Init+0x30c>)
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	089b      	lsrs	r3, r3, #2
 8001322:	3302      	adds	r3, #2
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800132a:	4b3a      	ldr	r3, [pc, #232]	; (8001414 <HAL_GPIO_Init+0x330>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	43db      	mvns	r3, r3
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	4013      	ands	r3, r2
 8001338:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001342:	2b00      	cmp	r3, #0
 8001344:	d003      	beq.n	800134e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001346:	69ba      	ldr	r2, [r7, #24]
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	4313      	orrs	r3, r2
 800134c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800134e:	4a31      	ldr	r2, [pc, #196]	; (8001414 <HAL_GPIO_Init+0x330>)
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001354:	4b2f      	ldr	r3, [pc, #188]	; (8001414 <HAL_GPIO_Init+0x330>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	43db      	mvns	r3, r3
 800135e:	69ba      	ldr	r2, [r7, #24]
 8001360:	4013      	ands	r3, r2
 8001362:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800136c:	2b00      	cmp	r3, #0
 800136e:	d003      	beq.n	8001378 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	4313      	orrs	r3, r2
 8001376:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001378:	4a26      	ldr	r2, [pc, #152]	; (8001414 <HAL_GPIO_Init+0x330>)
 800137a:	69bb      	ldr	r3, [r7, #24]
 800137c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800137e:	4b25      	ldr	r3, [pc, #148]	; (8001414 <HAL_GPIO_Init+0x330>)
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	43db      	mvns	r3, r3
 8001388:	69ba      	ldr	r2, [r7, #24]
 800138a:	4013      	ands	r3, r2
 800138c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001396:	2b00      	cmp	r3, #0
 8001398:	d003      	beq.n	80013a2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	4313      	orrs	r3, r2
 80013a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013a2:	4a1c      	ldr	r2, [pc, #112]	; (8001414 <HAL_GPIO_Init+0x330>)
 80013a4:	69bb      	ldr	r3, [r7, #24]
 80013a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013a8:	4b1a      	ldr	r3, [pc, #104]	; (8001414 <HAL_GPIO_Init+0x330>)
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	43db      	mvns	r3, r3
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	4013      	ands	r3, r2
 80013b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d003      	beq.n	80013cc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013cc:	4a11      	ldr	r2, [pc, #68]	; (8001414 <HAL_GPIO_Init+0x330>)
 80013ce:	69bb      	ldr	r3, [r7, #24]
 80013d0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	3301      	adds	r3, #1
 80013d6:	61fb      	str	r3, [r7, #28]
 80013d8:	69fb      	ldr	r3, [r7, #28]
 80013da:	2b0f      	cmp	r3, #15
 80013dc:	f67f ae90 	bls.w	8001100 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013e0:	bf00      	nop
 80013e2:	3724      	adds	r7, #36	; 0x24
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr
 80013ec:	40023800 	.word	0x40023800
 80013f0:	40013800 	.word	0x40013800
 80013f4:	40020000 	.word	0x40020000
 80013f8:	40020400 	.word	0x40020400
 80013fc:	40020800 	.word	0x40020800
 8001400:	40020c00 	.word	0x40020c00
 8001404:	40021000 	.word	0x40021000
 8001408:	40021400 	.word	0x40021400
 800140c:	40021800 	.word	0x40021800
 8001410:	40021c00 	.word	0x40021c00
 8001414:	40013c00 	.word	0x40013c00

08001418 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	460b      	mov	r3, r1
 8001422:	807b      	strh	r3, [r7, #2]
 8001424:	4613      	mov	r3, r2
 8001426:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001428:	787b      	ldrb	r3, [r7, #1]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d003      	beq.n	8001436 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800142e:	887a      	ldrh	r2, [r7, #2]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001434:	e003      	b.n	800143e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001436:	887b      	ldrh	r3, [r7, #2]
 8001438:	041a      	lsls	r2, r3, #16
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	619a      	str	r2, [r3, #24]
}
 800143e:	bf00      	nop
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
	...

0800144c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d101      	bne.n	800145e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e264      	b.n	8001928 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	2b00      	cmp	r3, #0
 8001468:	d075      	beq.n	8001556 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800146a:	4ba3      	ldr	r3, [pc, #652]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	f003 030c 	and.w	r3, r3, #12
 8001472:	2b04      	cmp	r3, #4
 8001474:	d00c      	beq.n	8001490 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001476:	4ba0      	ldr	r3, [pc, #640]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800147e:	2b08      	cmp	r3, #8
 8001480:	d112      	bne.n	80014a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001482:	4b9d      	ldr	r3, [pc, #628]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800148a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800148e:	d10b      	bne.n	80014a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001490:	4b99      	ldr	r3, [pc, #612]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001498:	2b00      	cmp	r3, #0
 800149a:	d05b      	beq.n	8001554 <HAL_RCC_OscConfig+0x108>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d157      	bne.n	8001554 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e23f      	b.n	8001928 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014b0:	d106      	bne.n	80014c0 <HAL_RCC_OscConfig+0x74>
 80014b2:	4a91      	ldr	r2, [pc, #580]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80014b4:	4b90      	ldr	r3, [pc, #576]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014bc:	6013      	str	r3, [r2, #0]
 80014be:	e01d      	b.n	80014fc <HAL_RCC_OscConfig+0xb0>
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014c8:	d10c      	bne.n	80014e4 <HAL_RCC_OscConfig+0x98>
 80014ca:	4a8b      	ldr	r2, [pc, #556]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80014cc:	4b8a      	ldr	r3, [pc, #552]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014d4:	6013      	str	r3, [r2, #0]
 80014d6:	4a88      	ldr	r2, [pc, #544]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80014d8:	4b87      	ldr	r3, [pc, #540]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014e0:	6013      	str	r3, [r2, #0]
 80014e2:	e00b      	b.n	80014fc <HAL_RCC_OscConfig+0xb0>
 80014e4:	4a84      	ldr	r2, [pc, #528]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80014e6:	4b84      	ldr	r3, [pc, #528]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014ee:	6013      	str	r3, [r2, #0]
 80014f0:	4a81      	ldr	r2, [pc, #516]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80014f2:	4b81      	ldr	r3, [pc, #516]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d013      	beq.n	800152c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001504:	f7ff fc40 	bl	8000d88 <HAL_GetTick>
 8001508:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800150a:	e008      	b.n	800151e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800150c:	f7ff fc3c 	bl	8000d88 <HAL_GetTick>
 8001510:	4602      	mov	r2, r0
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	2b64      	cmp	r3, #100	; 0x64
 8001518:	d901      	bls.n	800151e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e204      	b.n	8001928 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800151e:	4b76      	ldr	r3, [pc, #472]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001526:	2b00      	cmp	r3, #0
 8001528:	d0f0      	beq.n	800150c <HAL_RCC_OscConfig+0xc0>
 800152a:	e014      	b.n	8001556 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800152c:	f7ff fc2c 	bl	8000d88 <HAL_GetTick>
 8001530:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001532:	e008      	b.n	8001546 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001534:	f7ff fc28 	bl	8000d88 <HAL_GetTick>
 8001538:	4602      	mov	r2, r0
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	2b64      	cmp	r3, #100	; 0x64
 8001540:	d901      	bls.n	8001546 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e1f0      	b.n	8001928 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001546:	4b6c      	ldr	r3, [pc, #432]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d1f0      	bne.n	8001534 <HAL_RCC_OscConfig+0xe8>
 8001552:	e000      	b.n	8001556 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001554:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0302 	and.w	r3, r3, #2
 800155e:	2b00      	cmp	r3, #0
 8001560:	d063      	beq.n	800162a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001562:	4b65      	ldr	r3, [pc, #404]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	f003 030c 	and.w	r3, r3, #12
 800156a:	2b00      	cmp	r3, #0
 800156c:	d00b      	beq.n	8001586 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800156e:	4b62      	ldr	r3, [pc, #392]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001576:	2b08      	cmp	r3, #8
 8001578:	d11c      	bne.n	80015b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800157a:	4b5f      	ldr	r3, [pc, #380]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d116      	bne.n	80015b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001586:	4b5c      	ldr	r3, [pc, #368]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	2b00      	cmp	r3, #0
 8001590:	d005      	beq.n	800159e <HAL_RCC_OscConfig+0x152>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	68db      	ldr	r3, [r3, #12]
 8001596:	2b01      	cmp	r3, #1
 8001598:	d001      	beq.n	800159e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e1c4      	b.n	8001928 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800159e:	4956      	ldr	r1, [pc, #344]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80015a0:	4b55      	ldr	r3, [pc, #340]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	691b      	ldr	r3, [r3, #16]
 80015ac:	00db      	lsls	r3, r3, #3
 80015ae:	4313      	orrs	r3, r2
 80015b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015b2:	e03a      	b.n	800162a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d020      	beq.n	80015fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015bc:	4b4f      	ldr	r3, [pc, #316]	; (80016fc <HAL_RCC_OscConfig+0x2b0>)
 80015be:	2201      	movs	r2, #1
 80015c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c2:	f7ff fbe1 	bl	8000d88 <HAL_GetTick>
 80015c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015c8:	e008      	b.n	80015dc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015ca:	f7ff fbdd 	bl	8000d88 <HAL_GetTick>
 80015ce:	4602      	mov	r2, r0
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d901      	bls.n	80015dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80015d8:	2303      	movs	r3, #3
 80015da:	e1a5      	b.n	8001928 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015dc:	4b46      	ldr	r3, [pc, #280]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f003 0302 	and.w	r3, r3, #2
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d0f0      	beq.n	80015ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015e8:	4943      	ldr	r1, [pc, #268]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80015ea:	4b43      	ldr	r3, [pc, #268]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	691b      	ldr	r3, [r3, #16]
 80015f6:	00db      	lsls	r3, r3, #3
 80015f8:	4313      	orrs	r3, r2
 80015fa:	600b      	str	r3, [r1, #0]
 80015fc:	e015      	b.n	800162a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015fe:	4b3f      	ldr	r3, [pc, #252]	; (80016fc <HAL_RCC_OscConfig+0x2b0>)
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001604:	f7ff fbc0 	bl	8000d88 <HAL_GetTick>
 8001608:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800160a:	e008      	b.n	800161e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800160c:	f7ff fbbc 	bl	8000d88 <HAL_GetTick>
 8001610:	4602      	mov	r2, r0
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b02      	cmp	r3, #2
 8001618:	d901      	bls.n	800161e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e184      	b.n	8001928 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800161e:	4b36      	ldr	r3, [pc, #216]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d1f0      	bne.n	800160c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 0308 	and.w	r3, r3, #8
 8001632:	2b00      	cmp	r3, #0
 8001634:	d030      	beq.n	8001698 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	695b      	ldr	r3, [r3, #20]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d016      	beq.n	800166c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800163e:	4b30      	ldr	r3, [pc, #192]	; (8001700 <HAL_RCC_OscConfig+0x2b4>)
 8001640:	2201      	movs	r2, #1
 8001642:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001644:	f7ff fba0 	bl	8000d88 <HAL_GetTick>
 8001648:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800164a:	e008      	b.n	800165e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800164c:	f7ff fb9c 	bl	8000d88 <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	2b02      	cmp	r3, #2
 8001658:	d901      	bls.n	800165e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	e164      	b.n	8001928 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800165e:	4b26      	ldr	r3, [pc, #152]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 8001660:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001662:	f003 0302 	and.w	r3, r3, #2
 8001666:	2b00      	cmp	r3, #0
 8001668:	d0f0      	beq.n	800164c <HAL_RCC_OscConfig+0x200>
 800166a:	e015      	b.n	8001698 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800166c:	4b24      	ldr	r3, [pc, #144]	; (8001700 <HAL_RCC_OscConfig+0x2b4>)
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001672:	f7ff fb89 	bl	8000d88 <HAL_GetTick>
 8001676:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001678:	e008      	b.n	800168c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800167a:	f7ff fb85 	bl	8000d88 <HAL_GetTick>
 800167e:	4602      	mov	r2, r0
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	2b02      	cmp	r3, #2
 8001686:	d901      	bls.n	800168c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001688:	2303      	movs	r3, #3
 800168a:	e14d      	b.n	8001928 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800168c:	4b1a      	ldr	r3, [pc, #104]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 800168e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001690:	f003 0302 	and.w	r3, r3, #2
 8001694:	2b00      	cmp	r3, #0
 8001696:	d1f0      	bne.n	800167a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0304 	and.w	r3, r3, #4
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	f000 80a0 	beq.w	80017e6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016a6:	2300      	movs	r3, #0
 80016a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016aa:	4b13      	ldr	r3, [pc, #76]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80016ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d10f      	bne.n	80016d6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016b6:	2300      	movs	r3, #0
 80016b8:	60bb      	str	r3, [r7, #8]
 80016ba:	4a0f      	ldr	r2, [pc, #60]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80016bc:	4b0e      	ldr	r3, [pc, #56]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80016be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016c4:	6413      	str	r3, [r2, #64]	; 0x40
 80016c6:	4b0c      	ldr	r3, [pc, #48]	; (80016f8 <HAL_RCC_OscConfig+0x2ac>)
 80016c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ce:	60bb      	str	r3, [r7, #8]
 80016d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016d2:	2301      	movs	r3, #1
 80016d4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016d6:	4b0b      	ldr	r3, [pc, #44]	; (8001704 <HAL_RCC_OscConfig+0x2b8>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d121      	bne.n	8001726 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016e2:	4a08      	ldr	r2, [pc, #32]	; (8001704 <HAL_RCC_OscConfig+0x2b8>)
 80016e4:	4b07      	ldr	r3, [pc, #28]	; (8001704 <HAL_RCC_OscConfig+0x2b8>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016ee:	f7ff fb4b 	bl	8000d88 <HAL_GetTick>
 80016f2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016f4:	e011      	b.n	800171a <HAL_RCC_OscConfig+0x2ce>
 80016f6:	bf00      	nop
 80016f8:	40023800 	.word	0x40023800
 80016fc:	42470000 	.word	0x42470000
 8001700:	42470e80 	.word	0x42470e80
 8001704:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001708:	f7ff fb3e 	bl	8000d88 <HAL_GetTick>
 800170c:	4602      	mov	r2, r0
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	2b02      	cmp	r3, #2
 8001714:	d901      	bls.n	800171a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001716:	2303      	movs	r3, #3
 8001718:	e106      	b.n	8001928 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800171a:	4b85      	ldr	r3, [pc, #532]	; (8001930 <HAL_RCC_OscConfig+0x4e4>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001722:	2b00      	cmp	r3, #0
 8001724:	d0f0      	beq.n	8001708 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d106      	bne.n	800173c <HAL_RCC_OscConfig+0x2f0>
 800172e:	4a81      	ldr	r2, [pc, #516]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 8001730:	4b80      	ldr	r3, [pc, #512]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 8001732:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001734:	f043 0301 	orr.w	r3, r3, #1
 8001738:	6713      	str	r3, [r2, #112]	; 0x70
 800173a:	e01c      	b.n	8001776 <HAL_RCC_OscConfig+0x32a>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	2b05      	cmp	r3, #5
 8001742:	d10c      	bne.n	800175e <HAL_RCC_OscConfig+0x312>
 8001744:	4a7b      	ldr	r2, [pc, #492]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 8001746:	4b7b      	ldr	r3, [pc, #492]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 8001748:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800174a:	f043 0304 	orr.w	r3, r3, #4
 800174e:	6713      	str	r3, [r2, #112]	; 0x70
 8001750:	4a78      	ldr	r2, [pc, #480]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 8001752:	4b78      	ldr	r3, [pc, #480]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 8001754:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001756:	f043 0301 	orr.w	r3, r3, #1
 800175a:	6713      	str	r3, [r2, #112]	; 0x70
 800175c:	e00b      	b.n	8001776 <HAL_RCC_OscConfig+0x32a>
 800175e:	4a75      	ldr	r2, [pc, #468]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 8001760:	4b74      	ldr	r3, [pc, #464]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 8001762:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001764:	f023 0301 	bic.w	r3, r3, #1
 8001768:	6713      	str	r3, [r2, #112]	; 0x70
 800176a:	4a72      	ldr	r2, [pc, #456]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 800176c:	4b71      	ldr	r3, [pc, #452]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 800176e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001770:	f023 0304 	bic.w	r3, r3, #4
 8001774:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d015      	beq.n	80017aa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800177e:	f7ff fb03 	bl	8000d88 <HAL_GetTick>
 8001782:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001784:	e00a      	b.n	800179c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001786:	f7ff faff 	bl	8000d88 <HAL_GetTick>
 800178a:	4602      	mov	r2, r0
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	1ad3      	subs	r3, r2, r3
 8001790:	f241 3288 	movw	r2, #5000	; 0x1388
 8001794:	4293      	cmp	r3, r2
 8001796:	d901      	bls.n	800179c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001798:	2303      	movs	r3, #3
 800179a:	e0c5      	b.n	8001928 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800179c:	4b65      	ldr	r3, [pc, #404]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 800179e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017a0:	f003 0302 	and.w	r3, r3, #2
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d0ee      	beq.n	8001786 <HAL_RCC_OscConfig+0x33a>
 80017a8:	e014      	b.n	80017d4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017aa:	f7ff faed 	bl	8000d88 <HAL_GetTick>
 80017ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017b0:	e00a      	b.n	80017c8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017b2:	f7ff fae9 	bl	8000d88 <HAL_GetTick>
 80017b6:	4602      	mov	r2, r0
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	1ad3      	subs	r3, r2, r3
 80017bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d901      	bls.n	80017c8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80017c4:	2303      	movs	r3, #3
 80017c6:	e0af      	b.n	8001928 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017c8:	4b5a      	ldr	r3, [pc, #360]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 80017ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017cc:	f003 0302 	and.w	r3, r3, #2
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d1ee      	bne.n	80017b2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80017d4:	7dfb      	ldrb	r3, [r7, #23]
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d105      	bne.n	80017e6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017da:	4a56      	ldr	r2, [pc, #344]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 80017dc:	4b55      	ldr	r3, [pc, #340]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 80017de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017e4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	699b      	ldr	r3, [r3, #24]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	f000 809b 	beq.w	8001926 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017f0:	4b50      	ldr	r3, [pc, #320]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	f003 030c 	and.w	r3, r3, #12
 80017f8:	2b08      	cmp	r3, #8
 80017fa:	d05c      	beq.n	80018b6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	2b02      	cmp	r3, #2
 8001802:	d141      	bne.n	8001888 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001804:	4b4c      	ldr	r3, [pc, #304]	; (8001938 <HAL_RCC_OscConfig+0x4ec>)
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800180a:	f7ff fabd 	bl	8000d88 <HAL_GetTick>
 800180e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001810:	e008      	b.n	8001824 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001812:	f7ff fab9 	bl	8000d88 <HAL_GetTick>
 8001816:	4602      	mov	r2, r0
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	2b02      	cmp	r3, #2
 800181e:	d901      	bls.n	8001824 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001820:	2303      	movs	r3, #3
 8001822:	e081      	b.n	8001928 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001824:	4b43      	ldr	r3, [pc, #268]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800182c:	2b00      	cmp	r3, #0
 800182e:	d1f0      	bne.n	8001812 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001830:	4940      	ldr	r1, [pc, #256]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	69da      	ldr	r2, [r3, #28]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6a1b      	ldr	r3, [r3, #32]
 800183a:	431a      	orrs	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001840:	019b      	lsls	r3, r3, #6
 8001842:	431a      	orrs	r2, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001848:	085b      	lsrs	r3, r3, #1
 800184a:	3b01      	subs	r3, #1
 800184c:	041b      	lsls	r3, r3, #16
 800184e:	431a      	orrs	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001854:	061b      	lsls	r3, r3, #24
 8001856:	4313      	orrs	r3, r2
 8001858:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800185a:	4b37      	ldr	r3, [pc, #220]	; (8001938 <HAL_RCC_OscConfig+0x4ec>)
 800185c:	2201      	movs	r2, #1
 800185e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001860:	f7ff fa92 	bl	8000d88 <HAL_GetTick>
 8001864:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001866:	e008      	b.n	800187a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001868:	f7ff fa8e 	bl	8000d88 <HAL_GetTick>
 800186c:	4602      	mov	r2, r0
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	2b02      	cmp	r3, #2
 8001874:	d901      	bls.n	800187a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e056      	b.n	8001928 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800187a:	4b2e      	ldr	r3, [pc, #184]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d0f0      	beq.n	8001868 <HAL_RCC_OscConfig+0x41c>
 8001886:	e04e      	b.n	8001926 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001888:	4b2b      	ldr	r3, [pc, #172]	; (8001938 <HAL_RCC_OscConfig+0x4ec>)
 800188a:	2200      	movs	r2, #0
 800188c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800188e:	f7ff fa7b 	bl	8000d88 <HAL_GetTick>
 8001892:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001894:	e008      	b.n	80018a8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001896:	f7ff fa77 	bl	8000d88 <HAL_GetTick>
 800189a:	4602      	mov	r2, r0
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	d901      	bls.n	80018a8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80018a4:	2303      	movs	r3, #3
 80018a6:	e03f      	b.n	8001928 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018a8:	4b22      	ldr	r3, [pc, #136]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d1f0      	bne.n	8001896 <HAL_RCC_OscConfig+0x44a>
 80018b4:	e037      	b.n	8001926 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	699b      	ldr	r3, [r3, #24]
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d101      	bne.n	80018c2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	e032      	b.n	8001928 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80018c2:	4b1c      	ldr	r3, [pc, #112]	; (8001934 <HAL_RCC_OscConfig+0x4e8>)
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d028      	beq.n	8001922 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018da:	429a      	cmp	r2, r3
 80018dc:	d121      	bne.n	8001922 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d11a      	bne.n	8001922 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018ec:	68fa      	ldr	r2, [r7, #12]
 80018ee:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80018f2:	4013      	ands	r3, r2
 80018f4:	687a      	ldr	r2, [r7, #4]
 80018f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80018f8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d111      	bne.n	8001922 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001908:	085b      	lsrs	r3, r3, #1
 800190a:	3b01      	subs	r3, #1
 800190c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800190e:	429a      	cmp	r2, r3
 8001910:	d107      	bne.n	8001922 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800191c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800191e:	429a      	cmp	r2, r3
 8001920:	d001      	beq.n	8001926 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e000      	b.n	8001928 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001926:	2300      	movs	r3, #0
}
 8001928:	4618      	mov	r0, r3
 800192a:	3718      	adds	r7, #24
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	40007000 	.word	0x40007000
 8001934:	40023800 	.word	0x40023800
 8001938:	42470060 	.word	0x42470060

0800193c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d101      	bne.n	8001950 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	e0cc      	b.n	8001aea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001950:	4b68      	ldr	r3, [pc, #416]	; (8001af4 <HAL_RCC_ClockConfig+0x1b8>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f003 0207 	and.w	r2, r3, #7
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	429a      	cmp	r2, r3
 800195c:	d20c      	bcs.n	8001978 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800195e:	4b65      	ldr	r3, [pc, #404]	; (8001af4 <HAL_RCC_ClockConfig+0x1b8>)
 8001960:	683a      	ldr	r2, [r7, #0]
 8001962:	b2d2      	uxtb	r2, r2
 8001964:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001966:	4b63      	ldr	r3, [pc, #396]	; (8001af4 <HAL_RCC_ClockConfig+0x1b8>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f003 0207 	and.w	r2, r3, #7
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	429a      	cmp	r2, r3
 8001972:	d001      	beq.n	8001978 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001974:	2301      	movs	r3, #1
 8001976:	e0b8      	b.n	8001aea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0302 	and.w	r3, r3, #2
 8001980:	2b00      	cmp	r3, #0
 8001982:	d020      	beq.n	80019c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0304 	and.w	r3, r3, #4
 800198c:	2b00      	cmp	r3, #0
 800198e:	d005      	beq.n	800199c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001990:	4a59      	ldr	r2, [pc, #356]	; (8001af8 <HAL_RCC_ClockConfig+0x1bc>)
 8001992:	4b59      	ldr	r3, [pc, #356]	; (8001af8 <HAL_RCC_ClockConfig+0x1bc>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800199a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0308 	and.w	r3, r3, #8
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d005      	beq.n	80019b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019a8:	4a53      	ldr	r2, [pc, #332]	; (8001af8 <HAL_RCC_ClockConfig+0x1bc>)
 80019aa:	4b53      	ldr	r3, [pc, #332]	; (8001af8 <HAL_RCC_ClockConfig+0x1bc>)
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80019b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019b4:	4950      	ldr	r1, [pc, #320]	; (8001af8 <HAL_RCC_ClockConfig+0x1bc>)
 80019b6:	4b50      	ldr	r3, [pc, #320]	; (8001af8 <HAL_RCC_ClockConfig+0x1bc>)
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0301 	and.w	r3, r3, #1
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d044      	beq.n	8001a5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d107      	bne.n	80019ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019da:	4b47      	ldr	r3, [pc, #284]	; (8001af8 <HAL_RCC_ClockConfig+0x1bc>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d119      	bne.n	8001a1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e07f      	b.n	8001aea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d003      	beq.n	80019fa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019f6:	2b03      	cmp	r3, #3
 80019f8:	d107      	bne.n	8001a0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019fa:	4b3f      	ldr	r3, [pc, #252]	; (8001af8 <HAL_RCC_ClockConfig+0x1bc>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d109      	bne.n	8001a1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e06f      	b.n	8001aea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a0a:	4b3b      	ldr	r3, [pc, #236]	; (8001af8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0302 	and.w	r3, r3, #2
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d101      	bne.n	8001a1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e067      	b.n	8001aea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a1a:	4937      	ldr	r1, [pc, #220]	; (8001af8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a1c:	4b36      	ldr	r3, [pc, #216]	; (8001af8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	f023 0203 	bic.w	r2, r3, #3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a2c:	f7ff f9ac 	bl	8000d88 <HAL_GetTick>
 8001a30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a32:	e00a      	b.n	8001a4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a34:	f7ff f9a8 	bl	8000d88 <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d901      	bls.n	8001a4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e04f      	b.n	8001aea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a4a:	4b2b      	ldr	r3, [pc, #172]	; (8001af8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	f003 020c 	and.w	r2, r3, #12
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d1eb      	bne.n	8001a34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a5c:	4b25      	ldr	r3, [pc, #148]	; (8001af4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f003 0207 	and.w	r2, r3, #7
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d90c      	bls.n	8001a84 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a6a:	4b22      	ldr	r3, [pc, #136]	; (8001af4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a6c:	683a      	ldr	r2, [r7, #0]
 8001a6e:	b2d2      	uxtb	r2, r2
 8001a70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a72:	4b20      	ldr	r3, [pc, #128]	; (8001af4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0207 	and.w	r2, r3, #7
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d001      	beq.n	8001a84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e032      	b.n	8001aea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0304 	and.w	r3, r3, #4
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d008      	beq.n	8001aa2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a90:	4919      	ldr	r1, [pc, #100]	; (8001af8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a92:	4b19      	ldr	r3, [pc, #100]	; (8001af8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	68db      	ldr	r3, [r3, #12]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 0308 	and.w	r3, r3, #8
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d009      	beq.n	8001ac2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001aae:	4912      	ldr	r1, [pc, #72]	; (8001af8 <HAL_RCC_ClockConfig+0x1bc>)
 8001ab0:	4b11      	ldr	r3, [pc, #68]	; (8001af8 <HAL_RCC_ClockConfig+0x1bc>)
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	691b      	ldr	r3, [r3, #16]
 8001abc:	00db      	lsls	r3, r3, #3
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ac2:	f000 f821 	bl	8001b08 <HAL_RCC_GetSysClockFreq>
 8001ac6:	4601      	mov	r1, r0
 8001ac8:	4b0b      	ldr	r3, [pc, #44]	; (8001af8 <HAL_RCC_ClockConfig+0x1bc>)
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	091b      	lsrs	r3, r3, #4
 8001ace:	f003 030f 	and.w	r3, r3, #15
 8001ad2:	4a0a      	ldr	r2, [pc, #40]	; (8001afc <HAL_RCC_ClockConfig+0x1c0>)
 8001ad4:	5cd3      	ldrb	r3, [r2, r3]
 8001ad6:	fa21 f303 	lsr.w	r3, r1, r3
 8001ada:	4a09      	ldr	r2, [pc, #36]	; (8001b00 <HAL_RCC_ClockConfig+0x1c4>)
 8001adc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001ade:	4b09      	ldr	r3, [pc, #36]	; (8001b04 <HAL_RCC_ClockConfig+0x1c8>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff f90c 	bl	8000d00 <HAL_InitTick>

  return HAL_OK;
 8001ae8:	2300      	movs	r3, #0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3710      	adds	r7, #16
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40023c00 	.word	0x40023c00
 8001af8:	40023800 	.word	0x40023800
 8001afc:	080049d8 	.word	0x080049d8
 8001b00:	20000008 	.word	0x20000008
 8001b04:	20000000 	.word	0x20000000

08001b08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b0c:	b08f      	sub	sp, #60	; 0x3c
 8001b0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001b10:	2300      	movs	r3, #0
 8001b12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b14:	2300      	movs	r3, #0
 8001b16:	637b      	str	r3, [r7, #52]	; 0x34
 8001b18:	2300      	movs	r3, #0
 8001b1a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b20:	4b62      	ldr	r3, [pc, #392]	; (8001cac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f003 030c 	and.w	r3, r3, #12
 8001b28:	2b04      	cmp	r3, #4
 8001b2a:	d007      	beq.n	8001b3c <HAL_RCC_GetSysClockFreq+0x34>
 8001b2c:	2b08      	cmp	r3, #8
 8001b2e:	d008      	beq.n	8001b42 <HAL_RCC_GetSysClockFreq+0x3a>
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	f040 80b2 	bne.w	8001c9a <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b36:	4b5e      	ldr	r3, [pc, #376]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001b38:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 8001b3a:	e0b1      	b.n	8001ca0 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b3c:	4b5d      	ldr	r3, [pc, #372]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001b3e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001b40:	e0ae      	b.n	8001ca0 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b42:	4b5a      	ldr	r3, [pc, #360]	; (8001cac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b4c:	4b57      	ldr	r3, [pc, #348]	; (8001cac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d04e      	beq.n	8001bf6 <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b58:	4b54      	ldr	r3, [pc, #336]	; (8001cac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	099b      	lsrs	r3, r3, #6
 8001b5e:	f04f 0400 	mov.w	r4, #0
 8001b62:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001b66:	f04f 0200 	mov.w	r2, #0
 8001b6a:	ea01 0103 	and.w	r1, r1, r3
 8001b6e:	ea02 0204 	and.w	r2, r2, r4
 8001b72:	460b      	mov	r3, r1
 8001b74:	4614      	mov	r4, r2
 8001b76:	0160      	lsls	r0, r4, #5
 8001b78:	6278      	str	r0, [r7, #36]	; 0x24
 8001b7a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001b7c:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001b80:	6278      	str	r0, [r7, #36]	; 0x24
 8001b82:	015b      	lsls	r3, r3, #5
 8001b84:	623b      	str	r3, [r7, #32]
 8001b86:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001b8a:	1a5b      	subs	r3, r3, r1
 8001b8c:	eb64 0402 	sbc.w	r4, r4, r2
 8001b90:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8001b94:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8001b98:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8001b9c:	ebb8 0803 	subs.w	r8, r8, r3
 8001ba0:	eb69 0904 	sbc.w	r9, r9, r4
 8001ba4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ba8:	61fb      	str	r3, [r7, #28]
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001bb0:	61fb      	str	r3, [r7, #28]
 8001bb2:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8001bb6:	61bb      	str	r3, [r7, #24]
 8001bb8:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001bbc:	eb18 0801 	adds.w	r8, r8, r1
 8001bc0:	eb49 0902 	adc.w	r9, r9, r2
 8001bc4:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8001bc8:	617b      	str	r3, [r7, #20]
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8001bd0:	617b      	str	r3, [r7, #20]
 8001bd2:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8001bd6:	613b      	str	r3, [r7, #16]
 8001bd8:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001bdc:	4640      	mov	r0, r8
 8001bde:	4649      	mov	r1, r9
 8001be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001be2:	f04f 0400 	mov.w	r4, #0
 8001be6:	461a      	mov	r2, r3
 8001be8:	4623      	mov	r3, r4
 8001bea:	f7fe fedf 	bl	80009ac <__aeabi_uldivmod>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	460c      	mov	r4, r1
 8001bf2:	637b      	str	r3, [r7, #52]	; 0x34
 8001bf4:	e043      	b.n	8001c7e <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bf6:	4b2d      	ldr	r3, [pc, #180]	; (8001cac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	099b      	lsrs	r3, r3, #6
 8001bfc:	f04f 0400 	mov.w	r4, #0
 8001c00:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001c04:	f04f 0200 	mov.w	r2, #0
 8001c08:	ea01 0103 	and.w	r1, r1, r3
 8001c0c:	ea02 0204 	and.w	r2, r2, r4
 8001c10:	460b      	mov	r3, r1
 8001c12:	4614      	mov	r4, r2
 8001c14:	0160      	lsls	r0, r4, #5
 8001c16:	60f8      	str	r0, [r7, #12]
 8001c18:	68f8      	ldr	r0, [r7, #12]
 8001c1a:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	015b      	lsls	r3, r3, #5
 8001c22:	60bb      	str	r3, [r7, #8]
 8001c24:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001c28:	1a5b      	subs	r3, r3, r1
 8001c2a:	eb64 0402 	sbc.w	r4, r4, r2
 8001c2e:	01a6      	lsls	r6, r4, #6
 8001c30:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8001c34:	019d      	lsls	r5, r3, #6
 8001c36:	1aed      	subs	r5, r5, r3
 8001c38:	eb66 0604 	sbc.w	r6, r6, r4
 8001c3c:	00f3      	lsls	r3, r6, #3
 8001c3e:	607b      	str	r3, [r7, #4]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8001c46:	607b      	str	r3, [r7, #4]
 8001c48:	00eb      	lsls	r3, r5, #3
 8001c4a:	603b      	str	r3, [r7, #0]
 8001c4c:	e897 0060 	ldmia.w	r7, {r5, r6}
 8001c50:	186d      	adds	r5, r5, r1
 8001c52:	eb46 0602 	adc.w	r6, r6, r2
 8001c56:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8001c5a:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8001c5e:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8001c62:	4655      	mov	r5, sl
 8001c64:	465e      	mov	r6, fp
 8001c66:	4628      	mov	r0, r5
 8001c68:	4631      	mov	r1, r6
 8001c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c6c:	f04f 0400 	mov.w	r4, #0
 8001c70:	461a      	mov	r2, r3
 8001c72:	4623      	mov	r3, r4
 8001c74:	f7fe fe9a 	bl	80009ac <__aeabi_uldivmod>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	460c      	mov	r4, r1
 8001c7c:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c7e:	4b0b      	ldr	r3, [pc, #44]	; (8001cac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	0c1b      	lsrs	r3, r3, #16
 8001c84:	f003 0303 	and.w	r3, r3, #3
 8001c88:	3301      	adds	r3, #1
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 8001c8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c96:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001c98:	e002      	b.n	8001ca0 <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c9a:	4b05      	ldr	r3, [pc, #20]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001c9c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001c9e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	373c      	adds	r7, #60	; 0x3c
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001cac:	40023800 	.word	0x40023800
 8001cb0:	00f42400 	.word	0x00f42400
 8001cb4:	007a1200 	.word	0x007a1200

08001cb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cbc:	4b03      	ldr	r3, [pc, #12]	; (8001ccc <HAL_RCC_GetHCLKFreq+0x14>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	20000008 	.word	0x20000008

08001cd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001cd4:	f7ff fff0 	bl	8001cb8 <HAL_RCC_GetHCLKFreq>
 8001cd8:	4601      	mov	r1, r0
 8001cda:	4b05      	ldr	r3, [pc, #20]	; (8001cf0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	0a9b      	lsrs	r3, r3, #10
 8001ce0:	f003 0307 	and.w	r3, r3, #7
 8001ce4:	4a03      	ldr	r2, [pc, #12]	; (8001cf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ce6:	5cd3      	ldrb	r3, [r2, r3]
 8001ce8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	080049e8 	.word	0x080049e8

08001cf8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001cfc:	f7ff ffdc 	bl	8001cb8 <HAL_RCC_GetHCLKFreq>
 8001d00:	4601      	mov	r1, r0
 8001d02:	4b05      	ldr	r3, [pc, #20]	; (8001d18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	0b5b      	lsrs	r3, r3, #13
 8001d08:	f003 0307 	and.w	r3, r3, #7
 8001d0c:	4a03      	ldr	r2, [pc, #12]	; (8001d1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d0e:	5cd3      	ldrb	r3, [r2, r3]
 8001d10:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40023800 	.word	0x40023800
 8001d1c:	080049e8 	.word	0x080049e8

08001d20 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d101      	bne.n	8001d32 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e041      	b.n	8001db6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d106      	bne.n	8001d4c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2200      	movs	r2, #0
 8001d42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	f002 fc08 	bl	800455c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2202      	movs	r2, #2
 8001d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	3304      	adds	r3, #4
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4610      	mov	r0, r2
 8001d60:	f000 f9b8 	bl	80020d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2201      	movs	r2, #1
 8001d68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2201      	movs	r2, #1
 8001d70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2201      	movs	r2, #1
 8001d78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2201      	movs	r2, #1
 8001d88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2201      	movs	r2, #1
 8001d90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2201      	movs	r2, #1
 8001d98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2201      	movs	r2, #1
 8001da0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2201      	movs	r2, #1
 8001da8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2201      	movs	r2, #1
 8001db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
	...

08001dc0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d109      	bne.n	8001de4 <HAL_TIM_PWM_Start+0x24>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	bf14      	ite	ne
 8001ddc:	2301      	movne	r3, #1
 8001dde:	2300      	moveq	r3, #0
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	e022      	b.n	8001e2a <HAL_TIM_PWM_Start+0x6a>
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	2b04      	cmp	r3, #4
 8001de8:	d109      	bne.n	8001dfe <HAL_TIM_PWM_Start+0x3e>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	bf14      	ite	ne
 8001df6:	2301      	movne	r3, #1
 8001df8:	2300      	moveq	r3, #0
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	e015      	b.n	8001e2a <HAL_TIM_PWM_Start+0x6a>
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	2b08      	cmp	r3, #8
 8001e02:	d109      	bne.n	8001e18 <HAL_TIM_PWM_Start+0x58>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	bf14      	ite	ne
 8001e10:	2301      	movne	r3, #1
 8001e12:	2300      	moveq	r3, #0
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	e008      	b.n	8001e2a <HAL_TIM_PWM_Start+0x6a>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	bf14      	ite	ne
 8001e24:	2301      	movne	r3, #1
 8001e26:	2300      	moveq	r3, #0
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e07c      	b.n	8001f2c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d104      	bne.n	8001e42 <HAL_TIM_PWM_Start+0x82>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2202      	movs	r2, #2
 8001e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e40:	e013      	b.n	8001e6a <HAL_TIM_PWM_Start+0xaa>
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	2b04      	cmp	r3, #4
 8001e46:	d104      	bne.n	8001e52 <HAL_TIM_PWM_Start+0x92>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2202      	movs	r2, #2
 8001e4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e50:	e00b      	b.n	8001e6a <HAL_TIM_PWM_Start+0xaa>
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	2b08      	cmp	r3, #8
 8001e56:	d104      	bne.n	8001e62 <HAL_TIM_PWM_Start+0xa2>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2202      	movs	r2, #2
 8001e5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e60:	e003      	b.n	8001e6a <HAL_TIM_PWM_Start+0xaa>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2202      	movs	r2, #2
 8001e66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	6839      	ldr	r1, [r7, #0]
 8001e72:	4618      	mov	r0, r3
 8001e74:	f000 fb7e 	bl	8002574 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a2d      	ldr	r2, [pc, #180]	; (8001f34 <HAL_TIM_PWM_Start+0x174>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d004      	beq.n	8001e8c <HAL_TIM_PWM_Start+0xcc>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a2c      	ldr	r2, [pc, #176]	; (8001f38 <HAL_TIM_PWM_Start+0x178>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d101      	bne.n	8001e90 <HAL_TIM_PWM_Start+0xd0>
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e000      	b.n	8001e92 <HAL_TIM_PWM_Start+0xd2>
 8001e90:	2300      	movs	r3, #0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d007      	beq.n	8001ea6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	6812      	ldr	r2, [r2, #0]
 8001e9e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001ea0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001ea4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a22      	ldr	r2, [pc, #136]	; (8001f34 <HAL_TIM_PWM_Start+0x174>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d022      	beq.n	8001ef6 <HAL_TIM_PWM_Start+0x136>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001eb8:	d01d      	beq.n	8001ef6 <HAL_TIM_PWM_Start+0x136>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a1f      	ldr	r2, [pc, #124]	; (8001f3c <HAL_TIM_PWM_Start+0x17c>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d018      	beq.n	8001ef6 <HAL_TIM_PWM_Start+0x136>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a1d      	ldr	r2, [pc, #116]	; (8001f40 <HAL_TIM_PWM_Start+0x180>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d013      	beq.n	8001ef6 <HAL_TIM_PWM_Start+0x136>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a1c      	ldr	r2, [pc, #112]	; (8001f44 <HAL_TIM_PWM_Start+0x184>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d00e      	beq.n	8001ef6 <HAL_TIM_PWM_Start+0x136>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a16      	ldr	r2, [pc, #88]	; (8001f38 <HAL_TIM_PWM_Start+0x178>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d009      	beq.n	8001ef6 <HAL_TIM_PWM_Start+0x136>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a18      	ldr	r2, [pc, #96]	; (8001f48 <HAL_TIM_PWM_Start+0x188>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d004      	beq.n	8001ef6 <HAL_TIM_PWM_Start+0x136>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a16      	ldr	r2, [pc, #88]	; (8001f4c <HAL_TIM_PWM_Start+0x18c>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d111      	bne.n	8001f1a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	f003 0307 	and.w	r3, r3, #7
 8001f00:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2b06      	cmp	r3, #6
 8001f06:	d010      	beq.n	8001f2a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	6812      	ldr	r2, [r2, #0]
 8001f10:	6812      	ldr	r2, [r2, #0]
 8001f12:	f042 0201 	orr.w	r2, r2, #1
 8001f16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f18:	e007      	b.n	8001f2a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	6812      	ldr	r2, [r2, #0]
 8001f22:	6812      	ldr	r2, [r2, #0]
 8001f24:	f042 0201 	orr.w	r2, r2, #1
 8001f28:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f2a:	2300      	movs	r3, #0
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3710      	adds	r7, #16
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	40010000 	.word	0x40010000
 8001f38:	40010400 	.word	0x40010400
 8001f3c:	40000400 	.word	0x40000400
 8001f40:	40000800 	.word	0x40000800
 8001f44:	40000c00 	.word	0x40000c00
 8001f48:	40014000 	.word	0x40014000
 8001f4c:	40001800 	.word	0x40001800

08001f50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b086      	sub	sp, #24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d101      	bne.n	8001f6e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	e0ae      	b.n	80020cc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	2201      	movs	r2, #1
 8001f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2b0c      	cmp	r3, #12
 8001f7a:	f200 809f 	bhi.w	80020bc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001f7e:	a201      	add	r2, pc, #4	; (adr r2, 8001f84 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f84:	08001fb9 	.word	0x08001fb9
 8001f88:	080020bd 	.word	0x080020bd
 8001f8c:	080020bd 	.word	0x080020bd
 8001f90:	080020bd 	.word	0x080020bd
 8001f94:	08001ff9 	.word	0x08001ff9
 8001f98:	080020bd 	.word	0x080020bd
 8001f9c:	080020bd 	.word	0x080020bd
 8001fa0:	080020bd 	.word	0x080020bd
 8001fa4:	0800203b 	.word	0x0800203b
 8001fa8:	080020bd 	.word	0x080020bd
 8001fac:	080020bd 	.word	0x080020bd
 8001fb0:	080020bd 	.word	0x080020bd
 8001fb4:	0800207b 	.word	0x0800207b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	68b9      	ldr	r1, [r7, #8]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f000 f928 	bl	8002214 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	68fa      	ldr	r2, [r7, #12]
 8001fca:	6812      	ldr	r2, [r2, #0]
 8001fcc:	6992      	ldr	r2, [r2, #24]
 8001fce:	f042 0208 	orr.w	r2, r2, #8
 8001fd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	68fa      	ldr	r2, [r7, #12]
 8001fda:	6812      	ldr	r2, [r2, #0]
 8001fdc:	6992      	ldr	r2, [r2, #24]
 8001fde:	f022 0204 	bic.w	r2, r2, #4
 8001fe2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	68fa      	ldr	r2, [r7, #12]
 8001fea:	6812      	ldr	r2, [r2, #0]
 8001fec:	6991      	ldr	r1, [r2, #24]
 8001fee:	68ba      	ldr	r2, [r7, #8]
 8001ff0:	6912      	ldr	r2, [r2, #16]
 8001ff2:	430a      	orrs	r2, r1
 8001ff4:	619a      	str	r2, [r3, #24]
      break;
 8001ff6:	e064      	b.n	80020c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	68b9      	ldr	r1, [r7, #8]
 8001ffe:	4618      	mov	r0, r3
 8002000:	f000 f978 	bl	80022f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	6812      	ldr	r2, [r2, #0]
 800200c:	6992      	ldr	r2, [r2, #24]
 800200e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002012:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	68fa      	ldr	r2, [r7, #12]
 800201a:	6812      	ldr	r2, [r2, #0]
 800201c:	6992      	ldr	r2, [r2, #24]
 800201e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002022:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	68fa      	ldr	r2, [r7, #12]
 800202a:	6812      	ldr	r2, [r2, #0]
 800202c:	6991      	ldr	r1, [r2, #24]
 800202e:	68ba      	ldr	r2, [r7, #8]
 8002030:	6912      	ldr	r2, [r2, #16]
 8002032:	0212      	lsls	r2, r2, #8
 8002034:	430a      	orrs	r2, r1
 8002036:	619a      	str	r2, [r3, #24]
      break;
 8002038:	e043      	b.n	80020c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	68b9      	ldr	r1, [r7, #8]
 8002040:	4618      	mov	r0, r3
 8002042:	f000 f9cd 	bl	80023e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	68fa      	ldr	r2, [r7, #12]
 800204c:	6812      	ldr	r2, [r2, #0]
 800204e:	69d2      	ldr	r2, [r2, #28]
 8002050:	f042 0208 	orr.w	r2, r2, #8
 8002054:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	68fa      	ldr	r2, [r7, #12]
 800205c:	6812      	ldr	r2, [r2, #0]
 800205e:	69d2      	ldr	r2, [r2, #28]
 8002060:	f022 0204 	bic.w	r2, r2, #4
 8002064:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	68fa      	ldr	r2, [r7, #12]
 800206c:	6812      	ldr	r2, [r2, #0]
 800206e:	69d1      	ldr	r1, [r2, #28]
 8002070:	68ba      	ldr	r2, [r7, #8]
 8002072:	6912      	ldr	r2, [r2, #16]
 8002074:	430a      	orrs	r2, r1
 8002076:	61da      	str	r2, [r3, #28]
      break;
 8002078:	e023      	b.n	80020c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	68b9      	ldr	r1, [r7, #8]
 8002080:	4618      	mov	r0, r3
 8002082:	f000 fa21 	bl	80024c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	68fa      	ldr	r2, [r7, #12]
 800208c:	6812      	ldr	r2, [r2, #0]
 800208e:	69d2      	ldr	r2, [r2, #28]
 8002090:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002094:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	6812      	ldr	r2, [r2, #0]
 800209e:	69d2      	ldr	r2, [r2, #28]
 80020a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	68fa      	ldr	r2, [r7, #12]
 80020ac:	6812      	ldr	r2, [r2, #0]
 80020ae:	69d1      	ldr	r1, [r2, #28]
 80020b0:	68ba      	ldr	r2, [r7, #8]
 80020b2:	6912      	ldr	r2, [r2, #16]
 80020b4:	0212      	lsls	r2, r2, #8
 80020b6:	430a      	orrs	r2, r1
 80020b8:	61da      	str	r2, [r3, #28]
      break;
 80020ba:	e002      	b.n	80020c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	75fb      	strb	r3, [r7, #23]
      break;
 80020c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2200      	movs	r2, #0
 80020c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80020ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3718      	adds	r7, #24
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}

080020d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	4a40      	ldr	r2, [pc, #256]	; (80021e8 <TIM_Base_SetConfig+0x114>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d013      	beq.n	8002114 <TIM_Base_SetConfig+0x40>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020f2:	d00f      	beq.n	8002114 <TIM_Base_SetConfig+0x40>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a3d      	ldr	r2, [pc, #244]	; (80021ec <TIM_Base_SetConfig+0x118>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d00b      	beq.n	8002114 <TIM_Base_SetConfig+0x40>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	4a3c      	ldr	r2, [pc, #240]	; (80021f0 <TIM_Base_SetConfig+0x11c>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d007      	beq.n	8002114 <TIM_Base_SetConfig+0x40>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a3b      	ldr	r2, [pc, #236]	; (80021f4 <TIM_Base_SetConfig+0x120>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d003      	beq.n	8002114 <TIM_Base_SetConfig+0x40>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4a3a      	ldr	r2, [pc, #232]	; (80021f8 <TIM_Base_SetConfig+0x124>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d108      	bne.n	8002126 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800211a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	68fa      	ldr	r2, [r7, #12]
 8002122:	4313      	orrs	r3, r2
 8002124:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a2f      	ldr	r2, [pc, #188]	; (80021e8 <TIM_Base_SetConfig+0x114>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d02b      	beq.n	8002186 <TIM_Base_SetConfig+0xb2>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002134:	d027      	beq.n	8002186 <TIM_Base_SetConfig+0xb2>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a2c      	ldr	r2, [pc, #176]	; (80021ec <TIM_Base_SetConfig+0x118>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d023      	beq.n	8002186 <TIM_Base_SetConfig+0xb2>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a2b      	ldr	r2, [pc, #172]	; (80021f0 <TIM_Base_SetConfig+0x11c>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d01f      	beq.n	8002186 <TIM_Base_SetConfig+0xb2>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a2a      	ldr	r2, [pc, #168]	; (80021f4 <TIM_Base_SetConfig+0x120>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d01b      	beq.n	8002186 <TIM_Base_SetConfig+0xb2>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a29      	ldr	r2, [pc, #164]	; (80021f8 <TIM_Base_SetConfig+0x124>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d017      	beq.n	8002186 <TIM_Base_SetConfig+0xb2>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a28      	ldr	r2, [pc, #160]	; (80021fc <TIM_Base_SetConfig+0x128>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d013      	beq.n	8002186 <TIM_Base_SetConfig+0xb2>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a27      	ldr	r2, [pc, #156]	; (8002200 <TIM_Base_SetConfig+0x12c>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d00f      	beq.n	8002186 <TIM_Base_SetConfig+0xb2>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a26      	ldr	r2, [pc, #152]	; (8002204 <TIM_Base_SetConfig+0x130>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d00b      	beq.n	8002186 <TIM_Base_SetConfig+0xb2>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a25      	ldr	r2, [pc, #148]	; (8002208 <TIM_Base_SetConfig+0x134>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d007      	beq.n	8002186 <TIM_Base_SetConfig+0xb2>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a24      	ldr	r2, [pc, #144]	; (800220c <TIM_Base_SetConfig+0x138>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d003      	beq.n	8002186 <TIM_Base_SetConfig+0xb2>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a23      	ldr	r2, [pc, #140]	; (8002210 <TIM_Base_SetConfig+0x13c>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d108      	bne.n	8002198 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800218c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	68fa      	ldr	r2, [r7, #12]
 8002194:	4313      	orrs	r3, r2
 8002196:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	695b      	ldr	r3, [r3, #20]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	68fa      	ldr	r2, [r7, #12]
 80021aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	689a      	ldr	r2, [r3, #8]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4a0a      	ldr	r2, [pc, #40]	; (80021e8 <TIM_Base_SetConfig+0x114>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d003      	beq.n	80021cc <TIM_Base_SetConfig+0xf8>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4a0c      	ldr	r2, [pc, #48]	; (80021f8 <TIM_Base_SetConfig+0x124>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d103      	bne.n	80021d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	691a      	ldr	r2, [r3, #16]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2201      	movs	r2, #1
 80021d8:	615a      	str	r2, [r3, #20]
}
 80021da:	bf00      	nop
 80021dc:	3714      	adds	r7, #20
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop
 80021e8:	40010000 	.word	0x40010000
 80021ec:	40000400 	.word	0x40000400
 80021f0:	40000800 	.word	0x40000800
 80021f4:	40000c00 	.word	0x40000c00
 80021f8:	40010400 	.word	0x40010400
 80021fc:	40014000 	.word	0x40014000
 8002200:	40014400 	.word	0x40014400
 8002204:	40014800 	.word	0x40014800
 8002208:	40001800 	.word	0x40001800
 800220c:	40001c00 	.word	0x40001c00
 8002210:	40002000 	.word	0x40002000

08002214 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002214:	b480      	push	{r7}
 8002216:	b087      	sub	sp, #28
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6a1b      	ldr	r3, [r3, #32]
 8002222:	f023 0201 	bic.w	r2, r3, #1
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a1b      	ldr	r3, [r3, #32]
 800222e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	699b      	ldr	r3, [r3, #24]
 800223a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002242:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	f023 0303 	bic.w	r3, r3, #3
 800224a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	68fa      	ldr	r2, [r7, #12]
 8002252:	4313      	orrs	r3, r2
 8002254:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	f023 0302 	bic.w	r3, r3, #2
 800225c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	697a      	ldr	r2, [r7, #20]
 8002264:	4313      	orrs	r3, r2
 8002266:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	4a20      	ldr	r2, [pc, #128]	; (80022ec <TIM_OC1_SetConfig+0xd8>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d003      	beq.n	8002278 <TIM_OC1_SetConfig+0x64>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4a1f      	ldr	r2, [pc, #124]	; (80022f0 <TIM_OC1_SetConfig+0xdc>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d10c      	bne.n	8002292 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	f023 0308 	bic.w	r3, r3, #8
 800227e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	697a      	ldr	r2, [r7, #20]
 8002286:	4313      	orrs	r3, r2
 8002288:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	f023 0304 	bic.w	r3, r3, #4
 8002290:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a15      	ldr	r2, [pc, #84]	; (80022ec <TIM_OC1_SetConfig+0xd8>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d003      	beq.n	80022a2 <TIM_OC1_SetConfig+0x8e>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a14      	ldr	r2, [pc, #80]	; (80022f0 <TIM_OC1_SetConfig+0xdc>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d111      	bne.n	80022c6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80022a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80022b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	693a      	ldr	r2, [r7, #16]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	693a      	ldr	r2, [r7, #16]
 80022ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	685a      	ldr	r2, [r3, #4]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	697a      	ldr	r2, [r7, #20]
 80022de:	621a      	str	r2, [r3, #32]
}
 80022e0:	bf00      	nop
 80022e2:	371c      	adds	r7, #28
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr
 80022ec:	40010000 	.word	0x40010000
 80022f0:	40010400 	.word	0x40010400

080022f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b087      	sub	sp, #28
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a1b      	ldr	r3, [r3, #32]
 8002302:	f023 0210 	bic.w	r2, r3, #16
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a1b      	ldr	r3, [r3, #32]
 800230e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	699b      	ldr	r3, [r3, #24]
 800231a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002322:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800232a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	021b      	lsls	r3, r3, #8
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	4313      	orrs	r3, r2
 8002336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	f023 0320 	bic.w	r3, r3, #32
 800233e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	011b      	lsls	r3, r3, #4
 8002346:	697a      	ldr	r2, [r7, #20]
 8002348:	4313      	orrs	r3, r2
 800234a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	4a22      	ldr	r2, [pc, #136]	; (80023d8 <TIM_OC2_SetConfig+0xe4>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d003      	beq.n	800235c <TIM_OC2_SetConfig+0x68>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a21      	ldr	r2, [pc, #132]	; (80023dc <TIM_OC2_SetConfig+0xe8>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d10d      	bne.n	8002378 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002362:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	011b      	lsls	r3, r3, #4
 800236a:	697a      	ldr	r2, [r7, #20]
 800236c:	4313      	orrs	r3, r2
 800236e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002376:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4a17      	ldr	r2, [pc, #92]	; (80023d8 <TIM_OC2_SetConfig+0xe4>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d003      	beq.n	8002388 <TIM_OC2_SetConfig+0x94>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4a16      	ldr	r2, [pc, #88]	; (80023dc <TIM_OC2_SetConfig+0xe8>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d113      	bne.n	80023b0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800238e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002396:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	695b      	ldr	r3, [r3, #20]
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	009b      	lsls	r3, r3, #2
 80023aa:	693a      	ldr	r2, [r7, #16]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	68fa      	ldr	r2, [r7, #12]
 80023ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685a      	ldr	r2, [r3, #4]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	697a      	ldr	r2, [r7, #20]
 80023c8:	621a      	str	r2, [r3, #32]
}
 80023ca:	bf00      	nop
 80023cc:	371c      	adds	r7, #28
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	40010000 	.word	0x40010000
 80023dc:	40010400 	.word	0x40010400

080023e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b087      	sub	sp, #28
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a1b      	ldr	r3, [r3, #32]
 80023ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a1b      	ldr	r3, [r3, #32]
 80023fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	69db      	ldr	r3, [r3, #28]
 8002406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800240e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f023 0303 	bic.w	r3, r3, #3
 8002416:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	68fa      	ldr	r2, [r7, #12]
 800241e:	4313      	orrs	r3, r2
 8002420:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002428:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	021b      	lsls	r3, r3, #8
 8002430:	697a      	ldr	r2, [r7, #20]
 8002432:	4313      	orrs	r3, r2
 8002434:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a21      	ldr	r2, [pc, #132]	; (80024c0 <TIM_OC3_SetConfig+0xe0>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d003      	beq.n	8002446 <TIM_OC3_SetConfig+0x66>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a20      	ldr	r2, [pc, #128]	; (80024c4 <TIM_OC3_SetConfig+0xe4>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d10d      	bne.n	8002462 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800244c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	021b      	lsls	r3, r3, #8
 8002454:	697a      	ldr	r2, [r7, #20]
 8002456:	4313      	orrs	r3, r2
 8002458:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002460:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a16      	ldr	r2, [pc, #88]	; (80024c0 <TIM_OC3_SetConfig+0xe0>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d003      	beq.n	8002472 <TIM_OC3_SetConfig+0x92>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a15      	ldr	r2, [pc, #84]	; (80024c4 <TIM_OC3_SetConfig+0xe4>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d113      	bne.n	800249a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002478:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002480:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	695b      	ldr	r3, [r3, #20]
 8002486:	011b      	lsls	r3, r3, #4
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	4313      	orrs	r3, r2
 800248c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	011b      	lsls	r3, r3, #4
 8002494:	693a      	ldr	r2, [r7, #16]
 8002496:	4313      	orrs	r3, r2
 8002498:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	693a      	ldr	r2, [r7, #16]
 800249e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	68fa      	ldr	r2, [r7, #12]
 80024a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685a      	ldr	r2, [r3, #4]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	697a      	ldr	r2, [r7, #20]
 80024b2:	621a      	str	r2, [r3, #32]
}
 80024b4:	bf00      	nop
 80024b6:	371c      	adds	r7, #28
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr
 80024c0:	40010000 	.word	0x40010000
 80024c4:	40010400 	.word	0x40010400

080024c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b087      	sub	sp, #28
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a1b      	ldr	r3, [r3, #32]
 80024d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6a1b      	ldr	r3, [r3, #32]
 80024e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	69db      	ldr	r3, [r3, #28]
 80024ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80024f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	021b      	lsls	r3, r3, #8
 8002506:	68fa      	ldr	r2, [r7, #12]
 8002508:	4313      	orrs	r3, r2
 800250a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002512:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	031b      	lsls	r3, r3, #12
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	4313      	orrs	r3, r2
 800251e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	4a12      	ldr	r2, [pc, #72]	; (800256c <TIM_OC4_SetConfig+0xa4>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d003      	beq.n	8002530 <TIM_OC4_SetConfig+0x68>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a11      	ldr	r2, [pc, #68]	; (8002570 <TIM_OC4_SetConfig+0xa8>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d109      	bne.n	8002544 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002536:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	695b      	ldr	r3, [r3, #20]
 800253c:	019b      	lsls	r3, r3, #6
 800253e:	697a      	ldr	r2, [r7, #20]
 8002540:	4313      	orrs	r3, r2
 8002542:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	697a      	ldr	r2, [r7, #20]
 8002548:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	68fa      	ldr	r2, [r7, #12]
 800254e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685a      	ldr	r2, [r3, #4]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	621a      	str	r2, [r3, #32]
}
 800255e:	bf00      	nop
 8002560:	371c      	adds	r7, #28
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	40010000 	.word	0x40010000
 8002570:	40010400 	.word	0x40010400

08002574 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002574:	b480      	push	{r7}
 8002576:	b087      	sub	sp, #28
 8002578:	af00      	add	r7, sp, #0
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	60b9      	str	r1, [r7, #8]
 800257e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	f003 031f 	and.w	r3, r3, #31
 8002586:	2201      	movs	r2, #1
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	6a1a      	ldr	r2, [r3, #32]
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	43db      	mvns	r3, r3
 8002596:	401a      	ands	r2, r3
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	6a1a      	ldr	r2, [r3, #32]
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	f003 031f 	and.w	r3, r3, #31
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	fa01 f303 	lsl.w	r3, r1, r3
 80025ac:	431a      	orrs	r2, r3
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	621a      	str	r2, [r3, #32]
}
 80025b2:	bf00      	nop
 80025b4:	371c      	adds	r7, #28
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
	...

080025c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	d101      	bne.n	80025d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80025d4:	2302      	movs	r3, #2
 80025d6:	e05a      	b.n	800268e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2202      	movs	r2, #2
 80025e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	68fa      	ldr	r2, [r7, #12]
 8002606:	4313      	orrs	r3, r2
 8002608:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	68fa      	ldr	r2, [r7, #12]
 8002610:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a21      	ldr	r2, [pc, #132]	; (800269c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d022      	beq.n	8002662 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002624:	d01d      	beq.n	8002662 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a1d      	ldr	r2, [pc, #116]	; (80026a0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d018      	beq.n	8002662 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a1b      	ldr	r2, [pc, #108]	; (80026a4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d013      	beq.n	8002662 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a1a      	ldr	r2, [pc, #104]	; (80026a8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d00e      	beq.n	8002662 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a18      	ldr	r2, [pc, #96]	; (80026ac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d009      	beq.n	8002662 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a17      	ldr	r2, [pc, #92]	; (80026b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d004      	beq.n	8002662 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a15      	ldr	r2, [pc, #84]	; (80026b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d10c      	bne.n	800267c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002668:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	68ba      	ldr	r2, [r7, #8]
 8002670:	4313      	orrs	r3, r2
 8002672:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	68ba      	ldr	r2, [r7, #8]
 800267a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800268c:	2300      	movs	r3, #0
}
 800268e:	4618      	mov	r0, r3
 8002690:	3714      	adds	r7, #20
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr
 800269a:	bf00      	nop
 800269c:	40010000 	.word	0x40010000
 80026a0:	40000400 	.word	0x40000400
 80026a4:	40000800 	.word	0x40000800
 80026a8:	40000c00 	.word	0x40000c00
 80026ac:	40010400 	.word	0x40010400
 80026b0:	40014000 	.word	0x40014000
 80026b4:	40001800 	.word	0x40001800

080026b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d101      	bne.n	80026ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e03f      	b.n	800274a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d106      	bne.n	80026e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f001 ff98 	bl	8004614 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2224      	movs	r2, #36	; 0x24
 80026e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	687a      	ldr	r2, [r7, #4]
 80026f2:	6812      	ldr	r2, [r2, #0]
 80026f4:	68d2      	ldr	r2, [r2, #12]
 80026f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f000 fd8b 	bl	8003218 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	687a      	ldr	r2, [r7, #4]
 8002708:	6812      	ldr	r2, [r2, #0]
 800270a:	6912      	ldr	r2, [r2, #16]
 800270c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002710:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	6812      	ldr	r2, [r2, #0]
 800271a:	6952      	ldr	r2, [r2, #20]
 800271c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002720:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	6812      	ldr	r2, [r2, #0]
 800272a:	68d2      	ldr	r2, [r2, #12]
 800272c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002730:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2220      	movs	r2, #32
 800273c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2220      	movs	r2, #32
 8002744:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}

08002752 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002752:	b580      	push	{r7, lr}
 8002754:	b08a      	sub	sp, #40	; 0x28
 8002756:	af02      	add	r7, sp, #8
 8002758:	60f8      	str	r0, [r7, #12]
 800275a:	60b9      	str	r1, [r7, #8]
 800275c:	603b      	str	r3, [r7, #0]
 800275e:	4613      	mov	r3, r2
 8002760:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002762:	2300      	movs	r3, #0
 8002764:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800276c:	b2db      	uxtb	r3, r3
 800276e:	2b20      	cmp	r3, #32
 8002770:	f040 808c 	bne.w	800288c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d002      	beq.n	8002780 <HAL_UART_Receive+0x2e>
 800277a:	88fb      	ldrh	r3, [r7, #6]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d101      	bne.n	8002784 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e084      	b.n	800288e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800278a:	2b01      	cmp	r3, #1
 800278c:	d101      	bne.n	8002792 <HAL_UART_Receive+0x40>
 800278e:	2302      	movs	r3, #2
 8002790:	e07d      	b.n	800288e <HAL_UART_Receive+0x13c>
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2201      	movs	r2, #1
 8002796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2200      	movs	r2, #0
 800279e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2222      	movs	r2, #34	; 0x22
 80027a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2200      	movs	r2, #0
 80027ac:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027ae:	f7fe faeb 	bl	8000d88 <HAL_GetTick>
 80027b2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	88fa      	ldrh	r2, [r7, #6]
 80027b8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	88fa      	ldrh	r2, [r7, #6]
 80027be:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027c8:	d108      	bne.n	80027dc <HAL_UART_Receive+0x8a>
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	691b      	ldr	r3, [r3, #16]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d104      	bne.n	80027dc <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80027d2:	2300      	movs	r3, #0
 80027d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	61bb      	str	r3, [r7, #24]
 80027da:	e003      	b.n	80027e4 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027e0:	2300      	movs	r3, #0
 80027e2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2200      	movs	r2, #0
 80027e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80027ec:	e043      	b.n	8002876 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	9300      	str	r3, [sp, #0]
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	2200      	movs	r2, #0
 80027f6:	2120      	movs	r1, #32
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	f000 fb05 	bl	8002e08 <UART_WaitOnFlagUntilTimeout>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002804:	2303      	movs	r3, #3
 8002806:	e042      	b.n	800288e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d10c      	bne.n	8002828 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	b29b      	uxth	r3, r3
 8002816:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800281a:	b29a      	uxth	r2, r3
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	3302      	adds	r3, #2
 8002824:	61bb      	str	r3, [r7, #24]
 8002826:	e01f      	b.n	8002868 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002830:	d007      	beq.n	8002842 <HAL_UART_Receive+0xf0>
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10a      	bne.n	8002850 <HAL_UART_Receive+0xfe>
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	691b      	ldr	r3, [r3, #16]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d106      	bne.n	8002850 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	b2da      	uxtb	r2, r3
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	701a      	strb	r2, [r3, #0]
 800284e:	e008      	b.n	8002862 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	b2db      	uxtb	r3, r3
 8002858:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800285c:	b2da      	uxtb	r2, r3
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	3301      	adds	r3, #1
 8002866:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800286c:	b29b      	uxth	r3, r3
 800286e:	3b01      	subs	r3, #1
 8002870:	b29a      	uxth	r2, r3
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800287a:	b29b      	uxth	r3, r3
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1b6      	bne.n	80027ee <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2220      	movs	r2, #32
 8002884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8002888:	2300      	movs	r3, #0
 800288a:	e000      	b.n	800288e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800288c:	2302      	movs	r3, #2
  }
}
 800288e:	4618      	mov	r0, r3
 8002890:	3720      	adds	r7, #32
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
	...

08002898 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b0ba      	sub	sp, #232	; 0xe8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	695b      	ldr	r3, [r3, #20]
 80028ba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80028be:	2300      	movs	r3, #0
 80028c0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80028c4:	2300      	movs	r3, #0
 80028c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80028ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028ce:	f003 030f 	and.w	r3, r3, #15
 80028d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80028d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d10f      	bne.n	80028fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80028de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028e2:	f003 0320 	and.w	r3, r3, #32
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d009      	beq.n	80028fe <HAL_UART_IRQHandler+0x66>
 80028ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028ee:	f003 0320 	and.w	r3, r3, #32
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d003      	beq.n	80028fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f000 fbd2 	bl	80030a0 <UART_Receive_IT>
      return;
 80028fc:	e257      	b.n	8002dae <HAL_UART_IRQHandler+0x516>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80028fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002902:	2b00      	cmp	r3, #0
 8002904:	f000 80de 	beq.w	8002ac4 <HAL_UART_IRQHandler+0x22c>
 8002908:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800290c:	f003 0301 	and.w	r3, r3, #1
 8002910:	2b00      	cmp	r3, #0
 8002912:	d106      	bne.n	8002922 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002914:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002918:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800291c:	2b00      	cmp	r3, #0
 800291e:	f000 80d1 	beq.w	8002ac4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	2b00      	cmp	r3, #0
 800292c:	d00b      	beq.n	8002946 <HAL_UART_IRQHandler+0xae>
 800292e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002936:	2b00      	cmp	r3, #0
 8002938:	d005      	beq.n	8002946 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293e:	f043 0201 	orr.w	r2, r3, #1
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800294a:	f003 0304 	and.w	r3, r3, #4
 800294e:	2b00      	cmp	r3, #0
 8002950:	d00b      	beq.n	800296a <HAL_UART_IRQHandler+0xd2>
 8002952:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002956:	f003 0301 	and.w	r3, r3, #1
 800295a:	2b00      	cmp	r3, #0
 800295c:	d005      	beq.n	800296a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002962:	f043 0202 	orr.w	r2, r3, #2
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800296a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00b      	beq.n	800298e <HAL_UART_IRQHandler+0xf6>
 8002976:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	2b00      	cmp	r3, #0
 8002980:	d005      	beq.n	800298e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002986:	f043 0204 	orr.w	r2, r3, #4
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800298e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002992:	f003 0308 	and.w	r3, r3, #8
 8002996:	2b00      	cmp	r3, #0
 8002998:	d011      	beq.n	80029be <HAL_UART_IRQHandler+0x126>
 800299a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800299e:	f003 0320 	and.w	r3, r3, #32
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d105      	bne.n	80029b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80029a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d005      	beq.n	80029be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b6:	f043 0208 	orr.w	r2, r3, #8
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f000 81ee 	beq.w	8002da4 <HAL_UART_IRQHandler+0x50c>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80029c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029cc:	f003 0320 	and.w	r3, r3, #32
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d008      	beq.n	80029e6 <HAL_UART_IRQHandler+0x14e>
 80029d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029d8:	f003 0320 	and.w	r3, r3, #32
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d002      	beq.n	80029e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f000 fb5d 	bl	80030a0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	695b      	ldr	r3, [r3, #20]
 80029ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029f0:	2b40      	cmp	r3, #64	; 0x40
 80029f2:	bf0c      	ite	eq
 80029f4:	2301      	moveq	r3, #1
 80029f6:	2300      	movne	r3, #0
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a02:	f003 0308 	and.w	r3, r3, #8
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d103      	bne.n	8002a12 <HAL_UART_IRQHandler+0x17a>
 8002a0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d04f      	beq.n	8002ab2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f000 fa66 	bl	8002ee4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	695b      	ldr	r3, [r3, #20]
 8002a1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a22:	2b40      	cmp	r3, #64	; 0x40
 8002a24:	d141      	bne.n	8002aaa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	3314      	adds	r3, #20
 8002a2c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a30:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a34:	e853 3f00 	ldrex	r3, [r3]
 8002a38:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002a3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a44:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	3314      	adds	r3, #20
 8002a4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002a52:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002a56:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002a5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002a62:	e841 2300 	strex	r3, r2, [r1]
 8002a66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002a6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d1d9      	bne.n	8002a26 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d013      	beq.n	8002aa2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a7e:	4a7d      	ldr	r2, [pc, #500]	; (8002c74 <HAL_UART_IRQHandler+0x3dc>)
 8002a80:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7fe fb09 	bl	800109e <HAL_DMA_Abort_IT>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d016      	beq.n	8002ac0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002a9c:	4610      	mov	r0, r2
 8002a9e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aa0:	e00e      	b.n	8002ac0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f000 f99a 	bl	8002ddc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aa8:	e00a      	b.n	8002ac0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f000 f996 	bl	8002ddc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ab0:	e006      	b.n	8002ac0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f000 f992 	bl	8002ddc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002abe:	e171      	b.n	8002da4 <HAL_UART_IRQHandler+0x50c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ac0:	bf00      	nop
    return;
 8002ac2:	e16f      	b.n	8002da4 <HAL_UART_IRQHandler+0x50c>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	f040 814a 	bne.w	8002d62 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002ace:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ad2:	f003 0310 	and.w	r3, r3, #16
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f000 8143 	beq.w	8002d62 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002adc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ae0:	f003 0310 	and.w	r3, r3, #16
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	f000 813c 	beq.w	8002d62 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002aea:	2300      	movs	r3, #0
 8002aec:	60bb      	str	r3, [r7, #8]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	60bb      	str	r3, [r7, #8]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	60bb      	str	r3, [r7, #8]
 8002afe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	695b      	ldr	r3, [r3, #20]
 8002b06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b0a:	2b40      	cmp	r3, #64	; 0x40
 8002b0c:	f040 80b4 	bne.w	8002c78 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((nb_remaining_rx_data > 0U)
 8002b1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	f000 8141 	beq.w	8002da8 <HAL_UART_IRQHandler+0x510>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002b2a:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	f080 813a 	bcs.w	8002da8 <HAL_UART_IRQHandler+0x510>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 8002b3a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b40:	69db      	ldr	r3, [r3, #28]
 8002b42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b46:	f000 8088 	beq.w	8002c5a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	330c      	adds	r3, #12
 8002b50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b54:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002b58:	e853 3f00 	ldrex	r3, [r3]
 8002b5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002b60:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b68:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	330c      	adds	r3, #12
 8002b72:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002b76:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002b7a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002b82:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002b86:	e841 2300 	strex	r3, r2, [r1]
 8002b8a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002b8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1d9      	bne.n	8002b4a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	3314      	adds	r3, #20
 8002b9c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ba0:	e853 3f00 	ldrex	r3, [r3]
 8002ba4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002ba6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ba8:	f023 0301 	bic.w	r3, r3, #1
 8002bac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	3314      	adds	r3, #20
 8002bb6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002bba:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002bbe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bc0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002bc2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002bc6:	e841 2300 	strex	r3, r2, [r1]
 8002bca:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002bcc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d1e1      	bne.n	8002b96 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	3314      	adds	r3, #20
 8002bd8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bda:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002bdc:	e853 3f00 	ldrex	r3, [r3]
 8002be0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002be2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002be4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002be8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	3314      	adds	r3, #20
 8002bf2:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002bf6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002bf8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bfa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002bfc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002bfe:	e841 2300 	strex	r3, r2, [r1]
 8002c02:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002c04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d1e3      	bne.n	8002bd2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2220      	movs	r2, #32
 8002c0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	330c      	adds	r3, #12
 8002c1e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c22:	e853 3f00 	ldrex	r3, [r3]
 8002c26:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002c28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c2a:	f023 0310 	bic.w	r3, r3, #16
 8002c2e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	330c      	adds	r3, #12
 8002c38:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002c3c:	65ba      	str	r2, [r7, #88]	; 0x58
 8002c3e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c40:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002c42:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002c44:	e841 2300 	strex	r3, r2, [r1]
 8002c48:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002c4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d1e3      	bne.n	8002c18 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7fe f9b2 	bl	8000fbe <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	4619      	mov	r1, r3
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f000 f8c0 	bl	8002df0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c70:	e09a      	b.n	8002da8 <HAL_UART_IRQHandler+0x510>
 8002c72:	bf00      	nop
 8002c74:	08002fab 	.word	0x08002fab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
      if ((huart->RxXferCount > 0U)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f000 808c 	beq.w	8002dac <HAL_UART_IRQHandler+0x514>
          && (nb_rx_data > 0U))
 8002c94:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	f000 8087 	beq.w	8002dac <HAL_UART_IRQHandler+0x514>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	330c      	adds	r3, #12
 8002ca4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ca6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ca8:	e853 3f00 	ldrex	r3, [r3]
 8002cac:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002cae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cb0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002cb4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	330c      	adds	r3, #12
 8002cbe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002cc2:	647a      	str	r2, [r7, #68]	; 0x44
 8002cc4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cc6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002cc8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002cca:	e841 2300 	strex	r3, r2, [r1]
 8002cce:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002cd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d1e3      	bne.n	8002c9e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	3314      	adds	r3, #20
 8002cdc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce0:	e853 3f00 	ldrex	r3, [r3]
 8002ce4:	623b      	str	r3, [r7, #32]
   return(result);
 8002ce6:	6a3b      	ldr	r3, [r7, #32]
 8002ce8:	f023 0301 	bic.w	r3, r3, #1
 8002cec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	3314      	adds	r3, #20
 8002cf6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002cfa:	633a      	str	r2, [r7, #48]	; 0x30
 8002cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cfe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002d00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d02:	e841 2300 	strex	r3, r2, [r1]
 8002d06:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d1e3      	bne.n	8002cd6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2220      	movs	r2, #32
 8002d12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	330c      	adds	r3, #12
 8002d22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	e853 3f00 	ldrex	r3, [r3]
 8002d2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f023 0310 	bic.w	r3, r3, #16
 8002d32:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	330c      	adds	r3, #12
 8002d3c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002d40:	61fa      	str	r2, [r7, #28]
 8002d42:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d44:	69b9      	ldr	r1, [r7, #24]
 8002d46:	69fa      	ldr	r2, [r7, #28]
 8002d48:	e841 2300 	strex	r3, r2, [r1]
 8002d4c:	617b      	str	r3, [r7, #20]
   return(result);
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d1e3      	bne.n	8002d1c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002d54:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8002d58:	4619      	mov	r1, r3
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 f848 	bl	8002df0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002d60:	e024      	b.n	8002dac <HAL_UART_IRQHandler+0x514>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d009      	beq.n	8002d82 <HAL_UART_IRQHandler+0x4ea>
 8002d6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d003      	beq.n	8002d82 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 f929 	bl	8002fd2 <UART_Transmit_IT>
    return;
 8002d80:	e015      	b.n	8002dae <HAL_UART_IRQHandler+0x516>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00f      	beq.n	8002dae <HAL_UART_IRQHandler+0x516>
 8002d8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d009      	beq.n	8002dae <HAL_UART_IRQHandler+0x516>
  {
    UART_EndTransmit_IT(huart);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f000 f968 	bl	8003070 <UART_EndTransmit_IT>
    return;
 8002da0:	bf00      	nop
 8002da2:	e004      	b.n	8002dae <HAL_UART_IRQHandler+0x516>
    return;
 8002da4:	bf00      	nop
 8002da6:	e002      	b.n	8002dae <HAL_UART_IRQHandler+0x516>
      return;
 8002da8:	bf00      	nop
 8002daa:	e000      	b.n	8002dae <HAL_UART_IRQHandler+0x516>
      return;
 8002dac:	bf00      	nop
  }
}
 8002dae:	37e8      	adds	r7, #232	; 0xe8
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}

08002db4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002dbc:	bf00      	nop
 8002dbe:	370c      	adds	r7, #12
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr

08002dc8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002dd0:	bf00      	nop
 8002dd2:	370c      	adds	r7, #12
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	460b      	mov	r3, r1
 8002dfa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002dfc:	bf00      	nop
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b090      	sub	sp, #64	; 0x40
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	603b      	str	r3, [r7, #0]
 8002e14:	4613      	mov	r3, r2
 8002e16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e18:	e050      	b.n	8002ebc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e20:	d04c      	beq.n	8002ebc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002e22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d007      	beq.n	8002e38 <UART_WaitOnFlagUntilTimeout+0x30>
 8002e28:	f7fd ffae 	bl	8000d88 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	1ad2      	subs	r2, r2, r3
 8002e32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d941      	bls.n	8002ebc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	330c      	adds	r3, #12
 8002e3e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e42:	e853 3f00 	ldrex	r3, [r3]
 8002e46:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002e4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	330c      	adds	r3, #12
 8002e56:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002e58:	637a      	str	r2, [r7, #52]	; 0x34
 8002e5a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e5c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002e5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e60:	e841 2300 	strex	r3, r2, [r1]
 8002e64:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d1e5      	bne.n	8002e38 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	3314      	adds	r3, #20
 8002e72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	e853 3f00 	ldrex	r3, [r3]
 8002e7a:	613b      	str	r3, [r7, #16]
   return(result);
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	f023 0301 	bic.w	r3, r3, #1
 8002e82:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	3314      	adds	r3, #20
 8002e8a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e8c:	623a      	str	r2, [r7, #32]
 8002e8e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e90:	69f9      	ldr	r1, [r7, #28]
 8002e92:	6a3a      	ldr	r2, [r7, #32]
 8002e94:	e841 2300 	strex	r3, r2, [r1]
 8002e98:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e9a:	69bb      	ldr	r3, [r7, #24]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d1e5      	bne.n	8002e6c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2220      	movs	r2, #32
 8002ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2220      	movs	r2, #32
 8002eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	e00f      	b.n	8002edc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	401a      	ands	r2, r3
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	bf0c      	ite	eq
 8002ecc:	2301      	moveq	r3, #1
 8002ece:	2300      	movne	r3, #0
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	461a      	mov	r2, r3
 8002ed4:	79fb      	ldrb	r3, [r7, #7]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d09f      	beq.n	8002e1a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002eda:	2300      	movs	r3, #0
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3740      	adds	r7, #64	; 0x40
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}

08002ee4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b095      	sub	sp, #84	; 0x54
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	330c      	adds	r3, #12
 8002ef2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ef4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ef6:	e853 3f00 	ldrex	r3, [r3]
 8002efa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002efe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002f02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	330c      	adds	r3, #12
 8002f0a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002f0c:	643a      	str	r2, [r7, #64]	; 0x40
 8002f0e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f10:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002f12:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002f14:	e841 2300 	strex	r3, r2, [r1]
 8002f18:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d1e5      	bne.n	8002eec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	3314      	adds	r3, #20
 8002f26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f28:	6a3b      	ldr	r3, [r7, #32]
 8002f2a:	e853 3f00 	ldrex	r3, [r3]
 8002f2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	f023 0301 	bic.w	r3, r3, #1
 8002f36:	64bb      	str	r3, [r7, #72]	; 0x48
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	3314      	adds	r3, #20
 8002f3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002f40:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002f42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f48:	e841 2300 	strex	r3, r2, [r1]
 8002f4c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d1e5      	bne.n	8002f20 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d119      	bne.n	8002f90 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	330c      	adds	r3, #12
 8002f62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	e853 3f00 	ldrex	r3, [r3]
 8002f6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	f023 0310 	bic.w	r3, r3, #16
 8002f72:	647b      	str	r3, [r7, #68]	; 0x44
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	330c      	adds	r3, #12
 8002f7a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002f7c:	61ba      	str	r2, [r7, #24]
 8002f7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f80:	6979      	ldr	r1, [r7, #20]
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	e841 2300 	strex	r3, r2, [r1]
 8002f88:	613b      	str	r3, [r7, #16]
   return(result);
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d1e5      	bne.n	8002f5c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2220      	movs	r2, #32
 8002f94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002f9e:	bf00      	nop
 8002fa0:	3754      	adds	r7, #84	; 0x54
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr

08002faa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b084      	sub	sp, #16
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fb6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002fc4:	68f8      	ldr	r0, [r7, #12]
 8002fc6:	f7ff ff09 	bl	8002ddc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002fca:	bf00      	nop
 8002fcc:	3710      	adds	r7, #16
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}

08002fd2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002fd2:	b480      	push	{r7}
 8002fd4:	b085      	sub	sp, #20
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b21      	cmp	r3, #33	; 0x21
 8002fe4:	d13d      	bne.n	8003062 <UART_Transmit_IT+0x90>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fee:	d113      	bne.n	8003018 <UART_Transmit_IT+0x46>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	691b      	ldr	r3, [r3, #16]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d10f      	bne.n	8003018 <UART_Transmit_IT+0x46>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6a1b      	ldr	r3, [r3, #32]
 8002ffc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68fa      	ldr	r2, [r7, #12]
 8003004:	8812      	ldrh	r2, [r2, #0]
 8003006:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800300a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6a1b      	ldr	r3, [r3, #32]
 8003010:	1c9a      	adds	r2, r3, #2
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	621a      	str	r2, [r3, #32]
 8003016:	e008      	b.n	800302a <UART_Transmit_IT+0x58>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6a1b      	ldr	r3, [r3, #32]
 8003020:	1c58      	adds	r0, r3, #1
 8003022:	6879      	ldr	r1, [r7, #4]
 8003024:	6208      	str	r0, [r1, #32]
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800302e:	b29b      	uxth	r3, r3
 8003030:	3b01      	subs	r3, #1
 8003032:	b29b      	uxth	r3, r3
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	4619      	mov	r1, r3
 8003038:	84d1      	strh	r1, [r2, #38]	; 0x26
 800303a:	2b00      	cmp	r3, #0
 800303c:	d10f      	bne.n	800305e <UART_Transmit_IT+0x8c>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	6812      	ldr	r2, [r2, #0]
 8003046:	68d2      	ldr	r2, [r2, #12]
 8003048:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800304c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	6812      	ldr	r2, [r2, #0]
 8003056:	68d2      	ldr	r2, [r2, #12]
 8003058:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800305c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800305e:	2300      	movs	r3, #0
 8003060:	e000      	b.n	8003064 <UART_Transmit_IT+0x92>
  }
  else
  {
    return HAL_BUSY;
 8003062:	2302      	movs	r3, #2
  }
}
 8003064:	4618      	mov	r0, r3
 8003066:	3714      	adds	r7, #20
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	6812      	ldr	r2, [r2, #0]
 8003080:	68d2      	ldr	r2, [r2, #12]
 8003082:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003086:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2220      	movs	r2, #32
 800308c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f7ff fe8f 	bl	8002db4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	3708      	adds	r7, #8
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b08c      	sub	sp, #48	; 0x30
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2b22      	cmp	r3, #34	; 0x22
 80030b2:	f040 80ab 	bne.w	800320c <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030be:	d117      	bne.n	80030f0 <UART_Receive_IT+0x50>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	691b      	ldr	r3, [r3, #16]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d113      	bne.n	80030f0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80030c8:	2300      	movs	r3, #0
 80030ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d0:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	b29b      	uxth	r3, r3
 80030da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030de:	b29a      	uxth	r2, r3
 80030e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030e2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e8:	1c9a      	adds	r2, r3, #2
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	629a      	str	r2, [r3, #40]	; 0x28
 80030ee:	e026      	b.n	800313e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80030f6:	2300      	movs	r3, #0
 80030f8:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003102:	d007      	beq.n	8003114 <UART_Receive_IT+0x74>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d10a      	bne.n	8003122 <UART_Receive_IT+0x82>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	691b      	ldr	r3, [r3, #16]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d106      	bne.n	8003122 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	b2da      	uxtb	r2, r3
 800311c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800311e:	701a      	strb	r2, [r3, #0]
 8003120:	e008      	b.n	8003134 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	b2db      	uxtb	r3, r3
 800312a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800312e:	b2da      	uxtb	r2, r3
 8003130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003132:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003138:	1c5a      	adds	r2, r3, #1
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003142:	b29b      	uxth	r3, r3
 8003144:	3b01      	subs	r3, #1
 8003146:	b29b      	uxth	r3, r3
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	4619      	mov	r1, r3
 800314c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800314e:	2b00      	cmp	r3, #0
 8003150:	d15a      	bne.n	8003208 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	6812      	ldr	r2, [r2, #0]
 800315a:	68d2      	ldr	r2, [r2, #12]
 800315c:	f022 0220 	bic.w	r2, r2, #32
 8003160:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	6812      	ldr	r2, [r2, #0]
 800316a:	68d2      	ldr	r2, [r2, #12]
 800316c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003170:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	6812      	ldr	r2, [r2, #0]
 800317a:	6952      	ldr	r2, [r2, #20]
 800317c:	f022 0201 	bic.w	r2, r2, #1
 8003180:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2220      	movs	r2, #32
 8003186:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800318e:	2b01      	cmp	r3, #1
 8003190:	d135      	bne.n	80031fe <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2200      	movs	r2, #0
 8003196:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	330c      	adds	r3, #12
 800319e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	e853 3f00 	ldrex	r3, [r3]
 80031a6:	613b      	str	r3, [r7, #16]
   return(result);
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	f023 0310 	bic.w	r3, r3, #16
 80031ae:	627b      	str	r3, [r7, #36]	; 0x24
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	330c      	adds	r3, #12
 80031b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031b8:	623a      	str	r2, [r7, #32]
 80031ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031bc:	69f9      	ldr	r1, [r7, #28]
 80031be:	6a3a      	ldr	r2, [r7, #32]
 80031c0:	e841 2300 	strex	r3, r2, [r1]
 80031c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d1e5      	bne.n	8003198 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0310 	and.w	r3, r3, #16
 80031d6:	2b10      	cmp	r3, #16
 80031d8:	d10a      	bne.n	80031f0 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80031da:	2300      	movs	r3, #0
 80031dc:	60fb      	str	r3, [r7, #12]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	60fb      	str	r3, [r7, #12]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	60fb      	str	r3, [r7, #12]
 80031ee:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80031f4:	4619      	mov	r1, r3
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f7ff fdfa 	bl	8002df0 <HAL_UARTEx_RxEventCallback>
 80031fc:	e002      	b.n	8003204 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f7ff fde2 	bl	8002dc8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003204:	2300      	movs	r3, #0
 8003206:	e002      	b.n	800320e <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003208:	2300      	movs	r3, #0
 800320a:	e000      	b.n	800320e <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800320c:	2302      	movs	r3, #2
  }
}
 800320e:	4618      	mov	r0, r3
 8003210:	3730      	adds	r7, #48	; 0x30
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
	...

08003218 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800321c:	b091      	sub	sp, #68	; 0x44
 800321e:	af00      	add	r7, sp, #0
 8003220:	6378      	str	r0, [r7, #52]	; 0x34
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003222:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003224:	6819      	ldr	r1, [r3, #0]
 8003226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	691b      	ldr	r3, [r3, #16]
 800322c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003230:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	4313      	orrs	r3, r2
 8003236:	610b      	str	r3, [r1, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003238:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800323a:	689a      	ldr	r2, [r3, #8]
 800323c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800323e:	691b      	ldr	r3, [r3, #16]
 8003240:	431a      	orrs	r2, r3
 8003242:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003244:	695b      	ldr	r3, [r3, #20]
 8003246:	431a      	orrs	r2, r3
 8003248:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800324a:	69db      	ldr	r3, [r3, #28]
 800324c:	4313      	orrs	r3, r2
 800324e:	63bb      	str	r3, [r7, #56]	; 0x38
  MODIFY_REG(huart->Instance->CR1,
 8003250:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003252:	6819      	ldr	r1, [r3, #0]
 8003254:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	f423 4216 	bic.w	r2, r3, #38400	; 0x9600
 800325e:	f022 020c 	bic.w	r2, r2, #12
 8003262:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003264:	4313      	orrs	r3, r2
 8003266:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003268:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800326a:	6819      	ldr	r1, [r3, #0]
 800326c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003276:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003278:	699b      	ldr	r3, [r3, #24]
 800327a:	4313      	orrs	r3, r2
 800327c:	614b      	str	r3, [r1, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800327e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	4bba      	ldr	r3, [pc, #744]	; (800356c <UART_SetConfig+0x354>)
 8003284:	429a      	cmp	r2, r3
 8003286:	d004      	beq.n	8003292 <UART_SetConfig+0x7a>
 8003288:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	4bb8      	ldr	r3, [pc, #736]	; (8003570 <UART_SetConfig+0x358>)
 800328e:	429a      	cmp	r2, r3
 8003290:	d103      	bne.n	800329a <UART_SetConfig+0x82>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003292:	f7fe fd31 	bl	8001cf8 <HAL_RCC_GetPCLK2Freq>
 8003296:	63f8      	str	r0, [r7, #60]	; 0x3c
 8003298:	e002      	b.n	80032a0 <UART_SetConfig+0x88>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800329a:	f7fe fd19 	bl	8001cd0 <HAL_RCC_GetPCLK1Freq>
 800329e:	63f8      	str	r0, [r7, #60]	; 0x3c
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032a2:	69db      	ldr	r3, [r3, #28]
 80032a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032a8:	f040 80a7 	bne.w	80033fa <UART_SetConfig+0x1e2>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80032ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	62ba      	str	r2, [r7, #40]	; 0x28
 80032b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032b4:	4619      	mov	r1, r3
 80032b6:	f04f 0200 	mov.w	r2, #0
 80032ba:	460b      	mov	r3, r1
 80032bc:	4614      	mov	r4, r2
 80032be:	18db      	adds	r3, r3, r3
 80032c0:	eb44 0404 	adc.w	r4, r4, r4
 80032c4:	185b      	adds	r3, r3, r1
 80032c6:	eb44 0402 	adc.w	r4, r4, r2
 80032ca:	00e0      	lsls	r0, r4, #3
 80032cc:	6178      	str	r0, [r7, #20]
 80032ce:	6978      	ldr	r0, [r7, #20]
 80032d0:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 80032d4:	6178      	str	r0, [r7, #20]
 80032d6:	00db      	lsls	r3, r3, #3
 80032d8:	613b      	str	r3, [r7, #16]
 80032da:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80032de:	185d      	adds	r5, r3, r1
 80032e0:	eb44 0602 	adc.w	r6, r4, r2
 80032e4:	4628      	mov	r0, r5
 80032e6:	4631      	mov	r1, r6
 80032e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f04f 0400 	mov.w	r4, #0
 80032f0:	18db      	adds	r3, r3, r3
 80032f2:	eb44 0404 	adc.w	r4, r4, r4
 80032f6:	461a      	mov	r2, r3
 80032f8:	4623      	mov	r3, r4
 80032fa:	f7fd fb57 	bl	80009ac <__aeabi_uldivmod>
 80032fe:	4603      	mov	r3, r0
 8003300:	460c      	mov	r4, r1
 8003302:	461a      	mov	r2, r3
 8003304:	4b9b      	ldr	r3, [pc, #620]	; (8003574 <UART_SetConfig+0x35c>)
 8003306:	fba3 2302 	umull	r2, r3, r3, r2
 800330a:	095b      	lsrs	r3, r3, #5
 800330c:	011e      	lsls	r6, r3, #4
 800330e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003310:	4619      	mov	r1, r3
 8003312:	f04f 0200 	mov.w	r2, #0
 8003316:	460b      	mov	r3, r1
 8003318:	4614      	mov	r4, r2
 800331a:	18db      	adds	r3, r3, r3
 800331c:	eb44 0404 	adc.w	r4, r4, r4
 8003320:	185b      	adds	r3, r3, r1
 8003322:	eb44 0402 	adc.w	r4, r4, r2
 8003326:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 800332a:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 800332e:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 8003332:	4653      	mov	r3, sl
 8003334:	465c      	mov	r4, fp
 8003336:	eb13 0a01 	adds.w	sl, r3, r1
 800333a:	eb44 0b02 	adc.w	fp, r4, r2
 800333e:	4650      	mov	r0, sl
 8003340:	4659      	mov	r1, fp
 8003342:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f04f 0400 	mov.w	r4, #0
 800334a:	18db      	adds	r3, r3, r3
 800334c:	eb44 0404 	adc.w	r4, r4, r4
 8003350:	461a      	mov	r2, r3
 8003352:	4623      	mov	r3, r4
 8003354:	f7fd fb2a 	bl	80009ac <__aeabi_uldivmod>
 8003358:	4603      	mov	r3, r0
 800335a:	460c      	mov	r4, r1
 800335c:	461a      	mov	r2, r3
 800335e:	4b85      	ldr	r3, [pc, #532]	; (8003574 <UART_SetConfig+0x35c>)
 8003360:	fba3 1302 	umull	r1, r3, r3, r2
 8003364:	095b      	lsrs	r3, r3, #5
 8003366:	2164      	movs	r1, #100	; 0x64
 8003368:	fb01 f303 	mul.w	r3, r1, r3
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	00db      	lsls	r3, r3, #3
 8003370:	3332      	adds	r3, #50	; 0x32
 8003372:	4a80      	ldr	r2, [pc, #512]	; (8003574 <UART_SetConfig+0x35c>)
 8003374:	fba2 2303 	umull	r2, r3, r2, r3
 8003378:	095b      	lsrs	r3, r3, #5
 800337a:	005b      	lsls	r3, r3, #1
 800337c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003380:	441e      	add	r6, r3
 8003382:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003384:	4619      	mov	r1, r3
 8003386:	f04f 0200 	mov.w	r2, #0
 800338a:	460b      	mov	r3, r1
 800338c:	4614      	mov	r4, r2
 800338e:	18db      	adds	r3, r3, r3
 8003390:	eb44 0404 	adc.w	r4, r4, r4
 8003394:	185b      	adds	r3, r3, r1
 8003396:	eb44 0402 	adc.w	r4, r4, r2
 800339a:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 800339e:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 80033a2:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 80033a6:	4643      	mov	r3, r8
 80033a8:	464c      	mov	r4, r9
 80033aa:	eb13 0801 	adds.w	r8, r3, r1
 80033ae:	eb44 0902 	adc.w	r9, r4, r2
 80033b2:	4640      	mov	r0, r8
 80033b4:	4649      	mov	r1, r9
 80033b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	f04f 0400 	mov.w	r4, #0
 80033be:	18db      	adds	r3, r3, r3
 80033c0:	eb44 0404 	adc.w	r4, r4, r4
 80033c4:	461a      	mov	r2, r3
 80033c6:	4623      	mov	r3, r4
 80033c8:	f7fd faf0 	bl	80009ac <__aeabi_uldivmod>
 80033cc:	4603      	mov	r3, r0
 80033ce:	460c      	mov	r4, r1
 80033d0:	461a      	mov	r2, r3
 80033d2:	4b68      	ldr	r3, [pc, #416]	; (8003574 <UART_SetConfig+0x35c>)
 80033d4:	fba3 1302 	umull	r1, r3, r3, r2
 80033d8:	095b      	lsrs	r3, r3, #5
 80033da:	2164      	movs	r1, #100	; 0x64
 80033dc:	fb01 f303 	mul.w	r3, r1, r3
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	00db      	lsls	r3, r3, #3
 80033e4:	3332      	adds	r3, #50	; 0x32
 80033e6:	4a63      	ldr	r2, [pc, #396]	; (8003574 <UART_SetConfig+0x35c>)
 80033e8:	fba2 2303 	umull	r2, r3, r2, r3
 80033ec:	095b      	lsrs	r3, r3, #5
 80033ee:	f003 0307 	and.w	r3, r3, #7
 80033f2:	4433      	add	r3, r6
 80033f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80033f6:	6093      	str	r3, [r2, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80033f8:	e0b3      	b.n	8003562 <UART_SetConfig+0x34a>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80033fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	613b      	str	r3, [r7, #16]
 8003400:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003402:	4619      	mov	r1, r3
 8003404:	f04f 0200 	mov.w	r2, #0
 8003408:	460b      	mov	r3, r1
 800340a:	4614      	mov	r4, r2
 800340c:	18db      	adds	r3, r3, r3
 800340e:	eb44 0404 	adc.w	r4, r4, r4
 8003412:	185b      	adds	r3, r3, r1
 8003414:	eb44 0402 	adc.w	r4, r4, r2
 8003418:	00e6      	lsls	r6, r4, #3
 800341a:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 800341e:	00dd      	lsls	r5, r3, #3
 8003420:	462b      	mov	r3, r5
 8003422:	4634      	mov	r4, r6
 8003424:	185d      	adds	r5, r3, r1
 8003426:	eb44 0602 	adc.w	r6, r4, r2
 800342a:	4628      	mov	r0, r5
 800342c:	4631      	mov	r1, r6
 800342e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f04f 0400 	mov.w	r4, #0
 8003436:	00a5      	lsls	r5, r4, #2
 8003438:	62fd      	str	r5, [r7, #44]	; 0x2c
 800343a:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800343c:	ea45 7593 	orr.w	r5, r5, r3, lsr #30
 8003440:	62fd      	str	r5, [r7, #44]	; 0x2c
 8003442:	009c      	lsls	r4, r3, #2
 8003444:	62bc      	str	r4, [r7, #40]	; 0x28
 8003446:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800344a:	f7fd faaf 	bl	80009ac <__aeabi_uldivmod>
 800344e:	4603      	mov	r3, r0
 8003450:	460c      	mov	r4, r1
 8003452:	461a      	mov	r2, r3
 8003454:	4b47      	ldr	r3, [pc, #284]	; (8003574 <UART_SetConfig+0x35c>)
 8003456:	fba3 1302 	umull	r1, r3, r3, r2
 800345a:	095b      	lsrs	r3, r3, #5
 800345c:	011d      	lsls	r5, r3, #4
 800345e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003460:	4619      	mov	r1, r3
 8003462:	f04f 0200 	mov.w	r2, #0
 8003466:	460b      	mov	r3, r1
 8003468:	4614      	mov	r4, r2
 800346a:	18db      	adds	r3, r3, r3
 800346c:	eb44 0404 	adc.w	r4, r4, r4
 8003470:	185b      	adds	r3, r3, r1
 8003472:	eb44 0402 	adc.w	r4, r4, r2
 8003476:	00e0      	lsls	r0, r4, #3
 8003478:	60f8      	str	r0, [r7, #12]
 800347a:	68f8      	ldr	r0, [r7, #12]
 800347c:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8003480:	60f8      	str	r0, [r7, #12]
 8003482:	00d8      	lsls	r0, r3, #3
 8003484:	60b8      	str	r0, [r7, #8]
 8003486:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800348a:	eb13 0801 	adds.w	r8, r3, r1
 800348e:	eb44 0902 	adc.w	r9, r4, r2
 8003492:	4640      	mov	r0, r8
 8003494:	4649      	mov	r1, r9
 8003496:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f04f 0400 	mov.w	r4, #0
 800349e:	00a6      	lsls	r6, r4, #2
 80034a0:	627e      	str	r6, [r7, #36]	; 0x24
 80034a2:	6a7e      	ldr	r6, [r7, #36]	; 0x24
 80034a4:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 80034a8:	627e      	str	r6, [r7, #36]	; 0x24
 80034aa:	009c      	lsls	r4, r3, #2
 80034ac:	623c      	str	r4, [r7, #32]
 80034ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80034b2:	f7fd fa7b 	bl	80009ac <__aeabi_uldivmod>
 80034b6:	4603      	mov	r3, r0
 80034b8:	460c      	mov	r4, r1
 80034ba:	461a      	mov	r2, r3
 80034bc:	4b2d      	ldr	r3, [pc, #180]	; (8003574 <UART_SetConfig+0x35c>)
 80034be:	fba3 1302 	umull	r1, r3, r3, r2
 80034c2:	095b      	lsrs	r3, r3, #5
 80034c4:	2164      	movs	r1, #100	; 0x64
 80034c6:	fb01 f303 	mul.w	r3, r1, r3
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	011b      	lsls	r3, r3, #4
 80034ce:	3332      	adds	r3, #50	; 0x32
 80034d0:	4a28      	ldr	r2, [pc, #160]	; (8003574 <UART_SetConfig+0x35c>)
 80034d2:	fba2 1303 	umull	r1, r3, r2, r3
 80034d6:	095b      	lsrs	r3, r3, #5
 80034d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034dc:	441d      	add	r5, r3
 80034de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034e0:	4619      	mov	r1, r3
 80034e2:	f04f 0200 	mov.w	r2, #0
 80034e6:	460b      	mov	r3, r1
 80034e8:	4614      	mov	r4, r2
 80034ea:	18db      	adds	r3, r3, r3
 80034ec:	eb44 0404 	adc.w	r4, r4, r4
 80034f0:	185b      	adds	r3, r3, r1
 80034f2:	eb44 0402 	adc.w	r4, r4, r2
 80034f6:	00e0      	lsls	r0, r4, #3
 80034f8:	6078      	str	r0, [r7, #4]
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8003500:	6078      	str	r0, [r7, #4]
 8003502:	00d8      	lsls	r0, r3, #3
 8003504:	6038      	str	r0, [r7, #0]
 8003506:	e897 0018 	ldmia.w	r7, {r3, r4}
 800350a:	eb13 0801 	adds.w	r8, r3, r1
 800350e:	eb44 0902 	adc.w	r9, r4, r2
 8003512:	4640      	mov	r0, r8
 8003514:	4649      	mov	r1, r9
 8003516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f04f 0400 	mov.w	r4, #0
 800351e:	00a6      	lsls	r6, r4, #2
 8003520:	61fe      	str	r6, [r7, #28]
 8003522:	69fe      	ldr	r6, [r7, #28]
 8003524:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 8003528:	61fe      	str	r6, [r7, #28]
 800352a:	009c      	lsls	r4, r3, #2
 800352c:	61bc      	str	r4, [r7, #24]
 800352e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003532:	f7fd fa3b 	bl	80009ac <__aeabi_uldivmod>
 8003536:	4603      	mov	r3, r0
 8003538:	460c      	mov	r4, r1
 800353a:	461a      	mov	r2, r3
 800353c:	4b0d      	ldr	r3, [pc, #52]	; (8003574 <UART_SetConfig+0x35c>)
 800353e:	fba3 1302 	umull	r1, r3, r3, r2
 8003542:	095b      	lsrs	r3, r3, #5
 8003544:	2164      	movs	r1, #100	; 0x64
 8003546:	fb01 f303 	mul.w	r3, r1, r3
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	011b      	lsls	r3, r3, #4
 800354e:	3332      	adds	r3, #50	; 0x32
 8003550:	4a08      	ldr	r2, [pc, #32]	; (8003574 <UART_SetConfig+0x35c>)
 8003552:	fba2 1303 	umull	r1, r3, r2, r3
 8003556:	095b      	lsrs	r3, r3, #5
 8003558:	f003 030f 	and.w	r3, r3, #15
 800355c:	442b      	add	r3, r5
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	6093      	str	r3, [r2, #8]
}
 8003562:	bf00      	nop
 8003564:	3744      	adds	r7, #68	; 0x44
 8003566:	46bd      	mov	sp, r7
 8003568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800356c:	40011000 	.word	0x40011000
 8003570:	40011400 	.word	0x40011400
 8003574:	51eb851f 	.word	0x51eb851f

08003578 <SysTick_Handler>:
	while(countTimer);
	return 1;
}

void SysTick_Handler(void)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800357c:	f7fd fbf0 	bl	8000d60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  if(countTimer>0){
 8003580:	4b05      	ldr	r3, [pc, #20]	; (8003598 <SysTick_Handler+0x20>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d004      	beq.n	8003592 <SysTick_Handler+0x1a>
	  countTimer--;
 8003588:	4b03      	ldr	r3, [pc, #12]	; (8003598 <SysTick_Handler+0x20>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	3b01      	subs	r3, #1
 800358e:	4a02      	ldr	r2, [pc, #8]	; (8003598 <SysTick_Handler+0x20>)
 8003590:	6013      	str	r3, [r2, #0]
  	}

  /* USER CODE END SysTick_IRQn 1 */
}
 8003592:	bf00      	nop
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	2000036c 	.word	0x2000036c

0800359c <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b082      	sub	sp, #8
 80035a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

   char rx_byte[1];

	   HAL_UART_Receive(&huart3,&rx_byte[0],1,100);
 80035a2:	4639      	mov	r1, r7
 80035a4:	2364      	movs	r3, #100	; 0x64
 80035a6:	2201      	movs	r2, #1
 80035a8:	4814      	ldr	r0, [pc, #80]	; (80035fc <USART3_IRQHandler+0x60>)
 80035aa:	f7ff f8d2 	bl	8002752 <HAL_UART_Receive>

	   rx_buffer[size++]=rx_byte[0];
 80035ae:	4b14      	ldr	r3, [pc, #80]	; (8003600 <USART3_IRQHandler+0x64>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	1c5a      	adds	r2, r3, #1
 80035b4:	4912      	ldr	r1, [pc, #72]	; (8003600 <USART3_IRQHandler+0x64>)
 80035b6:	600a      	str	r2, [r1, #0]
 80035b8:	7839      	ldrb	r1, [r7, #0]
 80035ba:	4a12      	ldr	r2, [pc, #72]	; (8003604 <USART3_IRQHandler+0x68>)
 80035bc:	54d1      	strb	r1, [r2, r3]

	   if(rx_byte[0]=='\n'){
 80035be:	783b      	ldrb	r3, [r7, #0]
 80035c0:	2b0a      	cmp	r3, #10
 80035c2:	d113      	bne.n	80035ec <USART3_IRQHandler+0x50>

		   uartMessageDebugNrf(rx_buffer);
 80035c4:	480f      	ldr	r0, [pc, #60]	; (8003604 <USART3_IRQHandler+0x68>)
 80035c6:	f000 f9b9 	bl	800393c <uartMessageDebugNrf>

		   //buffer is clear
		  	  for(int a=0;a<50;a++){
 80035ca:	2300      	movs	r3, #0
 80035cc:	607b      	str	r3, [r7, #4]
 80035ce:	e007      	b.n	80035e0 <USART3_IRQHandler+0x44>
		       	rx_buffer[a]='\0';
 80035d0:	4a0c      	ldr	r2, [pc, #48]	; (8003604 <USART3_IRQHandler+0x68>)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4413      	add	r3, r2
 80035d6:	2200      	movs	r2, #0
 80035d8:	701a      	strb	r2, [r3, #0]
		  	  for(int a=0;a<50;a++){
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	3301      	adds	r3, #1
 80035de:	607b      	str	r3, [r7, #4]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2b31      	cmp	r3, #49	; 0x31
 80035e4:	ddf4      	ble.n	80035d0 <USART3_IRQHandler+0x34>
		       	}
		      size=0;
 80035e6:	4b06      	ldr	r3, [pc, #24]	; (8003600 <USART3_IRQHandler+0x64>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	601a      	str	r2, [r3, #0]
	 }



  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80035ec:	4803      	ldr	r0, [pc, #12]	; (80035fc <USART3_IRQHandler+0x60>)
 80035ee:	f7ff f953 	bl	8002898 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  /* USER CODE END USART2_IRQn 1 */
}
 80035f2:	bf00      	nop
 80035f4:	3708      	adds	r7, #8
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	20000278 	.word	0x20000278
 8003600:	2000021c 	.word	0x2000021c
 8003604:	200002bc 	.word	0x200002bc

08003608 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
   char rx_byte[1];

   HAL_UART_Receive(&huart2,&rx_byte[0],1,100);
 800360e:	4639      	mov	r1, r7
 8003610:	2364      	movs	r3, #100	; 0x64
 8003612:	2201      	movs	r2, #1
 8003614:	4816      	ldr	r0, [pc, #88]	; (8003670 <USART2_IRQHandler+0x68>)
 8003616:	f7ff f89c 	bl	8002752 <HAL_UART_Receive>
   if(size<50){
 800361a:	4b16      	ldr	r3, [pc, #88]	; (8003674 <USART2_IRQHandler+0x6c>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	2b31      	cmp	r3, #49	; 0x31
 8003620:	dc1e      	bgt.n	8003660 <USART2_IRQHandler+0x58>
	  rx_buffer[size++]=rx_byte[0];
 8003622:	4b14      	ldr	r3, [pc, #80]	; (8003674 <USART2_IRQHandler+0x6c>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	1c5a      	adds	r2, r3, #1
 8003628:	4912      	ldr	r1, [pc, #72]	; (8003674 <USART2_IRQHandler+0x6c>)
 800362a:	600a      	str	r2, [r1, #0]
 800362c:	7839      	ldrb	r1, [r7, #0]
 800362e:	4a12      	ldr	r2, [pc, #72]	; (8003678 <USART2_IRQHandler+0x70>)
 8003630:	54d1      	strb	r1, [r2, r3]

	   if(rx_byte[0]=='\n'){
 8003632:	783b      	ldrb	r3, [r7, #0]
 8003634:	2b0a      	cmp	r3, #10
 8003636:	d113      	bne.n	8003660 <USART2_IRQHandler+0x58>

		   uartMessageDebugPid(rx_buffer);
 8003638:	480f      	ldr	r0, [pc, #60]	; (8003678 <USART2_IRQHandler+0x70>)
 800363a:	f000 f81f 	bl	800367c <uartMessageDebugPid>

		   //buffer is clear
		  	  for(int a=0;a<50;a++){
 800363e:	2300      	movs	r3, #0
 8003640:	607b      	str	r3, [r7, #4]
 8003642:	e007      	b.n	8003654 <USART2_IRQHandler+0x4c>
		       	rx_buffer[a]='\0';
 8003644:	4a0c      	ldr	r2, [pc, #48]	; (8003678 <USART2_IRQHandler+0x70>)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4413      	add	r3, r2
 800364a:	2200      	movs	r2, #0
 800364c:	701a      	strb	r2, [r3, #0]
		  	  for(int a=0;a<50;a++){
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	3301      	adds	r3, #1
 8003652:	607b      	str	r3, [r7, #4]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2b31      	cmp	r3, #49	; 0x31
 8003658:	ddf4      	ble.n	8003644 <USART2_IRQHandler+0x3c>
		       	}
		      size=0;
 800365a:	4b06      	ldr	r3, [pc, #24]	; (8003674 <USART2_IRQHandler+0x6c>)
 800365c:	2200      	movs	r2, #0
 800365e:	601a      	str	r2, [r3, #0]
	 }
}


  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003660:	4803      	ldr	r0, [pc, #12]	; (8003670 <USART2_IRQHandler+0x68>)
 8003662:	f7ff f919 	bl	8002898 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  /* USER CODE END USART2_IRQn 1 */
}
 8003666:	bf00      	nop
 8003668:	3708      	adds	r7, #8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	20000328 	.word	0x20000328
 8003674:	2000021c 	.word	0x2000021c
 8003678:	200002bc 	.word	0x200002bc

0800367c <uartMessageDebugPid>:

void uartMessageDebugPid (volatile char *s){
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]

   if( s[0]=='p' && s[1]=='s' && s[2]=='t' ){
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b70      	cmp	r3, #112	; 0x70
 800368c:	d159      	bne.n	8003742 <uartMessageDebugPid+0xc6>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	3301      	adds	r3, #1
 8003692:	781b      	ldrb	r3, [r3, #0]
 8003694:	b2db      	uxtb	r3, r3
 8003696:	2b73      	cmp	r3, #115	; 0x73
 8003698:	d153      	bne.n	8003742 <uartMessageDebugPid+0xc6>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	3302      	adds	r3, #2
 800369e:	781b      	ldrb	r3, [r3, #0]
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	2b74      	cmp	r3, #116	; 0x74
 80036a4:	d14d      	bne.n	8003742 <uartMessageDebugPid+0xc6>

	 short k=3,m=0;
 80036a6:	2303      	movs	r3, #3
 80036a8:	82fb      	strh	r3, [r7, #22]
 80036aa:	2300      	movs	r3, #0
 80036ac:	82bb      	strh	r3, [r7, #20]
	 while(1){
		 if( s[k] != '\n'){
 80036ae:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	4413      	add	r3, r2
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b0a      	cmp	r3, #10
 80036bc:	d016      	beq.n	80036ec <uartMessageDebugPid+0x70>
			 qtrPosition_char[m]=s[k];
 80036be:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80036c2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80036c6:	6879      	ldr	r1, [r7, #4]
 80036c8:	440a      	add	r2, r1
 80036ca:	7812      	ldrb	r2, [r2, #0]
 80036cc:	b2d1      	uxtb	r1, r2
 80036ce:	4a97      	ldr	r2, [pc, #604]	; (800392c <uartMessageDebugPid+0x2b0>)
 80036d0:	54d1      	strb	r1, [r2, r3]
		  k++;
 80036d2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	3301      	adds	r3, #1
 80036da:	b29b      	uxth	r3, r3
 80036dc:	82fb      	strh	r3, [r7, #22]
		  m++;
 80036de:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	3301      	adds	r3, #1
 80036e6:	b29b      	uxth	r3, r3
 80036e8:	82bb      	strh	r3, [r7, #20]
 80036ea:	e7e0      	b.n	80036ae <uartMessageDebugPid+0x32>
		 }else {
			 qtrPosition_char[m] =s[k];
 80036ec:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80036f0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80036f4:	6879      	ldr	r1, [r7, #4]
 80036f6:	440a      	add	r2, r1
 80036f8:	7812      	ldrb	r2, [r2, #0]
 80036fa:	b2d1      	uxtb	r1, r2
 80036fc:	4a8b      	ldr	r2, [pc, #556]	; (800392c <uartMessageDebugPid+0x2b0>)
 80036fe:	54d1      	strb	r1, [r2, r3]
		   k=3;
 8003700:	2303      	movs	r3, #3
 8003702:	82fb      	strh	r3, [r7, #22]
		   m=0;
 8003704:	2300      	movs	r3, #0
 8003706:	82bb      	strh	r3, [r7, #20]
		   qtrPosition=atoi(qtrPosition_char);
 8003708:	4888      	ldr	r0, [pc, #544]	; (800392c <uartMessageDebugPid+0x2b0>)
 800370a:	f001 f870 	bl	80047ee <atoi>
 800370e:	4603      	mov	r3, r0
 8003710:	b29a      	uxth	r2, r3
 8003712:	4b87      	ldr	r3, [pc, #540]	; (8003930 <uartMessageDebugPid+0x2b4>)
 8003714:	801a      	strh	r2, [r3, #0]

		   qtrPidPwm(qtrPosition);
 8003716:	4b86      	ldr	r3, [pc, #536]	; (8003930 <uartMessageDebugPid+0x2b4>)
 8003718:	881b      	ldrh	r3, [r3, #0]
 800371a:	4618      	mov	r0, r3
 800371c:	f000 fa28 	bl	8003b70 <qtrPidPwm>

		   for(int a=0;a<10;a++){
 8003720:	2300      	movs	r3, #0
 8003722:	613b      	str	r3, [r7, #16]
 8003724:	e007      	b.n	8003736 <uartMessageDebugPid+0xba>
			   qtrPosition_char[a]='\0';
 8003726:	4a81      	ldr	r2, [pc, #516]	; (800392c <uartMessageDebugPid+0x2b0>)
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	4413      	add	r3, r2
 800372c:	2200      	movs	r2, #0
 800372e:	701a      	strb	r2, [r3, #0]
		   for(int a=0;a<10;a++){
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	3301      	adds	r3, #1
 8003734:	613b      	str	r3, [r7, #16]
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	2b09      	cmp	r3, #9
 800373a:	ddf4      	ble.n	8003726 <uartMessageDebugPid+0xaa>
		   break;
		  }

	 }

	 ledStabil();
 800373c:	f000 fc7a 	bl	8004034 <ledStabil>
   if( s[0]=='p' && s[1]=='s' && s[2]=='t' ){
 8003740:	e0f0      	b.n	8003924 <uartMessageDebugPid+0x2a8>

  }else if(s[0]=='d' && s[1]=='u' && s[2]=='r'){
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	b2db      	uxtb	r3, r3
 8003748:	2b64      	cmp	r3, #100	; 0x64
 800374a:	d110      	bne.n	800376e <uartMessageDebugPid+0xf2>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	3301      	adds	r3, #1
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	b2db      	uxtb	r3, r3
 8003754:	2b75      	cmp	r3, #117	; 0x75
 8003756:	d10a      	bne.n	800376e <uartMessageDebugPid+0xf2>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	3302      	adds	r3, #2
 800375c:	781b      	ldrb	r3, [r3, #0]
 800375e:	b2db      	uxtb	r3, r3
 8003760:	2b72      	cmp	r3, #114	; 0x72
 8003762:	d104      	bne.n	800376e <uartMessageDebugPid+0xf2>

	  stop();
 8003764:	f000 faca 	bl	8003cfc <stop>
	  durLedYak();
 8003768:	f000 fc22 	bl	8003fb0 <durLedYak>
  }else if(s[0]=='d' && s[1]=='u' && s[2]=='r'){
 800376c:	e0da      	b.n	8003924 <uartMessageDebugPid+0x2a8>


  }
  else if(s[0]=='s' && s[1]=='a' && s[2]=='g'){
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	b2db      	uxtb	r3, r3
 8003774:	2b73      	cmp	r3, #115	; 0x73
 8003776:	d110      	bne.n	800379a <uartMessageDebugPid+0x11e>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	3301      	adds	r3, #1
 800377c:	781b      	ldrb	r3, [r3, #0]
 800377e:	b2db      	uxtb	r3, r3
 8003780:	2b61      	cmp	r3, #97	; 0x61
 8003782:	d10a      	bne.n	800379a <uartMessageDebugPid+0x11e>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	3302      	adds	r3, #2
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2b67      	cmp	r3, #103	; 0x67
 800378e:	d104      	bne.n	800379a <uartMessageDebugPid+0x11e>

  	 right();
 8003790:	f000 fad0 	bl	8003d34 <right>
  	sagLedYak();
 8003794:	f000 fc38 	bl	8004008 <sagLedYak>
  else if(s[0]=='s' && s[1]=='a' && s[2]=='g'){
 8003798:	e0c4      	b.n	8003924 <uartMessageDebugPid+0x2a8>
    }
  else if(s[0]=='s' && s[1]=='o' && s[2]=='l'){
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	2b73      	cmp	r3, #115	; 0x73
 80037a2:	d110      	bne.n	80037c6 <uartMessageDebugPid+0x14a>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	3301      	adds	r3, #1
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	2b6f      	cmp	r3, #111	; 0x6f
 80037ae:	d10a      	bne.n	80037c6 <uartMessageDebugPid+0x14a>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	3302      	adds	r3, #2
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	2b6c      	cmp	r3, #108	; 0x6c
 80037ba:	d104      	bne.n	80037c6 <uartMessageDebugPid+0x14a>

	  left();
 80037bc:	f000 fae6 	bl	8003d8c <left>
	  solLedYak();
 80037c0:	f000 fc0c 	bl	8003fdc <solLedYak>
  else if(s[0]=='s' && s[1]=='o' && s[2]=='l'){
 80037c4:	e0ae      	b.n	8003924 <uartMessageDebugPid+0x2a8>

   }else if(s[0]=='y' && s[1]=='u' && s[2]=='k' && s[3]=='a' && s[4]=='l' ){
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	2b79      	cmp	r3, #121	; 0x79
 80037ce:	d11c      	bne.n	800380a <uartMessageDebugPid+0x18e>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	3301      	adds	r3, #1
 80037d4:	781b      	ldrb	r3, [r3, #0]
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	2b75      	cmp	r3, #117	; 0x75
 80037da:	d116      	bne.n	800380a <uartMessageDebugPid+0x18e>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	3302      	adds	r3, #2
 80037e0:	781b      	ldrb	r3, [r3, #0]
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	2b6b      	cmp	r3, #107	; 0x6b
 80037e6:	d110      	bne.n	800380a <uartMessageDebugPid+0x18e>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	3303      	adds	r3, #3
 80037ec:	781b      	ldrb	r3, [r3, #0]
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	2b61      	cmp	r3, #97	; 0x61
 80037f2:	d10a      	bne.n	800380a <uartMessageDebugPid+0x18e>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	3304      	adds	r3, #4
 80037f8:	781b      	ldrb	r3, [r3, #0]
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b6c      	cmp	r3, #108	; 0x6c
 80037fe:	d104      	bne.n	800380a <uartMessageDebugPid+0x18e>
	   yukAl();
 8003800:	f000 fba0 	bl	8003f44 <yukAl>
	   durLedYak();
 8003804:	f000 fbd4 	bl	8003fb0 <durLedYak>
   }else if(s[0]=='y' && s[1]=='u' && s[2]=='k' && s[3]=='a' && s[4]=='l' ){
 8003808:	e08c      	b.n	8003924 <uartMessageDebugPid+0x2a8>
    }
   else if(s[0]=='y' && s[1]=='u' && s[2]=='k' && s[3]=='b' && s[4]=='i'
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	b2db      	uxtb	r3, r3
 8003810:	2b79      	cmp	r3, #121	; 0x79
 8003812:	d12e      	bne.n	8003872 <uartMessageDebugPid+0x1f6>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	3301      	adds	r3, #1
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2b75      	cmp	r3, #117	; 0x75
 800381e:	d128      	bne.n	8003872 <uartMessageDebugPid+0x1f6>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	3302      	adds	r3, #2
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	b2db      	uxtb	r3, r3
 8003828:	2b6b      	cmp	r3, #107	; 0x6b
 800382a:	d122      	bne.n	8003872 <uartMessageDebugPid+0x1f6>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	3303      	adds	r3, #3
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	b2db      	uxtb	r3, r3
 8003834:	2b62      	cmp	r3, #98	; 0x62
 8003836:	d11c      	bne.n	8003872 <uartMessageDebugPid+0x1f6>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	3304      	adds	r3, #4
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	b2db      	uxtb	r3, r3
 8003840:	2b69      	cmp	r3, #105	; 0x69
 8003842:	d116      	bne.n	8003872 <uartMessageDebugPid+0x1f6>
		   && s[5]=='r' && s[6]=='a' && s[7]=='k'){
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	3305      	adds	r3, #5
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b72      	cmp	r3, #114	; 0x72
 800384e:	d110      	bne.n	8003872 <uartMessageDebugPid+0x1f6>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	3306      	adds	r3, #6
 8003854:	781b      	ldrb	r3, [r3, #0]
 8003856:	b2db      	uxtb	r3, r3
 8003858:	2b61      	cmp	r3, #97	; 0x61
 800385a:	d10a      	bne.n	8003872 <uartMessageDebugPid+0x1f6>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	3307      	adds	r3, #7
 8003860:	781b      	ldrb	r3, [r3, #0]
 8003862:	b2db      	uxtb	r3, r3
 8003864:	2b6b      	cmp	r3, #107	; 0x6b
 8003866:	d104      	bne.n	8003872 <uartMessageDebugPid+0x1f6>
	   yukBirak();
 8003868:	f000 fb7e 	bl	8003f68 <yukBirak>
	   durLedYak();
 800386c:	f000 fba0 	bl	8003fb0 <durLedYak>
		   && s[5]=='r' && s[6]=='a' && s[7]=='k'){
 8003870:	e058      	b.n	8003924 <uartMessageDebugPid+0x2a8>
       }
   else if(s[0]=='y' && s[1]=='u' && s[2]=='k' && s[3]=='o' && s[4]=='k'  && s[5]=='e' ){
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	b2db      	uxtb	r3, r3
 8003878:	2b79      	cmp	r3, #121	; 0x79
 800387a:	d120      	bne.n	80038be <uartMessageDebugPid+0x242>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	3301      	adds	r3, #1
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	b2db      	uxtb	r3, r3
 8003884:	2b75      	cmp	r3, #117	; 0x75
 8003886:	d11a      	bne.n	80038be <uartMessageDebugPid+0x242>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	3302      	adds	r3, #2
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2b6b      	cmp	r3, #107	; 0x6b
 8003892:	d114      	bne.n	80038be <uartMessageDebugPid+0x242>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	3303      	adds	r3, #3
 8003898:	781b      	ldrb	r3, [r3, #0]
 800389a:	b2db      	uxtb	r3, r3
 800389c:	2b6f      	cmp	r3, #111	; 0x6f
 800389e:	d10e      	bne.n	80038be <uartMessageDebugPid+0x242>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	3304      	adds	r3, #4
 80038a4:	781b      	ldrb	r3, [r3, #0]
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	2b6b      	cmp	r3, #107	; 0x6b
 80038aa:	d108      	bne.n	80038be <uartMessageDebugPid+0x242>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	3305      	adds	r3, #5
 80038b0:	781b      	ldrb	r3, [r3, #0]
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	2b65      	cmp	r3, #101	; 0x65
 80038b6:	d102      	bne.n	80038be <uartMessageDebugPid+0x242>
   	   yukStabil();
 80038b8:	f000 fb68 	bl	8003f8c <yukStabil>
   else if(s[0]=='y' && s[1]=='u' && s[2]=='k' && s[3]=='o' && s[4]=='k'  && s[5]=='e' ){
 80038bc:	e032      	b.n	8003924 <uartMessageDebugPid+0x2a8>
          }
   else if(s[0]=='i' && s[1]=='l' && s[2]=='e'&& s[3]=='r' && s[4]=='i'  ){
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	2b69      	cmp	r3, #105	; 0x69
 80038c6:	d11c      	bne.n	8003902 <uartMessageDebugPid+0x286>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	3301      	adds	r3, #1
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	2b6c      	cmp	r3, #108	; 0x6c
 80038d2:	d116      	bne.n	8003902 <uartMessageDebugPid+0x286>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	3302      	adds	r3, #2
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	2b65      	cmp	r3, #101	; 0x65
 80038de:	d110      	bne.n	8003902 <uartMessageDebugPid+0x286>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	3303      	adds	r3, #3
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	2b72      	cmp	r3, #114	; 0x72
 80038ea:	d10a      	bne.n	8003902 <uartMessageDebugPid+0x286>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	3304      	adds	r3, #4
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	2b69      	cmp	r3, #105	; 0x69
 80038f6:	d104      	bne.n	8003902 <uartMessageDebugPid+0x286>
		  ileriNrf();
 80038f8:	f000 fa74 	bl	8003de4 <ileriNrf>
		  ledStabil();
 80038fc:	f000 fb9a 	bl	8004034 <ledStabil>
   else if(s[0]=='i' && s[1]=='l' && s[2]=='e'&& s[3]=='r' && s[4]=='i'  ){
 8003900:	e010      	b.n	8003924 <uartMessageDebugPid+0x2a8>

	  }

     else{

    	 for(int a=0;a<50;a++){
 8003902:	2300      	movs	r3, #0
 8003904:	60fb      	str	r3, [r7, #12]
 8003906:	e007      	b.n	8003918 <uartMessageDebugPid+0x29c>
    			 rx_buffer[a]='\0';
 8003908:	4a0a      	ldr	r2, [pc, #40]	; (8003934 <uartMessageDebugPid+0x2b8>)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	4413      	add	r3, r2
 800390e:	2200      	movs	r2, #0
 8003910:	701a      	strb	r2, [r3, #0]
    	 for(int a=0;a<50;a++){
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	3301      	adds	r3, #1
 8003916:	60fb      	str	r3, [r7, #12]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2b31      	cmp	r3, #49	; 0x31
 800391c:	ddf4      	ble.n	8003908 <uartMessageDebugPid+0x28c>
          	}
         size=0;
 800391e:	4b06      	ldr	r3, [pc, #24]	; (8003938 <uartMessageDebugPid+0x2bc>)
 8003920:	2200      	movs	r2, #0
 8003922:	601a      	str	r2, [r3, #0]
     }

         }
 8003924:	bf00      	nop
 8003926:	3718      	adds	r7, #24
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}
 800392c:	20000224 	.word	0x20000224
 8003930:	20000218 	.word	0x20000218
 8003934:	200002bc 	.word	0x200002bc
 8003938:	2000021c 	.word	0x2000021c

0800393c <uartMessageDebugNrf>:

void uartMessageDebugNrf(volatile char *s){
 800393c:	b580      	push	{r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]

  if(s[0]=='i' && s[1]=='l' && s[2]=='e'&& s[3]=='r' && s[4]=='i' ){
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b69      	cmp	r3, #105	; 0x69
 800394c:	d11c      	bne.n	8003988 <uartMessageDebugNrf+0x4c>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	3301      	adds	r3, #1
 8003952:	781b      	ldrb	r3, [r3, #0]
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b6c      	cmp	r3, #108	; 0x6c
 8003958:	d116      	bne.n	8003988 <uartMessageDebugNrf+0x4c>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	3302      	adds	r3, #2
 800395e:	781b      	ldrb	r3, [r3, #0]
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b65      	cmp	r3, #101	; 0x65
 8003964:	d110      	bne.n	8003988 <uartMessageDebugNrf+0x4c>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	3303      	adds	r3, #3
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	b2db      	uxtb	r3, r3
 800396e:	2b72      	cmp	r3, #114	; 0x72
 8003970:	d10a      	bne.n	8003988 <uartMessageDebugNrf+0x4c>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	3304      	adds	r3, #4
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b69      	cmp	r3, #105	; 0x69
 800397c:	d104      	bne.n	8003988 <uartMessageDebugNrf+0x4c>
	  ileriNrf();
 800397e:	f000 fa31 	bl	8003de4 <ileriNrf>
	  ledStabil();
 8003982:	f000 fb57 	bl	8004034 <ledStabil>
  if(s[0]=='i' && s[1]=='l' && s[2]=='e'&& s[3]=='r' && s[4]=='i' ){
 8003986:	e0e8      	b.n	8003b5a <uartMessageDebugNrf+0x21e>

  }else if(s[0]=='d' && s[1]=='u' && s[2]=='r'){
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	781b      	ldrb	r3, [r3, #0]
 800398c:	b2db      	uxtb	r3, r3
 800398e:	2b64      	cmp	r3, #100	; 0x64
 8003990:	d110      	bne.n	80039b4 <uartMessageDebugNrf+0x78>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	3301      	adds	r3, #1
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	b2db      	uxtb	r3, r3
 800399a:	2b75      	cmp	r3, #117	; 0x75
 800399c:	d10a      	bne.n	80039b4 <uartMessageDebugNrf+0x78>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	3302      	adds	r3, #2
 80039a2:	781b      	ldrb	r3, [r3, #0]
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	2b72      	cmp	r3, #114	; 0x72
 80039a8:	d104      	bne.n	80039b4 <uartMessageDebugNrf+0x78>
	  stop();
 80039aa:	f000 f9a7 	bl	8003cfc <stop>
	  durLedYak();
 80039ae:	f000 faff 	bl	8003fb0 <durLedYak>
  }else if(s[0]=='d' && s[1]=='u' && s[2]=='r'){
 80039b2:	e0d2      	b.n	8003b5a <uartMessageDebugNrf+0x21e>

  }
  else if(s[0]=='s' && s[1]=='a' && s[2]=='g'){
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	2b73      	cmp	r3, #115	; 0x73
 80039bc:	d110      	bne.n	80039e0 <uartMessageDebugNrf+0xa4>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	3301      	adds	r3, #1
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	2b61      	cmp	r3, #97	; 0x61
 80039c8:	d10a      	bne.n	80039e0 <uartMessageDebugNrf+0xa4>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	3302      	adds	r3, #2
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	2b67      	cmp	r3, #103	; 0x67
 80039d4:	d104      	bne.n	80039e0 <uartMessageDebugNrf+0xa4>
  	  rightNrf();
 80039d6:	f000 fa31 	bl	8003e3c <rightNrf>
  	  sagLedYak();
 80039da:	f000 fb15 	bl	8004008 <sagLedYak>
  else if(s[0]=='s' && s[1]=='a' && s[2]=='g'){
 80039de:	e0bc      	b.n	8003b5a <uartMessageDebugNrf+0x21e>

    }
  else if(s[0]=='s' && s[1]=='o' && s[2]=='l'){
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	2b73      	cmp	r3, #115	; 0x73
 80039e8:	d110      	bne.n	8003a0c <uartMessageDebugNrf+0xd0>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	3301      	adds	r3, #1
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	2b6f      	cmp	r3, #111	; 0x6f
 80039f4:	d10a      	bne.n	8003a0c <uartMessageDebugNrf+0xd0>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	3302      	adds	r3, #2
 80039fa:	781b      	ldrb	r3, [r3, #0]
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	2b6c      	cmp	r3, #108	; 0x6c
 8003a00:	d104      	bne.n	8003a0c <uartMessageDebugNrf+0xd0>

	  leftNrf();
 8003a02:	f000 fa47 	bl	8003e94 <leftNrf>
	  solLedYak();
 8003a06:	f000 fae9 	bl	8003fdc <solLedYak>
  else if(s[0]=='s' && s[1]=='o' && s[2]=='l'){
 8003a0a:	e0a6      	b.n	8003b5a <uartMessageDebugNrf+0x21e>
   } else if(s[0]=='g' && s[1]=='e' && s[2]=='r' && s[3]=='i'){
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	781b      	ldrb	r3, [r3, #0]
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	2b67      	cmp	r3, #103	; 0x67
 8003a14:	d114      	bne.n	8003a40 <uartMessageDebugNrf+0x104>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	3301      	adds	r3, #1
 8003a1a:	781b      	ldrb	r3, [r3, #0]
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	2b65      	cmp	r3, #101	; 0x65
 8003a20:	d10e      	bne.n	8003a40 <uartMessageDebugNrf+0x104>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	3302      	adds	r3, #2
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	2b72      	cmp	r3, #114	; 0x72
 8003a2c:	d108      	bne.n	8003a40 <uartMessageDebugNrf+0x104>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	3303      	adds	r3, #3
 8003a32:	781b      	ldrb	r3, [r3, #0]
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	2b69      	cmp	r3, #105	; 0x69
 8003a38:	d102      	bne.n	8003a40 <uartMessageDebugNrf+0x104>
	   geriNrf();
 8003a3a:	f000 fa57 	bl	8003eec <geriNrf>
   } else if(s[0]=='g' && s[1]=='e' && s[2]=='r' && s[3]=='i'){
 8003a3e:	e08c      	b.n	8003b5a <uartMessageDebugNrf+0x21e>
	   }
   else if(s[0]=='y' && s[1]=='u' && s[2]=='k' && s[3]=='a' && s[4]=='l' ){
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b79      	cmp	r3, #121	; 0x79
 8003a48:	d11c      	bne.n	8003a84 <uartMessageDebugNrf+0x148>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	781b      	ldrb	r3, [r3, #0]
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b75      	cmp	r3, #117	; 0x75
 8003a54:	d116      	bne.n	8003a84 <uartMessageDebugNrf+0x148>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	3302      	adds	r3, #2
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b6b      	cmp	r3, #107	; 0x6b
 8003a60:	d110      	bne.n	8003a84 <uartMessageDebugNrf+0x148>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	3303      	adds	r3, #3
 8003a66:	781b      	ldrb	r3, [r3, #0]
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	2b61      	cmp	r3, #97	; 0x61
 8003a6c:	d10a      	bne.n	8003a84 <uartMessageDebugNrf+0x148>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	3304      	adds	r3, #4
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	2b6c      	cmp	r3, #108	; 0x6c
 8003a78:	d104      	bne.n	8003a84 <uartMessageDebugNrf+0x148>
   	   yukAl();
 8003a7a:	f000 fa63 	bl	8003f44 <yukAl>
   	durLedYak();
 8003a7e:	f000 fa97 	bl	8003fb0 <durLedYak>
   else if(s[0]=='y' && s[1]=='u' && s[2]=='k' && s[3]=='a' && s[4]=='l' ){
 8003a82:	e06a      	b.n	8003b5a <uartMessageDebugNrf+0x21e>
       }
      else if(s[0]=='y' && s[1]=='u' && s[2]=='k' && s[3]=='b' && s[4]=='i'
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	2b79      	cmp	r3, #121	; 0x79
 8003a8c:	d12e      	bne.n	8003aec <uartMessageDebugNrf+0x1b0>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	3301      	adds	r3, #1
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	2b75      	cmp	r3, #117	; 0x75
 8003a98:	d128      	bne.n	8003aec <uartMessageDebugNrf+0x1b0>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	3302      	adds	r3, #2
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	2b6b      	cmp	r3, #107	; 0x6b
 8003aa4:	d122      	bne.n	8003aec <uartMessageDebugNrf+0x1b0>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	3303      	adds	r3, #3
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2b62      	cmp	r3, #98	; 0x62
 8003ab0:	d11c      	bne.n	8003aec <uartMessageDebugNrf+0x1b0>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	3304      	adds	r3, #4
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	2b69      	cmp	r3, #105	; 0x69
 8003abc:	d116      	bne.n	8003aec <uartMessageDebugNrf+0x1b0>
   		   && s[5]=='r' && s[6]=='a' && s[7]=='k'){
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	3305      	adds	r3, #5
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	2b72      	cmp	r3, #114	; 0x72
 8003ac8:	d110      	bne.n	8003aec <uartMessageDebugNrf+0x1b0>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	3306      	adds	r3, #6
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b61      	cmp	r3, #97	; 0x61
 8003ad4:	d10a      	bne.n	8003aec <uartMessageDebugNrf+0x1b0>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	3307      	adds	r3, #7
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	2b6b      	cmp	r3, #107	; 0x6b
 8003ae0:	d104      	bne.n	8003aec <uartMessageDebugNrf+0x1b0>
   	   yukBirak();
 8003ae2:	f000 fa41 	bl	8003f68 <yukBirak>
   	durLedYak();
 8003ae6:	f000 fa63 	bl	8003fb0 <durLedYak>
   		   && s[5]=='r' && s[6]=='a' && s[7]=='k'){
 8003aea:	e036      	b.n	8003b5a <uartMessageDebugNrf+0x21e>
          }
      else if(s[0]=='y' && s[1]=='u' && s[2]=='k' && s[3]=='o' && s[4]=='k'  && s[5]=='e' ){
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	781b      	ldrb	r3, [r3, #0]
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2b79      	cmp	r3, #121	; 0x79
 8003af4:	d120      	bne.n	8003b38 <uartMessageDebugNrf+0x1fc>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	3301      	adds	r3, #1
 8003afa:	781b      	ldrb	r3, [r3, #0]
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	2b75      	cmp	r3, #117	; 0x75
 8003b00:	d11a      	bne.n	8003b38 <uartMessageDebugNrf+0x1fc>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	3302      	adds	r3, #2
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b6b      	cmp	r3, #107	; 0x6b
 8003b0c:	d114      	bne.n	8003b38 <uartMessageDebugNrf+0x1fc>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	3303      	adds	r3, #3
 8003b12:	781b      	ldrb	r3, [r3, #0]
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	2b6f      	cmp	r3, #111	; 0x6f
 8003b18:	d10e      	bne.n	8003b38 <uartMessageDebugNrf+0x1fc>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	3304      	adds	r3, #4
 8003b1e:	781b      	ldrb	r3, [r3, #0]
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	2b6b      	cmp	r3, #107	; 0x6b
 8003b24:	d108      	bne.n	8003b38 <uartMessageDebugNrf+0x1fc>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	3305      	adds	r3, #5
 8003b2a:	781b      	ldrb	r3, [r3, #0]
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b65      	cmp	r3, #101	; 0x65
 8003b30:	d102      	bne.n	8003b38 <uartMessageDebugNrf+0x1fc>
      	   yukStabil();
 8003b32:	f000 fa2b 	bl	8003f8c <yukStabil>
      else if(s[0]=='y' && s[1]=='u' && s[2]=='k' && s[3]=='o' && s[4]=='k'  && s[5]=='e' ){
 8003b36:	e010      	b.n	8003b5a <uartMessageDebugNrf+0x21e>
             }
  else{
	  for(int a=0;a<50;a++){
 8003b38:	2300      	movs	r3, #0
 8003b3a:	60fb      	str	r3, [r7, #12]
 8003b3c:	e007      	b.n	8003b4e <uartMessageDebugNrf+0x212>
	     rx_buffer[a]='\0';
 8003b3e:	4a09      	ldr	r2, [pc, #36]	; (8003b64 <uartMessageDebugNrf+0x228>)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	4413      	add	r3, r2
 8003b44:	2200      	movs	r2, #0
 8003b46:	701a      	strb	r2, [r3, #0]
	  for(int a=0;a<50;a++){
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	60fb      	str	r3, [r7, #12]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2b31      	cmp	r3, #49	; 0x31
 8003b52:	ddf4      	ble.n	8003b3e <uartMessageDebugNrf+0x202>
	           	}
	          size=0;
 8003b54:	4b04      	ldr	r3, [pc, #16]	; (8003b68 <uartMessageDebugNrf+0x22c>)
 8003b56:	2200      	movs	r2, #0
 8003b58:	601a      	str	r2, [r3, #0]
     }


}
 8003b5a:	bf00      	nop
 8003b5c:	3710      	adds	r7, #16
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	200002bc 	.word	0x200002bc
 8003b68:	2000021c 	.word	0x2000021c
 8003b6c:	00000000 	.word	0x00000000

08003b70 <qtrPidPwm>:

void qtrPidPwm(uint16_t position){
 8003b70:	b5b0      	push	{r4, r5, r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	4603      	mov	r3, r0
 8003b78:	80fb      	strh	r3, [r7, #6]

	  int error = position - 3500;
 8003b7a:	88fb      	ldrh	r3, [r7, #6]
 8003b7c:	f6a3 53ac 	subw	r3, r3, #3500	; 0xdac
 8003b80:	60fb      	str	r3, [r7, #12]
	  int motorSpeed = Kp * error + Kd * (error - lastError);
 8003b82:	68f8      	ldr	r0, [r7, #12]
 8003b84:	f7fc fc72 	bl	800046c <__aeabi_i2d>
 8003b88:	a338      	add	r3, pc, #224	; (adr r3, 8003c6c <qtrPidPwm+0xfc>)
 8003b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b8e:	f7fc fcd3 	bl	8000538 <__aeabi_dmul>
 8003b92:	4603      	mov	r3, r0
 8003b94:	460c      	mov	r4, r1
 8003b96:	4625      	mov	r5, r4
 8003b98:	461c      	mov	r4, r3
 8003b9a:	4b31      	ldr	r3, [pc, #196]	; (8003c60 <qtrPidPwm+0xf0>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	68fa      	ldr	r2, [r7, #12]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f7fc fc62 	bl	800046c <__aeabi_i2d>
 8003ba8:	a32b      	add	r3, pc, #172	; (adr r3, 8003c58 <qtrPidPwm+0xe8>)
 8003baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bae:	f7fc fcc3 	bl	8000538 <__aeabi_dmul>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	460b      	mov	r3, r1
 8003bb6:	4620      	mov	r0, r4
 8003bb8:	4629      	mov	r1, r5
 8003bba:	f7fc fb0b 	bl	80001d4 <__adddf3>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	460c      	mov	r4, r1
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	4621      	mov	r1, r4
 8003bc6:	f7fc fec9 	bl	800095c <__aeabi_d2iz>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	60bb      	str	r3, [r7, #8]
	  lastError = error;
 8003bce:	4a24      	ldr	r2, [pc, #144]	; (8003c60 <qtrPidPwm+0xf0>)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6013      	str	r3, [r2, #0]

	   rightMotorSpeed = rightBaseSpeed + motorSpeed;
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	33c8      	adds	r3, #200	; 0xc8
 8003bd8:	4a22      	ldr	r2, [pc, #136]	; (8003c64 <qtrPidPwm+0xf4>)
 8003bda:	6013      	str	r3, [r2, #0]
	   leftMotorSpeed = leftBaseSpeed - motorSpeed;
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
 8003be2:	4a21      	ldr	r2, [pc, #132]	; (8003c68 <qtrPidPwm+0xf8>)
 8003be4:	6013      	str	r3, [r2, #0]

	  if (rightMotorSpeed > rightMaxSpeed ) rightMotorSpeed = rightMaxSpeed;
 8003be6:	4b1f      	ldr	r3, [pc, #124]	; (8003c64 <qtrPidPwm+0xf4>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2bff      	cmp	r3, #255	; 0xff
 8003bec:	dd02      	ble.n	8003bf4 <qtrPidPwm+0x84>
 8003bee:	4b1d      	ldr	r3, [pc, #116]	; (8003c64 <qtrPidPwm+0xf4>)
 8003bf0:	22ff      	movs	r2, #255	; 0xff
 8003bf2:	601a      	str	r2, [r3, #0]
	  if (leftMotorSpeed > leftMaxSpeed ) leftMotorSpeed = leftMaxSpeed;
 8003bf4:	4b1c      	ldr	r3, [pc, #112]	; (8003c68 <qtrPidPwm+0xf8>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2bff      	cmp	r3, #255	; 0xff
 8003bfa:	dd02      	ble.n	8003c02 <qtrPidPwm+0x92>
 8003bfc:	4b1a      	ldr	r3, [pc, #104]	; (8003c68 <qtrPidPwm+0xf8>)
 8003bfe:	22ff      	movs	r2, #255	; 0xff
 8003c00:	601a      	str	r2, [r3, #0]
	  if (rightMotorSpeed < 0) rightMotorSpeed = 0;
 8003c02:	4b18      	ldr	r3, [pc, #96]	; (8003c64 <qtrPidPwm+0xf4>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	da02      	bge.n	8003c10 <qtrPidPwm+0xa0>
 8003c0a:	4b16      	ldr	r3, [pc, #88]	; (8003c64 <qtrPidPwm+0xf4>)
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	601a      	str	r2, [r3, #0]
	  if (leftMotorSpeed < 0) leftMotorSpeed = 0;
 8003c10:	4b15      	ldr	r3, [pc, #84]	; (8003c68 <qtrPidPwm+0xf8>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	da02      	bge.n	8003c1e <qtrPidPwm+0xae>
 8003c18:	4b13      	ldr	r3, [pc, #76]	; (8003c68 <qtrPidPwm+0xf8>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	601a      	str	r2, [r3, #0]

	  if (rightMotorSpeed == 0) rightMotorSpeed = 100;
 8003c1e:	4b11      	ldr	r3, [pc, #68]	; (8003c64 <qtrPidPwm+0xf4>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d102      	bne.n	8003c2c <qtrPidPwm+0xbc>
 8003c26:	4b0f      	ldr	r3, [pc, #60]	; (8003c64 <qtrPidPwm+0xf4>)
 8003c28:	2264      	movs	r2, #100	; 0x64
 8003c2a:	601a      	str	r2, [r3, #0]
	  if (leftMotorSpeed == 0) leftMotorSpeed = 100;
 8003c2c:	4b0e      	ldr	r3, [pc, #56]	; (8003c68 <qtrPidPwm+0xf8>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d102      	bne.n	8003c3a <qtrPidPwm+0xca>
 8003c34:	4b0c      	ldr	r3, [pc, #48]	; (8003c68 <qtrPidPwm+0xf8>)
 8003c36:	2264      	movs	r2, #100	; 0x64
 8003c38:	601a      	str	r2, [r3, #0]

	  mapPulse(rightMotorSpeed,leftMotorSpeed);
 8003c3a:	4b0a      	ldr	r3, [pc, #40]	; (8003c64 <qtrPidPwm+0xf4>)
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	4b0a      	ldr	r3, [pc, #40]	; (8003c68 <qtrPidPwm+0xf8>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4619      	mov	r1, r3
 8003c44:	4610      	mov	r0, r2
 8003c46:	f000 f815 	bl	8003c74 <mapPulse>

}
 8003c4a:	bf00      	nop
 8003c4c:	3710      	adds	r7, #16
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bdb0      	pop	{r4, r5, r7, pc}
 8003c52:	bf00      	nop
 8003c54:	f3af 8000 	nop.w
 8003c58:	147ae148 	.word	0x147ae148
 8003c5c:	3ff147ae 	.word	0x3ff147ae
 8003c60:	20000214 	.word	0x20000214
 8003c64:	20000200 	.word	0x20000200
 8003c68:	200001fc 	.word	0x200001fc
 8003c6c:	70a3d70a 	.word	0x70a3d70a
 8003c70:	3fb70a3d 	.word	0x3fb70a3d

08003c74 <mapPulse>:
void mapPulse(rightMotorSpeed,leftMotorSpeed){
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af02      	add	r7, sp, #8
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]

	 pwmPulseRight2=0; //tim4 channel3
 8003c7e:	4b11      	ldr	r3, [pc, #68]	; (8003cc4 <mapPulse+0x50>)
 8003c80:	2200      	movs	r2, #0
 8003c82:	601a      	str	r2, [r3, #0]
	 pwmPulseLeft2=0; // tim4 channel4
 8003c84:	4b10      	ldr	r3, [pc, #64]	; (8003cc8 <mapPulse+0x54>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	601a      	str	r2, [r3, #0]

	pwmPulseRight1=mapCalculation(rightMotorSpeed,0,rightMaxSpeed,0,maxPwmPulse);
 8003c8a:	f644 0344 	movw	r3, #18500	; 0x4844
 8003c8e:	9300      	str	r3, [sp, #0]
 8003c90:	2300      	movs	r3, #0
 8003c92:	22ff      	movs	r2, #255	; 0xff
 8003c94:	2100      	movs	r1, #0
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 f81c 	bl	8003cd4 <mapCalculation>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	4b0b      	ldr	r3, [pc, #44]	; (8003ccc <mapPulse+0x58>)
 8003ca0:	601a      	str	r2, [r3, #0]
	pwmPulseLeft1=mapCalculation(leftMotorSpeed,0,leftMaxSpeed,0,maxPwmPulse);
 8003ca2:	f644 0344 	movw	r3, #18500	; 0x4844
 8003ca6:	9300      	str	r3, [sp, #0]
 8003ca8:	2300      	movs	r3, #0
 8003caa:	22ff      	movs	r2, #255	; 0xff
 8003cac:	2100      	movs	r1, #0
 8003cae:	6838      	ldr	r0, [r7, #0]
 8003cb0:	f000 f810 	bl	8003cd4 <mapCalculation>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	4b06      	ldr	r3, [pc, #24]	; (8003cd0 <mapPulse+0x5c>)
 8003cb8:	601a      	str	r2, [r3, #0]



}
 8003cba:	bf00      	nop
 8003cbc:	3708      	adds	r7, #8
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	2000020c 	.word	0x2000020c
 8003cc8:	20000210 	.word	0x20000210
 8003ccc:	20000204 	.word	0x20000204
 8003cd0:	20000208 	.word	0x20000208

08003cd4 <mapCalculation>:
uint32_t mapCalculation(long A,long B,long C,long D,long E){
 8003cd4:	b480      	push	{r7}
 8003cd6:	b085      	sub	sp, #20
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
 8003ce0:	603b      	str	r3, [r7, #0]

	return ((A*E)/C);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	fb02 f203 	mul.w	r2, r2, r3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	fb92 f3f3 	sdiv	r3, r2, r3

}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3714      	adds	r7, #20
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <stop>:

void stop(){
 8003cfc:	b480      	push	{r7}
 8003cfe:	af00      	add	r7, sp, #0

	 pwmPulseRight1=0; //tim4 channel1
 8003d00:	4b08      	ldr	r3, [pc, #32]	; (8003d24 <stop+0x28>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	601a      	str	r2, [r3, #0]
	 pwmPulseLeft1=0; //tim4 channel2
 8003d06:	4b08      	ldr	r3, [pc, #32]	; (8003d28 <stop+0x2c>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	601a      	str	r2, [r3, #0]
	 pwmPulseRight2=0; //tim4 channel3
 8003d0c:	4b07      	ldr	r3, [pc, #28]	; (8003d2c <stop+0x30>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	601a      	str	r2, [r3, #0]
	 pwmPulseLeft2=0; // tim4 channel4
 8003d12:	4b07      	ldr	r3, [pc, #28]	; (8003d30 <stop+0x34>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	601a      	str	r2, [r3, #0]

}
 8003d18:	bf00      	nop
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop
 8003d24:	20000204 	.word	0x20000204
 8003d28:	20000208 	.word	0x20000208
 8003d2c:	2000020c 	.word	0x2000020c
 8003d30:	20000210 	.word	0x20000210

08003d34 <right>:
void right(){
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b082      	sub	sp, #8
 8003d38:	af02      	add	r7, sp, #8

	pwmPulseRight1=0; //tim4 channel1
 8003d3a:	4b10      	ldr	r3, [pc, #64]	; (8003d7c <right+0x48>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	601a      	str	r2, [r3, #0]
    pwmPulseLeft1=mapCalculation(200,0,255,0,maxPwmPulse); //tim4 channel2
 8003d40:	f644 0344 	movw	r3, #18500	; 0x4844
 8003d44:	9300      	str	r3, [sp, #0]
 8003d46:	2300      	movs	r3, #0
 8003d48:	22ff      	movs	r2, #255	; 0xff
 8003d4a:	2100      	movs	r1, #0
 8003d4c:	20c8      	movs	r0, #200	; 0xc8
 8003d4e:	f7ff ffc1 	bl	8003cd4 <mapCalculation>
 8003d52:	4602      	mov	r2, r0
 8003d54:	4b0a      	ldr	r3, [pc, #40]	; (8003d80 <right+0x4c>)
 8003d56:	601a      	str	r2, [r3, #0]
	pwmPulseRight2=mapCalculation(60,0,255,0,maxPwmPulse); //tim4 channel3
 8003d58:	f644 0344 	movw	r3, #18500	; 0x4844
 8003d5c:	9300      	str	r3, [sp, #0]
 8003d5e:	2300      	movs	r3, #0
 8003d60:	22ff      	movs	r2, #255	; 0xff
 8003d62:	2100      	movs	r1, #0
 8003d64:	203c      	movs	r0, #60	; 0x3c
 8003d66:	f7ff ffb5 	bl	8003cd4 <mapCalculation>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	4b05      	ldr	r3, [pc, #20]	; (8003d84 <right+0x50>)
 8003d6e:	601a      	str	r2, [r3, #0]
	pwmPulseLeft2=0; // tim4 channel4
 8003d70:	4b05      	ldr	r3, [pc, #20]	; (8003d88 <right+0x54>)
 8003d72:	2200      	movs	r2, #0
 8003d74:	601a      	str	r2, [r3, #0]

}
 8003d76:	bf00      	nop
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	20000204 	.word	0x20000204
 8003d80:	20000208 	.word	0x20000208
 8003d84:	2000020c 	.word	0x2000020c
 8003d88:	20000210 	.word	0x20000210

08003d8c <left>:
void left(){
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af02      	add	r7, sp, #8

	pwmPulseRight1=mapCalculation(200,0,255,0,maxPwmPulse); //tim4 channel1
 8003d92:	f644 0344 	movw	r3, #18500	; 0x4844
 8003d96:	9300      	str	r3, [sp, #0]
 8003d98:	2300      	movs	r3, #0
 8003d9a:	22ff      	movs	r2, #255	; 0xff
 8003d9c:	2100      	movs	r1, #0
 8003d9e:	20c8      	movs	r0, #200	; 0xc8
 8003da0:	f7ff ff98 	bl	8003cd4 <mapCalculation>
 8003da4:	4602      	mov	r2, r0
 8003da6:	4b0b      	ldr	r3, [pc, #44]	; (8003dd4 <left+0x48>)
 8003da8:	601a      	str	r2, [r3, #0]
    pwmPulseLeft1=0; //tim4 channel2
 8003daa:	4b0b      	ldr	r3, [pc, #44]	; (8003dd8 <left+0x4c>)
 8003dac:	2200      	movs	r2, #0
 8003dae:	601a      	str	r2, [r3, #0]
    pwmPulseRight2=0; //tim4 channel3
 8003db0:	4b0a      	ldr	r3, [pc, #40]	; (8003ddc <left+0x50>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	601a      	str	r2, [r3, #0]
    pwmPulseLeft2=mapCalculation(60,0,255,0,maxPwmPulse);; // tim4 channel4
 8003db6:	f644 0344 	movw	r3, #18500	; 0x4844
 8003dba:	9300      	str	r3, [sp, #0]
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	22ff      	movs	r2, #255	; 0xff
 8003dc0:	2100      	movs	r1, #0
 8003dc2:	203c      	movs	r0, #60	; 0x3c
 8003dc4:	f7ff ff86 	bl	8003cd4 <mapCalculation>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	4b05      	ldr	r3, [pc, #20]	; (8003de0 <left+0x54>)
 8003dcc:	601a      	str	r2, [r3, #0]

}
 8003dce:	bf00      	nop
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	20000204 	.word	0x20000204
 8003dd8:	20000208 	.word	0x20000208
 8003ddc:	2000020c 	.word	0x2000020c
 8003de0:	20000210 	.word	0x20000210

08003de4 <ileriNrf>:

/********NRF*******/

void  ileriNrf(){
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b082      	sub	sp, #8
 8003de8:	af02      	add	r7, sp, #8

	 pwmPulseRight1=mapCalculation(200,0,255,0,18500); //tim4 channel1
 8003dea:	f644 0344 	movw	r3, #18500	; 0x4844
 8003dee:	9300      	str	r3, [sp, #0]
 8003df0:	2300      	movs	r3, #0
 8003df2:	22ff      	movs	r2, #255	; 0xff
 8003df4:	2100      	movs	r1, #0
 8003df6:	20c8      	movs	r0, #200	; 0xc8
 8003df8:	f7ff ff6c 	bl	8003cd4 <mapCalculation>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	4b0b      	ldr	r3, [pc, #44]	; (8003e2c <ileriNrf+0x48>)
 8003e00:	601a      	str	r2, [r3, #0]
     pwmPulseLeft1=mapCalculation(200,0,255,0,18500); //tim4 channel2
 8003e02:	f644 0344 	movw	r3, #18500	; 0x4844
 8003e06:	9300      	str	r3, [sp, #0]
 8003e08:	2300      	movs	r3, #0
 8003e0a:	22ff      	movs	r2, #255	; 0xff
 8003e0c:	2100      	movs	r1, #0
 8003e0e:	20c8      	movs	r0, #200	; 0xc8
 8003e10:	f7ff ff60 	bl	8003cd4 <mapCalculation>
 8003e14:	4602      	mov	r2, r0
 8003e16:	4b06      	ldr	r3, [pc, #24]	; (8003e30 <ileriNrf+0x4c>)
 8003e18:	601a      	str	r2, [r3, #0]
     pwmPulseRight2=0; //tim4 channel3
 8003e1a:	4b06      	ldr	r3, [pc, #24]	; (8003e34 <ileriNrf+0x50>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	601a      	str	r2, [r3, #0]
     pwmPulseLeft2=0; // tim4 channel4
 8003e20:	4b05      	ldr	r3, [pc, #20]	; (8003e38 <ileriNrf+0x54>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	601a      	str	r2, [r3, #0]

}
 8003e26:	bf00      	nop
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	20000204 	.word	0x20000204
 8003e30:	20000208 	.word	0x20000208
 8003e34:	2000020c 	.word	0x2000020c
 8003e38:	20000210 	.word	0x20000210

08003e3c <rightNrf>:
void rightNrf(){
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b082      	sub	sp, #8
 8003e40:	af02      	add	r7, sp, #8

	pwmPulseRight1=0; //tim4 channel1
 8003e42:	4b10      	ldr	r3, [pc, #64]	; (8003e84 <rightNrf+0x48>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	601a      	str	r2, [r3, #0]
    pwmPulseLeft1=mapCalculation(200,0,255,0,maxPwmPulse); //tim4 channel2
 8003e48:	f644 0344 	movw	r3, #18500	; 0x4844
 8003e4c:	9300      	str	r3, [sp, #0]
 8003e4e:	2300      	movs	r3, #0
 8003e50:	22ff      	movs	r2, #255	; 0xff
 8003e52:	2100      	movs	r1, #0
 8003e54:	20c8      	movs	r0, #200	; 0xc8
 8003e56:	f7ff ff3d 	bl	8003cd4 <mapCalculation>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	4b0a      	ldr	r3, [pc, #40]	; (8003e88 <rightNrf+0x4c>)
 8003e5e:	601a      	str	r2, [r3, #0]
	pwmPulseRight2=mapCalculation(60,0,255,0,maxPwmPulse);; //tim4 channel3
 8003e60:	f644 0344 	movw	r3, #18500	; 0x4844
 8003e64:	9300      	str	r3, [sp, #0]
 8003e66:	2300      	movs	r3, #0
 8003e68:	22ff      	movs	r2, #255	; 0xff
 8003e6a:	2100      	movs	r1, #0
 8003e6c:	203c      	movs	r0, #60	; 0x3c
 8003e6e:	f7ff ff31 	bl	8003cd4 <mapCalculation>
 8003e72:	4602      	mov	r2, r0
 8003e74:	4b05      	ldr	r3, [pc, #20]	; (8003e8c <rightNrf+0x50>)
 8003e76:	601a      	str	r2, [r3, #0]
	pwmPulseLeft2=0; // tim4 channel4
 8003e78:	4b05      	ldr	r3, [pc, #20]	; (8003e90 <rightNrf+0x54>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	601a      	str	r2, [r3, #0]

}
 8003e7e:	bf00      	nop
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	20000204 	.word	0x20000204
 8003e88:	20000208 	.word	0x20000208
 8003e8c:	2000020c 	.word	0x2000020c
 8003e90:	20000210 	.word	0x20000210

08003e94 <leftNrf>:
void leftNrf(){
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af02      	add	r7, sp, #8

	pwmPulseRight1=mapCalculation(200,0,255,0,maxPwmPulse); //tim4 channel1
 8003e9a:	f644 0344 	movw	r3, #18500	; 0x4844
 8003e9e:	9300      	str	r3, [sp, #0]
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	22ff      	movs	r2, #255	; 0xff
 8003ea4:	2100      	movs	r1, #0
 8003ea6:	20c8      	movs	r0, #200	; 0xc8
 8003ea8:	f7ff ff14 	bl	8003cd4 <mapCalculation>
 8003eac:	4602      	mov	r2, r0
 8003eae:	4b0b      	ldr	r3, [pc, #44]	; (8003edc <leftNrf+0x48>)
 8003eb0:	601a      	str	r2, [r3, #0]
    pwmPulseLeft1=0; //tim4 channel2
 8003eb2:	4b0b      	ldr	r3, [pc, #44]	; (8003ee0 <leftNrf+0x4c>)
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	601a      	str	r2, [r3, #0]
    pwmPulseRight2=0; //tim4 channel3
 8003eb8:	4b0a      	ldr	r3, [pc, #40]	; (8003ee4 <leftNrf+0x50>)
 8003eba:	2200      	movs	r2, #0
 8003ebc:	601a      	str	r2, [r3, #0]
    pwmPulseLeft2=mapCalculation(60,0,255,0,maxPwmPulse);; // tim4 channel4
 8003ebe:	f644 0344 	movw	r3, #18500	; 0x4844
 8003ec2:	9300      	str	r3, [sp, #0]
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	22ff      	movs	r2, #255	; 0xff
 8003ec8:	2100      	movs	r1, #0
 8003eca:	203c      	movs	r0, #60	; 0x3c
 8003ecc:	f7ff ff02 	bl	8003cd4 <mapCalculation>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	4b05      	ldr	r3, [pc, #20]	; (8003ee8 <leftNrf+0x54>)
 8003ed4:	601a      	str	r2, [r3, #0]

}
 8003ed6:	bf00      	nop
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	20000204 	.word	0x20000204
 8003ee0:	20000208 	.word	0x20000208
 8003ee4:	2000020c 	.word	0x2000020c
 8003ee8:	20000210 	.word	0x20000210

08003eec <geriNrf>:
void geriNrf(){
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af02      	add	r7, sp, #8
	 pwmPulseRight1=0; //tim4 channel1
 8003ef2:	4b10      	ldr	r3, [pc, #64]	; (8003f34 <geriNrf+0x48>)
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	601a      	str	r2, [r3, #0]
	 pwmPulseLeft1=0; //tim4 channel2
 8003ef8:	4b0f      	ldr	r3, [pc, #60]	; (8003f38 <geriNrf+0x4c>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	601a      	str	r2, [r3, #0]
	 pwmPulseRight2=mapCalculation(180,0,255,0,19999);   //tim4 channel3
 8003efe:	f644 631f 	movw	r3, #19999	; 0x4e1f
 8003f02:	9300      	str	r3, [sp, #0]
 8003f04:	2300      	movs	r3, #0
 8003f06:	22ff      	movs	r2, #255	; 0xff
 8003f08:	2100      	movs	r1, #0
 8003f0a:	20b4      	movs	r0, #180	; 0xb4
 8003f0c:	f7ff fee2 	bl	8003cd4 <mapCalculation>
 8003f10:	4602      	mov	r2, r0
 8003f12:	4b0a      	ldr	r3, [pc, #40]	; (8003f3c <geriNrf+0x50>)
 8003f14:	601a      	str	r2, [r3, #0]
	 pwmPulseLeft2=mapCalculation(180,0,255,0,19999);  //tim4 channel4
 8003f16:	f644 631f 	movw	r3, #19999	; 0x4e1f
 8003f1a:	9300      	str	r3, [sp, #0]
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	22ff      	movs	r2, #255	; 0xff
 8003f20:	2100      	movs	r1, #0
 8003f22:	20b4      	movs	r0, #180	; 0xb4
 8003f24:	f7ff fed6 	bl	8003cd4 <mapCalculation>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	4b05      	ldr	r3, [pc, #20]	; (8003f40 <geriNrf+0x54>)
 8003f2c:	601a      	str	r2, [r3, #0]

}
 8003f2e:	bf00      	nop
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	20000204 	.word	0x20000204
 8003f38:	20000208 	.word	0x20000208
 8003f3c:	2000020c 	.word	0x2000020c
 8003f40:	20000210 	.word	0x20000210

08003f44 <yukAl>:

void yukAl(){
 8003f44:	b480      	push	{r7}
 8003f46:	af00      	add	r7, sp, #0

	 yukAlmaPiniDurumu=RESET;
 8003f48:	4b05      	ldr	r3, [pc, #20]	; (8003f60 <yukAl+0x1c>)
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	701a      	strb	r2, [r3, #0]
	 yukBirakmaPiniDurumu=SET;
 8003f4e:	4b05      	ldr	r3, [pc, #20]	; (8003f64 <yukAl+0x20>)
 8003f50:	2201      	movs	r2, #1
 8003f52:	701a      	strb	r2, [r3, #0]

}
 8003f54:	bf00      	nop
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	20000005 	.word	0x20000005
 8003f64:	20000006 	.word	0x20000006

08003f68 <yukBirak>:
void yukBirak(){
 8003f68:	b480      	push	{r7}
 8003f6a:	af00      	add	r7, sp, #0
   yukAlmaPiniDurumu=SET;
 8003f6c:	4b05      	ldr	r3, [pc, #20]	; (8003f84 <yukBirak+0x1c>)
 8003f6e:	2201      	movs	r2, #1
 8003f70:	701a      	strb	r2, [r3, #0]
   yukBirakmaPiniDurumu=RESET;
 8003f72:	4b05      	ldr	r3, [pc, #20]	; (8003f88 <yukBirak+0x20>)
 8003f74:	2200      	movs	r2, #0
 8003f76:	701a      	strb	r2, [r3, #0]

}
 8003f78:	bf00      	nop
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop
 8003f84:	20000005 	.word	0x20000005
 8003f88:	20000006 	.word	0x20000006

08003f8c <yukStabil>:

void yukStabil(){
 8003f8c:	b480      	push	{r7}
 8003f8e:	af00      	add	r7, sp, #0
	yukAlmaPiniDurumu=SET;
 8003f90:	4b05      	ldr	r3, [pc, #20]	; (8003fa8 <yukStabil+0x1c>)
 8003f92:	2201      	movs	r2, #1
 8003f94:	701a      	strb	r2, [r3, #0]
    yukBirakmaPiniDurumu=SET;
 8003f96:	4b05      	ldr	r3, [pc, #20]	; (8003fac <yukStabil+0x20>)
 8003f98:	2201      	movs	r2, #1
 8003f9a:	701a      	strb	r2, [r3, #0]
}
 8003f9c:	bf00      	nop
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop
 8003fa8:	20000005 	.word	0x20000005
 8003fac:	20000006 	.word	0x20000006

08003fb0 <durLedYak>:

void durLedYak(){
 8003fb0:	b480      	push	{r7}
 8003fb2:	af00      	add	r7, sp, #0
     durmaLediDurumu=RESET;
 8003fb4:	4b06      	ldr	r3, [pc, #24]	; (8003fd0 <durLedYak+0x20>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	701a      	strb	r2, [r3, #0]
	 sagLediDurumu=SET;
 8003fba:	4b06      	ldr	r3, [pc, #24]	; (8003fd4 <durLedYak+0x24>)
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	701a      	strb	r2, [r3, #0]
	 solLediDurumu=SET;
 8003fc0:	4b05      	ldr	r3, [pc, #20]	; (8003fd8 <durLedYak+0x28>)
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	701a      	strb	r2, [r3, #0]
}
 8003fc6:	bf00      	nop
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr
 8003fd0:	20000007 	.word	0x20000007
 8003fd4:	200001f8 	.word	0x200001f8
 8003fd8:	200001f9 	.word	0x200001f9

08003fdc <solLedYak>:
void solLedYak(){
 8003fdc:	b480      	push	{r7}
 8003fde:	af00      	add	r7, sp, #0
	 durmaLediDurumu=SET;
 8003fe0:	4b06      	ldr	r3, [pc, #24]	; (8003ffc <solLedYak+0x20>)
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	701a      	strb	r2, [r3, #0]
     sagLediDurumu=SET;
 8003fe6:	4b06      	ldr	r3, [pc, #24]	; (8004000 <solLedYak+0x24>)
 8003fe8:	2201      	movs	r2, #1
 8003fea:	701a      	strb	r2, [r3, #0]
     solLediDurumu=RESET;
 8003fec:	4b05      	ldr	r3, [pc, #20]	; (8004004 <solLedYak+0x28>)
 8003fee:	2200      	movs	r2, #0
 8003ff0:	701a      	strb	r2, [r3, #0]
}
 8003ff2:	bf00      	nop
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr
 8003ffc:	20000007 	.word	0x20000007
 8004000:	200001f8 	.word	0x200001f8
 8004004:	200001f9 	.word	0x200001f9

08004008 <sagLedYak>:
void sagLedYak(){
 8004008:	b480      	push	{r7}
 800400a:	af00      	add	r7, sp, #0
	durmaLediDurumu=SET;
 800400c:	4b06      	ldr	r3, [pc, #24]	; (8004028 <sagLedYak+0x20>)
 800400e:	2201      	movs	r2, #1
 8004010:	701a      	strb	r2, [r3, #0]
    sagLediDurumu=RESET;
 8004012:	4b06      	ldr	r3, [pc, #24]	; (800402c <sagLedYak+0x24>)
 8004014:	2200      	movs	r2, #0
 8004016:	701a      	strb	r2, [r3, #0]
    solLediDurumu=SET;
 8004018:	4b05      	ldr	r3, [pc, #20]	; (8004030 <sagLedYak+0x28>)
 800401a:	2201      	movs	r2, #1
 800401c:	701a      	strb	r2, [r3, #0]
}
 800401e:	bf00      	nop
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr
 8004028:	20000007 	.word	0x20000007
 800402c:	200001f8 	.word	0x200001f8
 8004030:	200001f9 	.word	0x200001f9

08004034 <ledStabil>:
void ledStabil(){
 8004034:	b480      	push	{r7}
 8004036:	af00      	add	r7, sp, #0
	    durmaLediDurumu=SET;
 8004038:	4b06      	ldr	r3, [pc, #24]	; (8004054 <ledStabil+0x20>)
 800403a:	2201      	movs	r2, #1
 800403c:	701a      	strb	r2, [r3, #0]
	    sagLediDurumu=RESET;
 800403e:	4b06      	ldr	r3, [pc, #24]	; (8004058 <ledStabil+0x24>)
 8004040:	2200      	movs	r2, #0
 8004042:	701a      	strb	r2, [r3, #0]
	    solLediDurumu=RESET;
 8004044:	4b05      	ldr	r3, [pc, #20]	; (800405c <ledStabil+0x28>)
 8004046:	2200      	movs	r2, #0
 8004048:	701a      	strb	r2, [r3, #0]
}
 800404a:	bf00      	nop
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr
 8004054:	20000007 	.word	0x20000007
 8004058:	200001f8 	.word	0x200001f8
 800405c:	200001f9 	.word	0x200001f9

08004060 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004064:	f7fc fe2a 	bl	8000cbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004068:	f000 f8a6 	bl	80041b8 <SystemClock_Config>
  /* USER CODE BEGIN , */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800406c:	f000 f9dc 	bl	8004428 <MX_GPIO_Init>
  MX_TIM4_Init();
 8004070:	f000 f90c 	bl	800428c <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8004074:	f000 f984 	bl	8004380 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8004078:	f000 f9ac 	bl	80043d4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  //pwm motor
   HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 800407c:	2100      	movs	r1, #0
 800407e:	4840      	ldr	r0, [pc, #256]	; (8004180 <main+0x120>)
 8004080:	f7fd fe9e 	bl	8001dc0 <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2);
 8004084:	2104      	movs	r1, #4
 8004086:	483e      	ldr	r0, [pc, #248]	; (8004180 <main+0x120>)
 8004088:	f7fd fe9a 	bl	8001dc0 <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 800408c:	2108      	movs	r1, #8
 800408e:	483c      	ldr	r0, [pc, #240]	; (8004180 <main+0x120>)
 8004090:	f7fd fe96 	bl	8001dc0 <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 8004094:	210c      	movs	r1, #12
 8004096:	483a      	ldr	r0, [pc, #232]	; (8004180 <main+0x120>)
 8004098:	f7fd fe92 	bl	8001dc0 <HAL_TIM_PWM_Start>

  __HAL_UART_ENABLE_IT(&huart2,UART_IT_RXNE);//arduino mega
 800409c:	4b39      	ldr	r3, [pc, #228]	; (8004184 <main+0x124>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a38      	ldr	r2, [pc, #224]	; (8004184 <main+0x124>)
 80040a2:	6812      	ldr	r2, [r2, #0]
 80040a4:	68d2      	ldr	r2, [r2, #12]
 80040a6:	f042 0220 	orr.w	r2, r2, #32
 80040aa:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(&huart3,UART_IT_RXNE); //nrf kablosuz
 80040ac:	4b36      	ldr	r3, [pc, #216]	; (8004188 <main+0x128>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a35      	ldr	r2, [pc, #212]	; (8004188 <main+0x128>)
 80040b2:	6812      	ldr	r2, [r2, #0]
 80040b4:	68d2      	ldr	r2, [r2, #12]
 80040b6:	f042 0220 	orr.w	r2, r2, #32
 80040ba:	60da      	str	r2, [r3, #12]



     pwmPulseRight1=0; //tim4 channel1
 80040bc:	4b33      	ldr	r3, [pc, #204]	; (800418c <main+0x12c>)
 80040be:	2200      	movs	r2, #0
 80040c0:	601a      	str	r2, [r3, #0]
 	 pwmPulseLeft1=0; //tim4 channel2
 80040c2:	4b33      	ldr	r3, [pc, #204]	; (8004190 <main+0x130>)
 80040c4:	2200      	movs	r2, #0
 80040c6:	601a      	str	r2, [r3, #0]
 	 pwmPulseRight2=0; //tim4 channel3
 80040c8:	4b32      	ldr	r3, [pc, #200]	; (8004194 <main+0x134>)
 80040ca:	2200      	movs	r2, #0
 80040cc:	601a      	str	r2, [r3, #0]
 	 pwmPulseLeft2=0; // tim4 channel4
 80040ce:	4b32      	ldr	r3, [pc, #200]	; (8004198 <main+0x138>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	601a      	str	r2, [r3, #0]

 	 // RESET OLUNCA ROLE ALIIYOR
 	 HAL_GPIO_WritePin(GPIOE,yukBirakmaPini,SET);
 80040d4:	2201      	movs	r2, #1
 80040d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80040da:	4830      	ldr	r0, [pc, #192]	; (800419c <main+0x13c>)
 80040dc:	f7fd f99c 	bl	8001418 <HAL_GPIO_WritePin>
 	 HAL_GPIO_WritePin(GPIOE,yukAlmaPini,SET);
 80040e0:	2201      	movs	r2, #1
 80040e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80040e6:	482d      	ldr	r0, [pc, #180]	; (800419c <main+0x13c>)
 80040e8:	f7fd f996 	bl	8001418 <HAL_GPIO_WritePin>
 	 //LED ROLE
 	  HAL_GPIO_WritePin(GPIOA,durmaLediPini,SET);
 80040ec:	2201      	movs	r2, #1
 80040ee:	2110      	movs	r1, #16
 80040f0:	482b      	ldr	r0, [pc, #172]	; (80041a0 <main+0x140>)
 80040f2:	f7fd f991 	bl	8001418 <HAL_GPIO_WritePin>
 	  HAL_GPIO_WritePin(GPIOA,sagLediPini,RESET);
 80040f6:	2200      	movs	r2, #0
 80040f8:	2140      	movs	r1, #64	; 0x40
 80040fa:	4829      	ldr	r0, [pc, #164]	; (80041a0 <main+0x140>)
 80040fc:	f7fd f98c 	bl	8001418 <HAL_GPIO_WritePin>
 	  HAL_GPIO_WritePin(GPIOA,solLediPini,RESET);
 8004100:	2200      	movs	r2, #0
 8004102:	2120      	movs	r1, #32
 8004104:	4826      	ldr	r0, [pc, #152]	; (80041a0 <main+0x140>)
 8004106:	f7fd f987 	bl	8001418 <HAL_GPIO_WritePin>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

     __HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,pwmPulseRight1);
 800410a:	4b1d      	ldr	r3, [pc, #116]	; (8004180 <main+0x120>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a1f      	ldr	r2, [pc, #124]	; (800418c <main+0x12c>)
 8004110:	6812      	ldr	r2, [r2, #0]
 8004112:	635a      	str	r2, [r3, #52]	; 0x34
     __HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_2,pwmPulseLeft1);
 8004114:	4b1a      	ldr	r3, [pc, #104]	; (8004180 <main+0x120>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a1d      	ldr	r2, [pc, #116]	; (8004190 <main+0x130>)
 800411a:	6812      	ldr	r2, [r2, #0]
 800411c:	639a      	str	r2, [r3, #56]	; 0x38

     __HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3,pwmPulseRight2);
 800411e:	4b18      	ldr	r3, [pc, #96]	; (8004180 <main+0x120>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a1c      	ldr	r2, [pc, #112]	; (8004194 <main+0x134>)
 8004124:	6812      	ldr	r2, [r2, #0]
 8004126:	63da      	str	r2, [r3, #60]	; 0x3c
     __HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,pwmPulseLeft2);
 8004128:	4b15      	ldr	r3, [pc, #84]	; (8004180 <main+0x120>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a1a      	ldr	r2, [pc, #104]	; (8004198 <main+0x138>)
 800412e:	6812      	ldr	r2, [r2, #0]
 8004130:	641a      	str	r2, [r3, #64]	; 0x40

     HAL_GPIO_WritePin(GPIOE,yukAlmaPini,yukAlmaPiniDurumu);
 8004132:	4b1c      	ldr	r3, [pc, #112]	; (80041a4 <main+0x144>)
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	461a      	mov	r2, r3
 8004138:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800413c:	4817      	ldr	r0, [pc, #92]	; (800419c <main+0x13c>)
 800413e:	f7fd f96b 	bl	8001418 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(GPIOE,yukBirakmaPini,yukBirakmaPiniDurumu);
 8004142:	4b19      	ldr	r3, [pc, #100]	; (80041a8 <main+0x148>)
 8004144:	781b      	ldrb	r3, [r3, #0]
 8004146:	461a      	mov	r2, r3
 8004148:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800414c:	4813      	ldr	r0, [pc, #76]	; (800419c <main+0x13c>)
 800414e:	f7fd f963 	bl	8001418 <HAL_GPIO_WritePin>

     HAL_GPIO_WritePin(GPIOE,durmaLediPini,durmaLediDurumu);
 8004152:	4b16      	ldr	r3, [pc, #88]	; (80041ac <main+0x14c>)
 8004154:	781b      	ldrb	r3, [r3, #0]
 8004156:	461a      	mov	r2, r3
 8004158:	2110      	movs	r1, #16
 800415a:	4810      	ldr	r0, [pc, #64]	; (800419c <main+0x13c>)
 800415c:	f7fd f95c 	bl	8001418 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(GPIOE,sagLediPini,sagLediDurumu);
 8004160:	4b13      	ldr	r3, [pc, #76]	; (80041b0 <main+0x150>)
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	461a      	mov	r2, r3
 8004166:	2140      	movs	r1, #64	; 0x40
 8004168:	480c      	ldr	r0, [pc, #48]	; (800419c <main+0x13c>)
 800416a:	f7fd f955 	bl	8001418 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(GPIOE,solLediPini,solLediDurumu);
 800416e:	4b11      	ldr	r3, [pc, #68]	; (80041b4 <main+0x154>)
 8004170:	781b      	ldrb	r3, [r3, #0]
 8004172:	461a      	mov	r2, r3
 8004174:	2120      	movs	r1, #32
 8004176:	4809      	ldr	r0, [pc, #36]	; (800419c <main+0x13c>)
 8004178:	f7fd f94e 	bl	8001418 <HAL_GPIO_WritePin>
     __HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,pwmPulseRight1);
 800417c:	e7c5      	b.n	800410a <main+0xaa>
 800417e:	bf00      	nop
 8004180:	20000230 	.word	0x20000230
 8004184:	20000328 	.word	0x20000328
 8004188:	20000278 	.word	0x20000278
 800418c:	20000204 	.word	0x20000204
 8004190:	20000208 	.word	0x20000208
 8004194:	2000020c 	.word	0x2000020c
 8004198:	20000210 	.word	0x20000210
 800419c:	40021000 	.word	0x40021000
 80041a0:	40020000 	.word	0x40020000
 80041a4:	20000005 	.word	0x20000005
 80041a8:	20000006 	.word	0x20000006
 80041ac:	20000007 	.word	0x20000007
 80041b0:	200001f8 	.word	0x200001f8
 80041b4:	200001f9 	.word	0x200001f9

080041b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b094      	sub	sp, #80	; 0x50
 80041bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80041be:	f107 0320 	add.w	r3, r7, #32
 80041c2:	2230      	movs	r2, #48	; 0x30
 80041c4:	2100      	movs	r1, #0
 80041c6:	4618      	mov	r0, r3
 80041c8:	f000 fb3a 	bl	8004840 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80041cc:	f107 030c 	add.w	r3, r7, #12
 80041d0:	2200      	movs	r2, #0
 80041d2:	601a      	str	r2, [r3, #0]
 80041d4:	605a      	str	r2, [r3, #4]
 80041d6:	609a      	str	r2, [r3, #8]
 80041d8:	60da      	str	r2, [r3, #12]
 80041da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80041dc:	2300      	movs	r3, #0
 80041de:	60bb      	str	r3, [r7, #8]
 80041e0:	4a28      	ldr	r2, [pc, #160]	; (8004284 <SystemClock_Config+0xcc>)
 80041e2:	4b28      	ldr	r3, [pc, #160]	; (8004284 <SystemClock_Config+0xcc>)
 80041e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041ea:	6413      	str	r3, [r2, #64]	; 0x40
 80041ec:	4b25      	ldr	r3, [pc, #148]	; (8004284 <SystemClock_Config+0xcc>)
 80041ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041f4:	60bb      	str	r3, [r7, #8]
 80041f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80041f8:	2300      	movs	r3, #0
 80041fa:	607b      	str	r3, [r7, #4]
 80041fc:	4a22      	ldr	r2, [pc, #136]	; (8004288 <SystemClock_Config+0xd0>)
 80041fe:	4b22      	ldr	r3, [pc, #136]	; (8004288 <SystemClock_Config+0xd0>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004206:	6013      	str	r3, [r2, #0]
 8004208:	4b1f      	ldr	r3, [pc, #124]	; (8004288 <SystemClock_Config+0xd0>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004210:	607b      	str	r3, [r7, #4]
 8004212:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004214:	2301      	movs	r3, #1
 8004216:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004218:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800421c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800421e:	2302      	movs	r3, #2
 8004220:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004222:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004226:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004228:	2304      	movs	r3, #4
 800422a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800422c:	23a8      	movs	r3, #168	; 0xa8
 800422e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004230:	2302      	movs	r3, #2
 8004232:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004234:	2304      	movs	r3, #4
 8004236:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004238:	f107 0320 	add.w	r3, r7, #32
 800423c:	4618      	mov	r0, r3
 800423e:	f7fd f905 	bl	800144c <HAL_RCC_OscConfig>
 8004242:	4603      	mov	r3, r0
 8004244:	2b00      	cmp	r3, #0
 8004246:	d001      	beq.n	800424c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004248:	f000 f95c 	bl	8004504 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800424c:	230f      	movs	r3, #15
 800424e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004250:	2302      	movs	r3, #2
 8004252:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004254:	2300      	movs	r3, #0
 8004256:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004258:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800425c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800425e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004262:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004264:	f107 030c 	add.w	r3, r7, #12
 8004268:	2105      	movs	r1, #5
 800426a:	4618      	mov	r0, r3
 800426c:	f7fd fb66 	bl	800193c <HAL_RCC_ClockConfig>
 8004270:	4603      	mov	r3, r0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d001      	beq.n	800427a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8004276:	f000 f945 	bl	8004504 <Error_Handler>
  }
}
 800427a:	bf00      	nop
 800427c:	3750      	adds	r7, #80	; 0x50
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	40023800 	.word	0x40023800
 8004288:	40007000 	.word	0x40007000

0800428c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b08a      	sub	sp, #40	; 0x28
 8004290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004292:	f107 0320 	add.w	r3, r7, #32
 8004296:	2200      	movs	r2, #0
 8004298:	601a      	str	r2, [r3, #0]
 800429a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800429c:	1d3b      	adds	r3, r7, #4
 800429e:	2200      	movs	r2, #0
 80042a0:	601a      	str	r2, [r3, #0]
 80042a2:	605a      	str	r2, [r3, #4]
 80042a4:	609a      	str	r2, [r3, #8]
 80042a6:	60da      	str	r2, [r3, #12]
 80042a8:	611a      	str	r2, [r3, #16]
 80042aa:	615a      	str	r2, [r3, #20]
 80042ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80042ae:	4b32      	ldr	r3, [pc, #200]	; (8004378 <MX_TIM4_Init+0xec>)
 80042b0:	4a32      	ldr	r2, [pc, #200]	; (800437c <MX_TIM4_Init+0xf0>)
 80042b2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7;
 80042b4:	4b30      	ldr	r3, [pc, #192]	; (8004378 <MX_TIM4_Init+0xec>)
 80042b6:	2207      	movs	r2, #7
 80042b8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042ba:	4b2f      	ldr	r3, [pc, #188]	; (8004378 <MX_TIM4_Init+0xec>)
 80042bc:	2200      	movs	r2, #0
 80042be:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 80042c0:	4b2d      	ldr	r3, [pc, #180]	; (8004378 <MX_TIM4_Init+0xec>)
 80042c2:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80042c6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042c8:	4b2b      	ldr	r3, [pc, #172]	; (8004378 <MX_TIM4_Init+0xec>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042ce:	4b2a      	ldr	r3, [pc, #168]	; (8004378 <MX_TIM4_Init+0xec>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80042d4:	4828      	ldr	r0, [pc, #160]	; (8004378 <MX_TIM4_Init+0xec>)
 80042d6:	f7fd fd23 	bl	8001d20 <HAL_TIM_PWM_Init>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d001      	beq.n	80042e4 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80042e0:	f000 f910 	bl	8004504 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042e4:	2300      	movs	r3, #0
 80042e6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042e8:	2300      	movs	r3, #0
 80042ea:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80042ec:	f107 0320 	add.w	r3, r7, #32
 80042f0:	4619      	mov	r1, r3
 80042f2:	4821      	ldr	r0, [pc, #132]	; (8004378 <MX_TIM4_Init+0xec>)
 80042f4:	f7fe f964 	bl	80025c0 <HAL_TIMEx_MasterConfigSynchronization>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d001      	beq.n	8004302 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80042fe:	f000 f901 	bl	8004504 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004302:	2360      	movs	r3, #96	; 0x60
 8004304:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004306:	2300      	movs	r3, #0
 8004308:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800430a:	2300      	movs	r3, #0
 800430c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800430e:	2300      	movs	r3, #0
 8004310:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004312:	1d3b      	adds	r3, r7, #4
 8004314:	2200      	movs	r2, #0
 8004316:	4619      	mov	r1, r3
 8004318:	4817      	ldr	r0, [pc, #92]	; (8004378 <MX_TIM4_Init+0xec>)
 800431a:	f7fd fe19 	bl	8001f50 <HAL_TIM_PWM_ConfigChannel>
 800431e:	4603      	mov	r3, r0
 8004320:	2b00      	cmp	r3, #0
 8004322:	d001      	beq.n	8004328 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8004324:	f000 f8ee 	bl	8004504 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004328:	1d3b      	adds	r3, r7, #4
 800432a:	2204      	movs	r2, #4
 800432c:	4619      	mov	r1, r3
 800432e:	4812      	ldr	r0, [pc, #72]	; (8004378 <MX_TIM4_Init+0xec>)
 8004330:	f7fd fe0e 	bl	8001f50 <HAL_TIM_PWM_ConfigChannel>
 8004334:	4603      	mov	r3, r0
 8004336:	2b00      	cmp	r3, #0
 8004338:	d001      	beq.n	800433e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800433a:	f000 f8e3 	bl	8004504 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800433e:	1d3b      	adds	r3, r7, #4
 8004340:	2208      	movs	r2, #8
 8004342:	4619      	mov	r1, r3
 8004344:	480c      	ldr	r0, [pc, #48]	; (8004378 <MX_TIM4_Init+0xec>)
 8004346:	f7fd fe03 	bl	8001f50 <HAL_TIM_PWM_ConfigChannel>
 800434a:	4603      	mov	r3, r0
 800434c:	2b00      	cmp	r3, #0
 800434e:	d001      	beq.n	8004354 <MX_TIM4_Init+0xc8>
  {
    Error_Handler();
 8004350:	f000 f8d8 	bl	8004504 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004354:	1d3b      	adds	r3, r7, #4
 8004356:	220c      	movs	r2, #12
 8004358:	4619      	mov	r1, r3
 800435a:	4807      	ldr	r0, [pc, #28]	; (8004378 <MX_TIM4_Init+0xec>)
 800435c:	f7fd fdf8 	bl	8001f50 <HAL_TIM_PWM_ConfigChannel>
 8004360:	4603      	mov	r3, r0
 8004362:	2b00      	cmp	r3, #0
 8004364:	d001      	beq.n	800436a <MX_TIM4_Init+0xde>
  {
    Error_Handler();
 8004366:	f000 f8cd 	bl	8004504 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800436a:	4803      	ldr	r0, [pc, #12]	; (8004378 <MX_TIM4_Init+0xec>)
 800436c:	f000 f918 	bl	80045a0 <HAL_TIM_MspPostInit>

}
 8004370:	bf00      	nop
 8004372:	3728      	adds	r7, #40	; 0x28
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}
 8004378:	20000230 	.word	0x20000230
 800437c:	40000800 	.word	0x40000800

08004380 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004384:	4b11      	ldr	r3, [pc, #68]	; (80043cc <MX_USART2_UART_Init+0x4c>)
 8004386:	4a12      	ldr	r2, [pc, #72]	; (80043d0 <MX_USART2_UART_Init+0x50>)
 8004388:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800438a:	4b10      	ldr	r3, [pc, #64]	; (80043cc <MX_USART2_UART_Init+0x4c>)
 800438c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004390:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004392:	4b0e      	ldr	r3, [pc, #56]	; (80043cc <MX_USART2_UART_Init+0x4c>)
 8004394:	2200      	movs	r2, #0
 8004396:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004398:	4b0c      	ldr	r3, [pc, #48]	; (80043cc <MX_USART2_UART_Init+0x4c>)
 800439a:	2200      	movs	r2, #0
 800439c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800439e:	4b0b      	ldr	r3, [pc, #44]	; (80043cc <MX_USART2_UART_Init+0x4c>)
 80043a0:	2200      	movs	r2, #0
 80043a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80043a4:	4b09      	ldr	r3, [pc, #36]	; (80043cc <MX_USART2_UART_Init+0x4c>)
 80043a6:	220c      	movs	r2, #12
 80043a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043aa:	4b08      	ldr	r3, [pc, #32]	; (80043cc <MX_USART2_UART_Init+0x4c>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80043b0:	4b06      	ldr	r3, [pc, #24]	; (80043cc <MX_USART2_UART_Init+0x4c>)
 80043b2:	2200      	movs	r2, #0
 80043b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80043b6:	4805      	ldr	r0, [pc, #20]	; (80043cc <MX_USART2_UART_Init+0x4c>)
 80043b8:	f7fe f97e 	bl	80026b8 <HAL_UART_Init>
 80043bc:	4603      	mov	r3, r0
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d001      	beq.n	80043c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80043c2:	f000 f89f 	bl	8004504 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80043c6:	bf00      	nop
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	20000328 	.word	0x20000328
 80043d0:	40004400 	.word	0x40004400

080043d4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80043d8:	4b11      	ldr	r3, [pc, #68]	; (8004420 <MX_USART3_UART_Init+0x4c>)
 80043da:	4a12      	ldr	r2, [pc, #72]	; (8004424 <MX_USART3_UART_Init+0x50>)
 80043dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80043de:	4b10      	ldr	r3, [pc, #64]	; (8004420 <MX_USART3_UART_Init+0x4c>)
 80043e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80043e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80043e6:	4b0e      	ldr	r3, [pc, #56]	; (8004420 <MX_USART3_UART_Init+0x4c>)
 80043e8:	2200      	movs	r2, #0
 80043ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80043ec:	4b0c      	ldr	r3, [pc, #48]	; (8004420 <MX_USART3_UART_Init+0x4c>)
 80043ee:	2200      	movs	r2, #0
 80043f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80043f2:	4b0b      	ldr	r3, [pc, #44]	; (8004420 <MX_USART3_UART_Init+0x4c>)
 80043f4:	2200      	movs	r2, #0
 80043f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80043f8:	4b09      	ldr	r3, [pc, #36]	; (8004420 <MX_USART3_UART_Init+0x4c>)
 80043fa:	220c      	movs	r2, #12
 80043fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043fe:	4b08      	ldr	r3, [pc, #32]	; (8004420 <MX_USART3_UART_Init+0x4c>)
 8004400:	2200      	movs	r2, #0
 8004402:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004404:	4b06      	ldr	r3, [pc, #24]	; (8004420 <MX_USART3_UART_Init+0x4c>)
 8004406:	2200      	movs	r2, #0
 8004408:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800440a:	4805      	ldr	r0, [pc, #20]	; (8004420 <MX_USART3_UART_Init+0x4c>)
 800440c:	f7fe f954 	bl	80026b8 <HAL_UART_Init>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d001      	beq.n	800441a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8004416:	f000 f875 	bl	8004504 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800441a:	bf00      	nop
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	20000278 	.word	0x20000278
 8004424:	40004800 	.word	0x40004800

08004428 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b08a      	sub	sp, #40	; 0x28
 800442c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800442e:	f107 0314 	add.w	r3, r7, #20
 8004432:	2200      	movs	r2, #0
 8004434:	601a      	str	r2, [r3, #0]
 8004436:	605a      	str	r2, [r3, #4]
 8004438:	609a      	str	r2, [r3, #8]
 800443a:	60da      	str	r2, [r3, #12]
 800443c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800443e:	2300      	movs	r3, #0
 8004440:	613b      	str	r3, [r7, #16]
 8004442:	4a2e      	ldr	r2, [pc, #184]	; (80044fc <MX_GPIO_Init+0xd4>)
 8004444:	4b2d      	ldr	r3, [pc, #180]	; (80044fc <MX_GPIO_Init+0xd4>)
 8004446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004448:	f043 0310 	orr.w	r3, r3, #16
 800444c:	6313      	str	r3, [r2, #48]	; 0x30
 800444e:	4b2b      	ldr	r3, [pc, #172]	; (80044fc <MX_GPIO_Init+0xd4>)
 8004450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004452:	f003 0310 	and.w	r3, r3, #16
 8004456:	613b      	str	r3, [r7, #16]
 8004458:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800445a:	2300      	movs	r3, #0
 800445c:	60fb      	str	r3, [r7, #12]
 800445e:	4a27      	ldr	r2, [pc, #156]	; (80044fc <MX_GPIO_Init+0xd4>)
 8004460:	4b26      	ldr	r3, [pc, #152]	; (80044fc <MX_GPIO_Init+0xd4>)
 8004462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004464:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004468:	6313      	str	r3, [r2, #48]	; 0x30
 800446a:	4b24      	ldr	r3, [pc, #144]	; (80044fc <MX_GPIO_Init+0xd4>)
 800446c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004472:	60fb      	str	r3, [r7, #12]
 8004474:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004476:	2300      	movs	r3, #0
 8004478:	60bb      	str	r3, [r7, #8]
 800447a:	4a20      	ldr	r2, [pc, #128]	; (80044fc <MX_GPIO_Init+0xd4>)
 800447c:	4b1f      	ldr	r3, [pc, #124]	; (80044fc <MX_GPIO_Init+0xd4>)
 800447e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004480:	f043 0301 	orr.w	r3, r3, #1
 8004484:	6313      	str	r3, [r2, #48]	; 0x30
 8004486:	4b1d      	ldr	r3, [pc, #116]	; (80044fc <MX_GPIO_Init+0xd4>)
 8004488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800448a:	f003 0301 	and.w	r3, r3, #1
 800448e:	60bb      	str	r3, [r7, #8]
 8004490:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004492:	2300      	movs	r3, #0
 8004494:	607b      	str	r3, [r7, #4]
 8004496:	4a19      	ldr	r2, [pc, #100]	; (80044fc <MX_GPIO_Init+0xd4>)
 8004498:	4b18      	ldr	r3, [pc, #96]	; (80044fc <MX_GPIO_Init+0xd4>)
 800449a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800449c:	f043 0302 	orr.w	r3, r3, #2
 80044a0:	6313      	str	r3, [r2, #48]	; 0x30
 80044a2:	4b16      	ldr	r3, [pc, #88]	; (80044fc <MX_GPIO_Init+0xd4>)
 80044a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a6:	f003 0302 	and.w	r3, r3, #2
 80044aa:	607b      	str	r3, [r7, #4]
 80044ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80044ae:	2300      	movs	r3, #0
 80044b0:	603b      	str	r3, [r7, #0]
 80044b2:	4a12      	ldr	r2, [pc, #72]	; (80044fc <MX_GPIO_Init+0xd4>)
 80044b4:	4b11      	ldr	r3, [pc, #68]	; (80044fc <MX_GPIO_Init+0xd4>)
 80044b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b8:	f043 0308 	orr.w	r3, r3, #8
 80044bc:	6313      	str	r3, [r2, #48]	; 0x30
 80044be:	4b0f      	ldr	r3, [pc, #60]	; (80044fc <MX_GPIO_Init+0xd4>)
 80044c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c2:	f003 0308 	and.w	r3, r3, #8
 80044c6:	603b      	str	r3, [r7, #0]
 80044c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_13
 80044ca:	2200      	movs	r2, #0
 80044cc:	f246 0170 	movw	r1, #24688	; 0x6070
 80044d0:	480b      	ldr	r0, [pc, #44]	; (8004500 <MX_GPIO_Init+0xd8>)
 80044d2:	f7fc ffa1 	bl	8001418 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE4 PE5 PE6 PE13
                           PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_13
 80044d6:	f246 0370 	movw	r3, #24688	; 0x6070
 80044da:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80044dc:	2301      	movs	r3, #1
 80044de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044e0:	2300      	movs	r3, #0
 80044e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044e4:	2300      	movs	r3, #0
 80044e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80044e8:	f107 0314 	add.w	r3, r7, #20
 80044ec:	4619      	mov	r1, r3
 80044ee:	4804      	ldr	r0, [pc, #16]	; (8004500 <MX_GPIO_Init+0xd8>)
 80044f0:	f7fc fdf8 	bl	80010e4 <HAL_GPIO_Init>

}
 80044f4:	bf00      	nop
 80044f6:	3728      	adds	r7, #40	; 0x28
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	40023800 	.word	0x40023800
 8004500:	40021000 	.word	0x40021000

08004504 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004504:	b480      	push	{r7}
 8004506:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004508:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800450a:	e7fe      	b.n	800450a <Error_Handler+0x6>

0800450c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004512:	2300      	movs	r3, #0
 8004514:	607b      	str	r3, [r7, #4]
 8004516:	4a10      	ldr	r2, [pc, #64]	; (8004558 <HAL_MspInit+0x4c>)
 8004518:	4b0f      	ldr	r3, [pc, #60]	; (8004558 <HAL_MspInit+0x4c>)
 800451a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800451c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004520:	6453      	str	r3, [r2, #68]	; 0x44
 8004522:	4b0d      	ldr	r3, [pc, #52]	; (8004558 <HAL_MspInit+0x4c>)
 8004524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004526:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800452a:	607b      	str	r3, [r7, #4]
 800452c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800452e:	2300      	movs	r3, #0
 8004530:	603b      	str	r3, [r7, #0]
 8004532:	4a09      	ldr	r2, [pc, #36]	; (8004558 <HAL_MspInit+0x4c>)
 8004534:	4b08      	ldr	r3, [pc, #32]	; (8004558 <HAL_MspInit+0x4c>)
 8004536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004538:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800453c:	6413      	str	r3, [r2, #64]	; 0x40
 800453e:	4b06      	ldr	r3, [pc, #24]	; (8004558 <HAL_MspInit+0x4c>)
 8004540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004546:	603b      	str	r3, [r7, #0]
 8004548:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800454a:	bf00      	nop
 800454c:	370c      	adds	r7, #12
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	40023800 	.word	0x40023800

0800455c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800455c:	b480      	push	{r7}
 800455e:	b085      	sub	sp, #20
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a0b      	ldr	r2, [pc, #44]	; (8004598 <HAL_TIM_PWM_MspInit+0x3c>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d10d      	bne.n	800458a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800456e:	2300      	movs	r3, #0
 8004570:	60fb      	str	r3, [r7, #12]
 8004572:	4a0a      	ldr	r2, [pc, #40]	; (800459c <HAL_TIM_PWM_MspInit+0x40>)
 8004574:	4b09      	ldr	r3, [pc, #36]	; (800459c <HAL_TIM_PWM_MspInit+0x40>)
 8004576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004578:	f043 0304 	orr.w	r3, r3, #4
 800457c:	6413      	str	r3, [r2, #64]	; 0x40
 800457e:	4b07      	ldr	r3, [pc, #28]	; (800459c <HAL_TIM_PWM_MspInit+0x40>)
 8004580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004582:	f003 0304 	and.w	r3, r3, #4
 8004586:	60fb      	str	r3, [r7, #12]
 8004588:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800458a:	bf00      	nop
 800458c:	3714      	adds	r7, #20
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	40000800 	.word	0x40000800
 800459c:	40023800 	.word	0x40023800

080045a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b088      	sub	sp, #32
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045a8:	f107 030c 	add.w	r3, r7, #12
 80045ac:	2200      	movs	r2, #0
 80045ae:	601a      	str	r2, [r3, #0]
 80045b0:	605a      	str	r2, [r3, #4]
 80045b2:	609a      	str	r2, [r3, #8]
 80045b4:	60da      	str	r2, [r3, #12]
 80045b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a12      	ldr	r2, [pc, #72]	; (8004608 <HAL_TIM_MspPostInit+0x68>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d11e      	bne.n	8004600 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80045c2:	2300      	movs	r3, #0
 80045c4:	60bb      	str	r3, [r7, #8]
 80045c6:	4a11      	ldr	r2, [pc, #68]	; (800460c <HAL_TIM_MspPostInit+0x6c>)
 80045c8:	4b10      	ldr	r3, [pc, #64]	; (800460c <HAL_TIM_MspPostInit+0x6c>)
 80045ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045cc:	f043 0308 	orr.w	r3, r3, #8
 80045d0:	6313      	str	r3, [r2, #48]	; 0x30
 80045d2:	4b0e      	ldr	r3, [pc, #56]	; (800460c <HAL_TIM_MspPostInit+0x6c>)
 80045d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d6:	f003 0308 	and.w	r3, r3, #8
 80045da:	60bb      	str	r3, [r7, #8]
 80045dc:	68bb      	ldr	r3, [r7, #8]
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80045de:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80045e2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045e4:	2302      	movs	r3, #2
 80045e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e8:	2300      	movs	r3, #0
 80045ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045ec:	2300      	movs	r3, #0
 80045ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80045f0:	2302      	movs	r3, #2
 80045f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80045f4:	f107 030c 	add.w	r3, r7, #12
 80045f8:	4619      	mov	r1, r3
 80045fa:	4805      	ldr	r0, [pc, #20]	; (8004610 <HAL_TIM_MspPostInit+0x70>)
 80045fc:	f7fc fd72 	bl	80010e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8004600:	bf00      	nop
 8004602:	3720      	adds	r7, #32
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}
 8004608:	40000800 	.word	0x40000800
 800460c:	40023800 	.word	0x40023800
 8004610:	40020c00 	.word	0x40020c00

08004614 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b08c      	sub	sp, #48	; 0x30
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800461c:	f107 031c 	add.w	r3, r7, #28
 8004620:	2200      	movs	r2, #0
 8004622:	601a      	str	r2, [r3, #0]
 8004624:	605a      	str	r2, [r3, #4]
 8004626:	609a      	str	r2, [r3, #8]
 8004628:	60da      	str	r2, [r3, #12]
 800462a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a3a      	ldr	r2, [pc, #232]	; (800471c <HAL_UART_MspInit+0x108>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d134      	bne.n	80046a0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004636:	2300      	movs	r3, #0
 8004638:	61bb      	str	r3, [r7, #24]
 800463a:	4a39      	ldr	r2, [pc, #228]	; (8004720 <HAL_UART_MspInit+0x10c>)
 800463c:	4b38      	ldr	r3, [pc, #224]	; (8004720 <HAL_UART_MspInit+0x10c>)
 800463e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004644:	6413      	str	r3, [r2, #64]	; 0x40
 8004646:	4b36      	ldr	r3, [pc, #216]	; (8004720 <HAL_UART_MspInit+0x10c>)
 8004648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800464e:	61bb      	str	r3, [r7, #24]
 8004650:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004652:	2300      	movs	r3, #0
 8004654:	617b      	str	r3, [r7, #20]
 8004656:	4a32      	ldr	r2, [pc, #200]	; (8004720 <HAL_UART_MspInit+0x10c>)
 8004658:	4b31      	ldr	r3, [pc, #196]	; (8004720 <HAL_UART_MspInit+0x10c>)
 800465a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800465c:	f043 0301 	orr.w	r3, r3, #1
 8004660:	6313      	str	r3, [r2, #48]	; 0x30
 8004662:	4b2f      	ldr	r3, [pc, #188]	; (8004720 <HAL_UART_MspInit+0x10c>)
 8004664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004666:	f003 0301 	and.w	r3, r3, #1
 800466a:	617b      	str	r3, [r7, #20]
 800466c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800466e:	230c      	movs	r3, #12
 8004670:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004672:	2302      	movs	r3, #2
 8004674:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004676:	2300      	movs	r3, #0
 8004678:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800467a:	2303      	movs	r3, #3
 800467c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800467e:	2307      	movs	r3, #7
 8004680:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004682:	f107 031c 	add.w	r3, r7, #28
 8004686:	4619      	mov	r1, r3
 8004688:	4826      	ldr	r0, [pc, #152]	; (8004724 <HAL_UART_MspInit+0x110>)
 800468a:	f7fc fd2b 	bl	80010e4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800468e:	2200      	movs	r2, #0
 8004690:	2100      	movs	r1, #0
 8004692:	2026      	movs	r0, #38	; 0x26
 8004694:	f7fc fc5d 	bl	8000f52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004698:	2026      	movs	r0, #38	; 0x26
 800469a:	f7fc fc76 	bl	8000f8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800469e:	e039      	b.n	8004714 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART3)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a20      	ldr	r2, [pc, #128]	; (8004728 <HAL_UART_MspInit+0x114>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d134      	bne.n	8004714 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART3_CLK_ENABLE();
 80046aa:	2300      	movs	r3, #0
 80046ac:	613b      	str	r3, [r7, #16]
 80046ae:	4a1c      	ldr	r2, [pc, #112]	; (8004720 <HAL_UART_MspInit+0x10c>)
 80046b0:	4b1b      	ldr	r3, [pc, #108]	; (8004720 <HAL_UART_MspInit+0x10c>)
 80046b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80046b8:	6413      	str	r3, [r2, #64]	; 0x40
 80046ba:	4b19      	ldr	r3, [pc, #100]	; (8004720 <HAL_UART_MspInit+0x10c>)
 80046bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046c2:	613b      	str	r3, [r7, #16]
 80046c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046c6:	2300      	movs	r3, #0
 80046c8:	60fb      	str	r3, [r7, #12]
 80046ca:	4a15      	ldr	r2, [pc, #84]	; (8004720 <HAL_UART_MspInit+0x10c>)
 80046cc:	4b14      	ldr	r3, [pc, #80]	; (8004720 <HAL_UART_MspInit+0x10c>)
 80046ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d0:	f043 0302 	orr.w	r3, r3, #2
 80046d4:	6313      	str	r3, [r2, #48]	; 0x30
 80046d6:	4b12      	ldr	r3, [pc, #72]	; (8004720 <HAL_UART_MspInit+0x10c>)
 80046d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046da:	f003 0302 	and.w	r3, r3, #2
 80046de:	60fb      	str	r3, [r7, #12]
 80046e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80046e2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80046e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046e8:	2302      	movs	r3, #2
 80046ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ec:	2300      	movs	r3, #0
 80046ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046f0:	2303      	movs	r3, #3
 80046f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80046f4:	2307      	movs	r3, #7
 80046f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046f8:	f107 031c 	add.w	r3, r7, #28
 80046fc:	4619      	mov	r1, r3
 80046fe:	480b      	ldr	r0, [pc, #44]	; (800472c <HAL_UART_MspInit+0x118>)
 8004700:	f7fc fcf0 	bl	80010e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004704:	2200      	movs	r2, #0
 8004706:	2100      	movs	r1, #0
 8004708:	2027      	movs	r0, #39	; 0x27
 800470a:	f7fc fc22 	bl	8000f52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800470e:	2027      	movs	r0, #39	; 0x27
 8004710:	f7fc fc3b 	bl	8000f8a <HAL_NVIC_EnableIRQ>
}
 8004714:	bf00      	nop
 8004716:	3730      	adds	r7, #48	; 0x30
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}
 800471c:	40004400 	.word	0x40004400
 8004720:	40023800 	.word	0x40023800
 8004724:	40020000 	.word	0x40020000
 8004728:	40004800 	.word	0x40004800
 800472c:	40020400 	.word	0x40020400

08004730 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004730:	b480      	push	{r7}
 8004732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004734:	e7fe      	b.n	8004734 <NMI_Handler+0x4>

08004736 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004736:	b480      	push	{r7}
 8004738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800473a:	e7fe      	b.n	800473a <HardFault_Handler+0x4>

0800473c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800473c:	b480      	push	{r7}
 800473e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004740:	e7fe      	b.n	8004740 <MemManage_Handler+0x4>

08004742 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004742:	b480      	push	{r7}
 8004744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004746:	e7fe      	b.n	8004746 <BusFault_Handler+0x4>

08004748 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004748:	b480      	push	{r7}
 800474a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800474c:	e7fe      	b.n	800474c <UsageFault_Handler+0x4>

0800474e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800474e:	b480      	push	{r7}
 8004750:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004752:	bf00      	nop
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800475c:	b480      	push	{r7}
 800475e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004760:	bf00      	nop
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr

0800476a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800476a:	b480      	push	{r7}
 800476c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800476e:	bf00      	nop
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr

08004778 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004778:	b480      	push	{r7}
 800477a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800477c:	4a06      	ldr	r2, [pc, #24]	; (8004798 <SystemInit+0x20>)
 800477e:	4b06      	ldr	r3, [pc, #24]	; (8004798 <SystemInit+0x20>)
 8004780:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004784:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004788:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800478c:	bf00      	nop
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr
 8004796:	bf00      	nop
 8004798:	e000ed00 	.word	0xe000ed00

0800479c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800479c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80047d4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80047a0:	480d      	ldr	r0, [pc, #52]	; (80047d8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80047a2:	490e      	ldr	r1, [pc, #56]	; (80047dc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80047a4:	4a0e      	ldr	r2, [pc, #56]	; (80047e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80047a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80047a8:	e002      	b.n	80047b0 <LoopCopyDataInit>

080047aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80047aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80047ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80047ae:	3304      	adds	r3, #4

080047b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80047b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80047b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80047b4:	d3f9      	bcc.n	80047aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80047b6:	4a0b      	ldr	r2, [pc, #44]	; (80047e4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80047b8:	4c0b      	ldr	r4, [pc, #44]	; (80047e8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80047ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80047bc:	e001      	b.n	80047c2 <LoopFillZerobss>

080047be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80047be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80047c0:	3204      	adds	r2, #4

080047c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80047c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80047c4:	d3fb      	bcc.n	80047be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80047c6:	f7ff ffd7 	bl	8004778 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80047ca:	f000 f815 	bl	80047f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80047ce:	f7ff fc47 	bl	8004060 <main>
  bx  lr    
 80047d2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80047d4:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 80047d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80047dc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80047e0:	08004b0c 	.word	0x08004b0c
  ldr r2, =_sbss
 80047e4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80047e8:	20000370 	.word	0x20000370

080047ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80047ec:	e7fe      	b.n	80047ec <ADC_IRQHandler>

080047ee <atoi>:
 80047ee:	220a      	movs	r2, #10
 80047f0:	2100      	movs	r1, #0
 80047f2:	f000 b8ad 	b.w	8004950 <strtol>
	...

080047f8 <__libc_init_array>:
 80047f8:	b570      	push	{r4, r5, r6, lr}
 80047fa:	4e0d      	ldr	r6, [pc, #52]	; (8004830 <__libc_init_array+0x38>)
 80047fc:	4c0d      	ldr	r4, [pc, #52]	; (8004834 <__libc_init_array+0x3c>)
 80047fe:	1ba4      	subs	r4, r4, r6
 8004800:	10a4      	asrs	r4, r4, #2
 8004802:	2500      	movs	r5, #0
 8004804:	42a5      	cmp	r5, r4
 8004806:	d109      	bne.n	800481c <__libc_init_array+0x24>
 8004808:	4e0b      	ldr	r6, [pc, #44]	; (8004838 <__libc_init_array+0x40>)
 800480a:	4c0c      	ldr	r4, [pc, #48]	; (800483c <__libc_init_array+0x44>)
 800480c:	f000 f8d8 	bl	80049c0 <_init>
 8004810:	1ba4      	subs	r4, r4, r6
 8004812:	10a4      	asrs	r4, r4, #2
 8004814:	2500      	movs	r5, #0
 8004816:	42a5      	cmp	r5, r4
 8004818:	d105      	bne.n	8004826 <__libc_init_array+0x2e>
 800481a:	bd70      	pop	{r4, r5, r6, pc}
 800481c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004820:	4798      	blx	r3
 8004822:	3501      	adds	r5, #1
 8004824:	e7ee      	b.n	8004804 <__libc_init_array+0xc>
 8004826:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800482a:	4798      	blx	r3
 800482c:	3501      	adds	r5, #1
 800482e:	e7f2      	b.n	8004816 <__libc_init_array+0x1e>
 8004830:	08004b04 	.word	0x08004b04
 8004834:	08004b04 	.word	0x08004b04
 8004838:	08004b04 	.word	0x08004b04
 800483c:	08004b08 	.word	0x08004b08

08004840 <memset>:
 8004840:	4402      	add	r2, r0
 8004842:	4603      	mov	r3, r0
 8004844:	4293      	cmp	r3, r2
 8004846:	d100      	bne.n	800484a <memset+0xa>
 8004848:	4770      	bx	lr
 800484a:	f803 1b01 	strb.w	r1, [r3], #1
 800484e:	e7f9      	b.n	8004844 <memset+0x4>

08004850 <_strtol_l.isra.0>:
 8004850:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004854:	4680      	mov	r8, r0
 8004856:	4689      	mov	r9, r1
 8004858:	4692      	mov	sl, r2
 800485a:	461f      	mov	r7, r3
 800485c:	468b      	mov	fp, r1
 800485e:	465d      	mov	r5, fp
 8004860:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004862:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004866:	f000 f889 	bl	800497c <__locale_ctype_ptr_l>
 800486a:	4420      	add	r0, r4
 800486c:	7846      	ldrb	r6, [r0, #1]
 800486e:	f016 0608 	ands.w	r6, r6, #8
 8004872:	d10b      	bne.n	800488c <_strtol_l.isra.0+0x3c>
 8004874:	2c2d      	cmp	r4, #45	; 0x2d
 8004876:	d10b      	bne.n	8004890 <_strtol_l.isra.0+0x40>
 8004878:	782c      	ldrb	r4, [r5, #0]
 800487a:	2601      	movs	r6, #1
 800487c:	f10b 0502 	add.w	r5, fp, #2
 8004880:	b167      	cbz	r7, 800489c <_strtol_l.isra.0+0x4c>
 8004882:	2f10      	cmp	r7, #16
 8004884:	d114      	bne.n	80048b0 <_strtol_l.isra.0+0x60>
 8004886:	2c30      	cmp	r4, #48	; 0x30
 8004888:	d00a      	beq.n	80048a0 <_strtol_l.isra.0+0x50>
 800488a:	e011      	b.n	80048b0 <_strtol_l.isra.0+0x60>
 800488c:	46ab      	mov	fp, r5
 800488e:	e7e6      	b.n	800485e <_strtol_l.isra.0+0xe>
 8004890:	2c2b      	cmp	r4, #43	; 0x2b
 8004892:	bf04      	itt	eq
 8004894:	782c      	ldrbeq	r4, [r5, #0]
 8004896:	f10b 0502 	addeq.w	r5, fp, #2
 800489a:	e7f1      	b.n	8004880 <_strtol_l.isra.0+0x30>
 800489c:	2c30      	cmp	r4, #48	; 0x30
 800489e:	d127      	bne.n	80048f0 <_strtol_l.isra.0+0xa0>
 80048a0:	782b      	ldrb	r3, [r5, #0]
 80048a2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80048a6:	2b58      	cmp	r3, #88	; 0x58
 80048a8:	d14b      	bne.n	8004942 <_strtol_l.isra.0+0xf2>
 80048aa:	786c      	ldrb	r4, [r5, #1]
 80048ac:	2710      	movs	r7, #16
 80048ae:	3502      	adds	r5, #2
 80048b0:	2e00      	cmp	r6, #0
 80048b2:	bf0c      	ite	eq
 80048b4:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80048b8:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80048bc:	2200      	movs	r2, #0
 80048be:	fbb1 fef7 	udiv	lr, r1, r7
 80048c2:	4610      	mov	r0, r2
 80048c4:	fb07 1c1e 	mls	ip, r7, lr, r1
 80048c8:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80048cc:	2b09      	cmp	r3, #9
 80048ce:	d811      	bhi.n	80048f4 <_strtol_l.isra.0+0xa4>
 80048d0:	461c      	mov	r4, r3
 80048d2:	42a7      	cmp	r7, r4
 80048d4:	dd1d      	ble.n	8004912 <_strtol_l.isra.0+0xc2>
 80048d6:	1c53      	adds	r3, r2, #1
 80048d8:	d007      	beq.n	80048ea <_strtol_l.isra.0+0x9a>
 80048da:	4586      	cmp	lr, r0
 80048dc:	d316      	bcc.n	800490c <_strtol_l.isra.0+0xbc>
 80048de:	d101      	bne.n	80048e4 <_strtol_l.isra.0+0x94>
 80048e0:	45a4      	cmp	ip, r4
 80048e2:	db13      	blt.n	800490c <_strtol_l.isra.0+0xbc>
 80048e4:	fb00 4007 	mla	r0, r0, r7, r4
 80048e8:	2201      	movs	r2, #1
 80048ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 80048ee:	e7eb      	b.n	80048c8 <_strtol_l.isra.0+0x78>
 80048f0:	270a      	movs	r7, #10
 80048f2:	e7dd      	b.n	80048b0 <_strtol_l.isra.0+0x60>
 80048f4:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80048f8:	2b19      	cmp	r3, #25
 80048fa:	d801      	bhi.n	8004900 <_strtol_l.isra.0+0xb0>
 80048fc:	3c37      	subs	r4, #55	; 0x37
 80048fe:	e7e8      	b.n	80048d2 <_strtol_l.isra.0+0x82>
 8004900:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8004904:	2b19      	cmp	r3, #25
 8004906:	d804      	bhi.n	8004912 <_strtol_l.isra.0+0xc2>
 8004908:	3c57      	subs	r4, #87	; 0x57
 800490a:	e7e2      	b.n	80048d2 <_strtol_l.isra.0+0x82>
 800490c:	f04f 32ff 	mov.w	r2, #4294967295
 8004910:	e7eb      	b.n	80048ea <_strtol_l.isra.0+0x9a>
 8004912:	1c53      	adds	r3, r2, #1
 8004914:	d108      	bne.n	8004928 <_strtol_l.isra.0+0xd8>
 8004916:	2322      	movs	r3, #34	; 0x22
 8004918:	f8c8 3000 	str.w	r3, [r8]
 800491c:	4608      	mov	r0, r1
 800491e:	f1ba 0f00 	cmp.w	sl, #0
 8004922:	d107      	bne.n	8004934 <_strtol_l.isra.0+0xe4>
 8004924:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004928:	b106      	cbz	r6, 800492c <_strtol_l.isra.0+0xdc>
 800492a:	4240      	negs	r0, r0
 800492c:	f1ba 0f00 	cmp.w	sl, #0
 8004930:	d00c      	beq.n	800494c <_strtol_l.isra.0+0xfc>
 8004932:	b122      	cbz	r2, 800493e <_strtol_l.isra.0+0xee>
 8004934:	3d01      	subs	r5, #1
 8004936:	f8ca 5000 	str.w	r5, [sl]
 800493a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800493e:	464d      	mov	r5, r9
 8004940:	e7f9      	b.n	8004936 <_strtol_l.isra.0+0xe6>
 8004942:	2430      	movs	r4, #48	; 0x30
 8004944:	2f00      	cmp	r7, #0
 8004946:	d1b3      	bne.n	80048b0 <_strtol_l.isra.0+0x60>
 8004948:	2708      	movs	r7, #8
 800494a:	e7b1      	b.n	80048b0 <_strtol_l.isra.0+0x60>
 800494c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004950 <strtol>:
 8004950:	4b08      	ldr	r3, [pc, #32]	; (8004974 <strtol+0x24>)
 8004952:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004954:	681c      	ldr	r4, [r3, #0]
 8004956:	4d08      	ldr	r5, [pc, #32]	; (8004978 <strtol+0x28>)
 8004958:	6a23      	ldr	r3, [r4, #32]
 800495a:	2b00      	cmp	r3, #0
 800495c:	bf08      	it	eq
 800495e:	462b      	moveq	r3, r5
 8004960:	9300      	str	r3, [sp, #0]
 8004962:	4613      	mov	r3, r2
 8004964:	460a      	mov	r2, r1
 8004966:	4601      	mov	r1, r0
 8004968:	4620      	mov	r0, r4
 800496a:	f7ff ff71 	bl	8004850 <_strtol_l.isra.0>
 800496e:	b003      	add	sp, #12
 8004970:	bd30      	pop	{r4, r5, pc}
 8004972:	bf00      	nop
 8004974:	2000000c 	.word	0x2000000c
 8004978:	20000070 	.word	0x20000070

0800497c <__locale_ctype_ptr_l>:
 800497c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8004980:	4770      	bx	lr

08004982 <__ascii_mbtowc>:
 8004982:	b082      	sub	sp, #8
 8004984:	b901      	cbnz	r1, 8004988 <__ascii_mbtowc+0x6>
 8004986:	a901      	add	r1, sp, #4
 8004988:	b142      	cbz	r2, 800499c <__ascii_mbtowc+0x1a>
 800498a:	b14b      	cbz	r3, 80049a0 <__ascii_mbtowc+0x1e>
 800498c:	7813      	ldrb	r3, [r2, #0]
 800498e:	600b      	str	r3, [r1, #0]
 8004990:	7812      	ldrb	r2, [r2, #0]
 8004992:	1c10      	adds	r0, r2, #0
 8004994:	bf18      	it	ne
 8004996:	2001      	movne	r0, #1
 8004998:	b002      	add	sp, #8
 800499a:	4770      	bx	lr
 800499c:	4610      	mov	r0, r2
 800499e:	e7fb      	b.n	8004998 <__ascii_mbtowc+0x16>
 80049a0:	f06f 0001 	mvn.w	r0, #1
 80049a4:	e7f8      	b.n	8004998 <__ascii_mbtowc+0x16>

080049a6 <__ascii_wctomb>:
 80049a6:	b149      	cbz	r1, 80049bc <__ascii_wctomb+0x16>
 80049a8:	2aff      	cmp	r2, #255	; 0xff
 80049aa:	bf85      	ittet	hi
 80049ac:	238a      	movhi	r3, #138	; 0x8a
 80049ae:	6003      	strhi	r3, [r0, #0]
 80049b0:	700a      	strbls	r2, [r1, #0]
 80049b2:	f04f 30ff 	movhi.w	r0, #4294967295
 80049b6:	bf98      	it	ls
 80049b8:	2001      	movls	r0, #1
 80049ba:	4770      	bx	lr
 80049bc:	4608      	mov	r0, r1
 80049be:	4770      	bx	lr

080049c0 <_init>:
 80049c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049c2:	bf00      	nop
 80049c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049c6:	bc08      	pop	{r3}
 80049c8:	469e      	mov	lr, r3
 80049ca:	4770      	bx	lr

080049cc <_fini>:
 80049cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049ce:	bf00      	nop
 80049d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049d2:	bc08      	pop	{r3}
 80049d4:	469e      	mov	lr, r3
 80049d6:	4770      	bx	lr
