module mux21 ( 
	a,b,sel,out
); 
	parameter N = 32;
	input [N-1:0] a; 
	input [N-1:0] b; 
	input sel;
	output [N-1:0] out;
	assign out = sel ? b : a; 
endmodule
module mux81 ( 
	a,b,c,d,e,f,g,h,sel,out
); 
	parameter N = 32;
	input [N-1:0] a;
	input [N-1:0] b;
	input [N-1:0] c; 
	input [N-1:0] d;
	input [N-1:0] e; 
	input [N-1:0] f;
	input [N-1:0] g; 
	input [N-1:0] h;
	input [2:0] sel;
	output reg [N-1:0] out;
	always @(*) begin
	case(sel)
		3'b000: out = a;
		3'b001: out = b;
		3'b010: out = c;
		3'b011: out = d;
		3'b100: out = e;
		3'b101: out = f;
		3'b110: out = g;
		3'b111: out = h;
	endcase
	end
endmodule