<stg><name>double_to_posit16</name>


<trans_list>

<trans id="629" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln140" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="10" to="194">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln140" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="14" to="194">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="17" to="194">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="20" to="194">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln151" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="23" to="194">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln151" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln165" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="26" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln165" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="30" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="39" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="110" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="114" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln168" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="114" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln168" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="123" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="193" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:0  %f_read = call double @_ssdm_op_Read.ap_auto.double(double %f) nounwind

]]></Node>
<StgValue><ssdm name="f_read"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:7  %tmp_9 = fcmp olt double %f_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="197" st_id="2" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:7  %tmp_9 = fcmp olt double %f_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="198" st_id="3" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:7  %tmp_9 = fcmp olt double %f_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:1  %bitcast_ln136 = bitcast double %f_read to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln136"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2  %tmp = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln136, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:3  %trunc_ln136 = trunc i64 %bitcast_ln136 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln136"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:4  %icmp_ln136 = icmp ne i11 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:5  %icmp_ln136_2 = icmp eq i52 %trunc_ln136, 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_2"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:6  %or_ln136 = or i1 %icmp_ln136_2, %icmp_ln136

]]></Node>
<StgValue><ssdm name="or_ln136"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:7  %tmp_9 = fcmp olt double %f_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %sign = and i1 %or_ln136, %tmp_9

]]></Node>
<StgValue><ssdm name="sign"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="207" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %xor_ln137 = xor i64 %bitcast_ln136, -9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln137"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:10  %bitcast_ln137 = bitcast i64 %xor_ln137 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln137"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11  %select_ln136 = select i1 %sign, double %bitcast_ln137, double %f_read

]]></Node>
<StgValue><ssdm name="select_ln136"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="210" st_id="6" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:18  %tmp_11 = fcmp oeq double %select_ln136, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="211" st_id="7" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:18  %tmp_11 = fcmp oeq double %select_ln136, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="212" st_id="8" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:18  %tmp_11 = fcmp oeq double %select_ln136, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:12  %p_Val2_s = bitcast double %select_ln136 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:13  %tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:14  %tmp_V_203 = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="tmp_V_203"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:15  %icmp_ln140 = icmp ne i11 %tmp_V, -1

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:16  %icmp_ln140_1 = icmp eq i52 %tmp_V_203, 0

]]></Node>
<StgValue><ssdm name="icmp_ln140_1"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %or_ln140 = or i1 %icmp_ln140_1, %icmp_ln140

]]></Node>
<StgValue><ssdm name="or_ln140"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:18  %tmp_11 = fcmp oeq double %select_ln136, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="220" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %and_ln140 = and i1 %or_ln140, %tmp_11

]]></Node>
<StgValue><ssdm name="and_ln140"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:20  br i1 %and_ln140, label %._crit_edge18, label %0

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %icmp_ln833 = icmp eq i11 %tmp_V, -1

]]></Node>
<StgValue><ssdm name="icmp_ln833"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:1  %icmp_ln837 = icmp ne i52 %tmp_V_203, 0

]]></Node>
<StgValue><ssdm name="icmp_ln837"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_13 = fcmp oeq double %select_ln136, 0x7FF0000000000000

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="225" st_id="11" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_13 = fcmp oeq double %select_ln136, 0x7FF0000000000000

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="226" st_id="12" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_13 = fcmp oeq double %select_ln136, 0x7FF0000000000000

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="227" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln18 = and i1 %icmp_ln833, %icmp_ln837

]]></Node>
<StgValue><ssdm name="and_ln18"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_13 = fcmp oeq double %select_ln136, 0x7FF0000000000000

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %and_ln141 = and i1 %or_ln140, %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln141"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_ln141 = or i1 %and_ln18, %and_ln141

]]></Node>
<StgValue><ssdm name="or_ln141"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %or_ln141, label %._crit_edge18, label %1

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_15 = fcmp oeq double %select_ln136, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="233" st_id="15" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_15 = fcmp oeq double %select_ln136, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="234" st_id="16" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_15 = fcmp oeq double %select_ln136, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="235" st_id="17" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_15 = fcmp oeq double %select_ln136, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln142 = and i1 %or_ln140, %tmp_15

]]></Node>
<StgValue><ssdm name="and_ln142"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln142, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_17 = fcmp oge double %select_ln136, 0x41B0000000000000

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  %select_ln143 = select i1 %sign, i16 -16384, i16 16384

]]></Node>
<StgValue><ssdm name="select_ln143"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge18

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="241" st_id="18" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_17 = fcmp oge double %select_ln136, 0x41B0000000000000

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="242" st_id="19" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_17 = fcmp oge double %select_ln136, 0x41B0000000000000

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="243" st_id="20" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_17 = fcmp oge double %select_ln136, 0x41B0000000000000

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln146 = and i1 %or_ln140, %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln146"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln146, label %4, label %5

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_19 = fcmp ole double %select_ln136, 0x3E30000000000000

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  %select_ln148 = select i1 %sign, i16 -32767, i16 32767

]]></Node>
<StgValue><ssdm name="select_ln148"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge18

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="249" st_id="21" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_19 = fcmp ole double %select_ln136, 0x3E30000000000000

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="250" st_id="22" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_19 = fcmp ole double %select_ln136, 0x3E30000000000000

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="251" st_id="23" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_19 = fcmp ole double %select_ln136, 0x3E30000000000000

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="252" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln151 = and i1 %or_ln140, %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln151"/></StgValue>
</operation>

<operation id="253" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln151, label %6, label %7

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="254" st_id="23" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_21 = fcmp ogt double %select_ln136, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="255" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  %select_ln153 = select i1 %sign, i16 -1, i16 1

]]></Node>
<StgValue><ssdm name="select_ln153"/></StgValue>
</operation>

<operation id="256" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge18

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="257" st_id="24" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_21 = fcmp ogt double %select_ln136, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="258" st_id="25" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_21 = fcmp ogt double %select_ln136, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="259" st_id="26" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_21 = fcmp ogt double %select_ln136, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="260" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln165 = and i1 %or_ln140, %tmp_21

]]></Node>
<StgValue><ssdm name="and_ln165"/></StgValue>
</operation>

<operation id="261" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln165, label %.preheader17.preheader, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="262" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="263" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.preheader:0  br label %.preheader17

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="264" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader:1  %p_3 = phi double [ %f_assign_2, %9 ], [ %select_ln136, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="265" st_id="27" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:8  %tmp_s = fcmp olt double %p_3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="266" st_id="28" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:8  %tmp_s = fcmp olt double %p_3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="267" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64">
<![CDATA[
.preheader:2  %bitcast_ln188 = bitcast double %p_3 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln188"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:3  %tmp_24 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln188, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="269" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="52" op_0_bw="64">
<![CDATA[
.preheader:4  %trunc_ln188 = trunc i64 %bitcast_ln188 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln188"/></StgValue>
</operation>

<operation id="270" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:5  %icmp_ln188_1 = icmp ne i11 %tmp_24, -1

]]></Node>
<StgValue><ssdm name="icmp_ln188_1"/></StgValue>
</operation>

<operation id="271" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader:6  %icmp_ln188_2 = icmp eq i52 %trunc_ln188, 0

]]></Node>
<StgValue><ssdm name="icmp_ln188_2"/></StgValue>
</operation>

<operation id="272" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:7  %or_ln188 = or i1 %icmp_ln188_2, %icmp_ln188_1

]]></Node>
<StgValue><ssdm name="or_ln188"/></StgValue>
</operation>

<operation id="273" st_id="29" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:8  %tmp_s = fcmp olt double %p_3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="274" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %reg_1 = phi i4 [ %reg_2, %9 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="reg_1"/></StgValue>
</operation>

<operation id="275" st_id="30" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:8  %tmp_s = fcmp olt double %p_3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="276" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:9  %and_ln188_1 = and i1 %or_ln188, %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln188_1"/></StgValue>
</operation>

<operation id="277" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:10  %icmp_ln188 = icmp ult i4 %reg_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="278" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:11  %and_ln188 = and i1 %and_ln188_1, %icmp_ln188

]]></Node>
<StgValue><ssdm name="and_ln188"/></StgValue>
</operation>

<operation id="279" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:12  %reg_2 = add i4 1, %reg_1

]]></Node>
<StgValue><ssdm name="reg_2"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:13  br i1 %and_ln188, label %9, label %_ifconv2

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="281" st_id="30" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_2 = fmul double %p_3, 4.000000e+00

]]></Node>
<StgValue><ssdm name="f_assign_2"/></StgValue>
</operation>

<operation id="282" st_id="30" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:0  %tmp_31 = fcmp oge double %p_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="283" st_id="31" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_2 = fmul double %p_3, 4.000000e+00

]]></Node>
<StgValue><ssdm name="f_assign_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="284" st_id="32" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_2 = fmul double %p_3, 4.000000e+00

]]></Node>
<StgValue><ssdm name="f_assign_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="285" st_id="33" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_2 = fmul double %p_3, 4.000000e+00

]]></Node>
<StgValue><ssdm name="f_assign_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="286" st_id="34" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_2 = fmul double %p_3, 4.000000e+00

]]></Node>
<StgValue><ssdm name="f_assign_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="287" st_id="35" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_2 = fmul double %p_3, 4.000000e+00

]]></Node>
<StgValue><ssdm name="f_assign_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="288" st_id="36" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_2 = fmul double %p_3, 4.000000e+00

]]></Node>
<StgValue><ssdm name="f_assign_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="289" st_id="37" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_2 = fmul double %p_3, 4.000000e+00

]]></Node>
<StgValue><ssdm name="f_assign_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="290" st_id="38" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_2 = fmul double %p_3, 4.000000e+00

]]></Node>
<StgValue><ssdm name="f_assign_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="291" st_id="39" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_2 = fmul double %p_3, 4.000000e+00

]]></Node>
<StgValue><ssdm name="f_assign_2"/></StgValue>
</operation>

<operation id="292" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="293" st_id="40" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:0  %tmp_31 = fcmp oge double %p_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="294" st_id="41" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:0  %tmp_31 = fcmp oge double %p_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="295" st_id="42" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:0  %tmp_31 = fcmp oge double %p_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="296" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:1  %and_ln189 = and i1 %or_ln188, %tmp_31

]]></Node>
<StgValue><ssdm name="and_ln189"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="297" st_id="43" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:2  %f_assign_4 = fmul double %p_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="298" st_id="44" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:2  %f_assign_4 = fmul double %p_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_4"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="299" st_id="45" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:2  %f_assign_4 = fmul double %p_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="300" st_id="46" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:2  %f_assign_4 = fmul double %p_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_4"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="301" st_id="47" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:2  %f_assign_4 = fmul double %p_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_4"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="302" st_id="48" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:2  %f_assign_4 = fmul double %p_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="303" st_id="49" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:2  %f_assign_4 = fmul double %p_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="304" st_id="50" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:2  %f_assign_4 = fmul double %p_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="305" st_id="51" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:2  %f_assign_4 = fmul double %p_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="306" st_id="52" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:2  %f_assign_4 = fmul double %p_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_4"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="307" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:3  %select_ln189 = select i1 %and_ln189, double %f_assign_4, double %p_3

]]></Node>
<StgValue><ssdm name="select_ln189"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="308" st_id="54" stage="14" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:9  %frac_3 = fadd double %select_ln189, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="309" st_id="55" stage="13" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:9  %frac_3 = fadd double %select_ln189, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="310" st_id="56" stage="12" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:9  %frac_3 = fadd double %select_ln189, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="311" st_id="57" stage="11" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:9  %frac_3 = fadd double %select_ln189, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="312" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="4">
<![CDATA[
_ifconv2:5  %zext_ln190_1 = zext i4 %reg_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln190_1"/></StgValue>
</operation>

<operation id="313" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv2:6  %fracLength_1 = sub i5 13, %zext_ln190_1

]]></Node>
<StgValue><ssdm name="fracLength_1"/></StgValue>
</operation>

<operation id="314" st_id="58" stage="10" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:9  %frac_3 = fadd double %select_ln189, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="315" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="5">
<![CDATA[
_ifconv2:7  %sext_ln190 = sext i5 %fracLength_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln190"/></StgValue>
</operation>

<operation id="316" st_id="59" stage="9" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:9  %frac_3 = fadd double %select_ln189, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac_3"/></StgValue>
</operation>

<operation id="317" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv2:10  %shl_ln120_1 = shl i14 1, %sext_ln190

]]></Node>
<StgValue><ssdm name="shl_ln120_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="318" st_id="60" stage="8" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:9  %frac_3 = fadd double %select_ln189, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac_3"/></StgValue>
</operation>

<operation id="319" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="14">
<![CDATA[
_ifconv2:11  %zext_ln120_1 = zext i14 %shl_ln120_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="320" st_id="60" stage="8" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:12  %tmp_i2 = sitofp i32 %zext_ln120_1 to double

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="321" st_id="61" stage="7" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:9  %frac_3 = fadd double %select_ln189, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac_3"/></StgValue>
</operation>

<operation id="322" st_id="61" stage="7" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:12  %tmp_i2 = sitofp i32 %zext_ln120_1 to double

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="323" st_id="62" stage="6" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:9  %frac_3 = fadd double %select_ln189, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac_3"/></StgValue>
</operation>

<operation id="324" st_id="62" stage="6" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:12  %tmp_i2 = sitofp i32 %zext_ln120_1 to double

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="325" st_id="63" stage="5" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:9  %frac_3 = fadd double %select_ln189, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac_3"/></StgValue>
</operation>

<operation id="326" st_id="63" stage="5" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:12  %tmp_i2 = sitofp i32 %zext_ln120_1 to double

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="327" st_id="64" stage="4" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:9  %frac_3 = fadd double %select_ln189, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac_3"/></StgValue>
</operation>

<operation id="328" st_id="64" stage="4" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:12  %tmp_i2 = sitofp i32 %zext_ln120_1 to double

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="329" st_id="65" stage="3" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:9  %frac_3 = fadd double %select_ln189, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac_3"/></StgValue>
</operation>

<operation id="330" st_id="65" stage="3" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:12  %tmp_i2 = sitofp i32 %zext_ln120_1 to double

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="331" st_id="66" stage="2" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:9  %frac_3 = fadd double %select_ln189, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac_3"/></StgValue>
</operation>

<operation id="332" st_id="66" stage="2" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:12  %tmp_i2 = sitofp i32 %zext_ln120_1 to double

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="333" st_id="67" stage="1" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:9  %frac_3 = fadd double %select_ln189, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac_3"/></StgValue>
</operation>

<operation id="334" st_id="67" stage="1" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:12  %tmp_i2 = sitofp i32 %zext_ln120_1 to double

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="335" st_id="68" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:13  %scaled_1 = fmul double %frac_3, %tmp_i2

]]></Node>
<StgValue><ssdm name="scaled_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="336" st_id="69" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:13  %scaled_1 = fmul double %frac_3, %tmp_i2

]]></Node>
<StgValue><ssdm name="scaled_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="337" st_id="70" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:13  %scaled_1 = fmul double %frac_3, %tmp_i2

]]></Node>
<StgValue><ssdm name="scaled_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="338" st_id="71" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:13  %scaled_1 = fmul double %frac_3, %tmp_i2

]]></Node>
<StgValue><ssdm name="scaled_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="339" st_id="72" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:13  %scaled_1 = fmul double %frac_3, %tmp_i2

]]></Node>
<StgValue><ssdm name="scaled_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="340" st_id="73" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:13  %scaled_1 = fmul double %frac_3, %tmp_i2

]]></Node>
<StgValue><ssdm name="scaled_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="341" st_id="74" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:13  %scaled_1 = fmul double %frac_3, %tmp_i2

]]></Node>
<StgValue><ssdm name="scaled_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="342" st_id="75" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:13  %scaled_1 = fmul double %frac_3, %tmp_i2

]]></Node>
<StgValue><ssdm name="scaled_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="343" st_id="76" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:13  %scaled_1 = fmul double %frac_3, %tmp_i2

]]></Node>
<StgValue><ssdm name="scaled_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="344" st_id="77" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:13  %scaled_1 = fmul double %frac_3, %tmp_i2

]]></Node>
<StgValue><ssdm name="scaled_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="345" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
_ifconv2:14  %p_Val2_111 = bitcast double %scaled_1 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_111"/></StgValue>
</operation>

<operation id="346" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:15  %tmp_V_206 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_111, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_206"/></StgValue>
</operation>

<operation id="347" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="52" op_0_bw="64">
<![CDATA[
_ifconv2:16  %tmp_V_207 = trunc i64 %p_Val2_111 to i52

]]></Node>
<StgValue><ssdm name="tmp_V_207"/></StgValue>
</operation>

<operation id="348" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="11">
<![CDATA[
_ifconv2:19  %zext_ln502_2 = zext i11 %tmp_V_206 to i12

]]></Node>
<StgValue><ssdm name="zext_ln502_2"/></StgValue>
</operation>

<operation id="349" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv2:20  %add_ln502_1 = add i12 -1023, %zext_ln502_2

]]></Node>
<StgValue><ssdm name="add_ln502_1"/></StgValue>
</operation>

<operation id="350" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv2:21  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502_1, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="351" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv2:22  %sub_ln1311_1 = sub i11 1023, %tmp_V_206

]]></Node>
<StgValue><ssdm name="sub_ln1311_1"/></StgValue>
</operation>

<operation id="352" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="11">
<![CDATA[
_ifconv2:23  %sext_ln1311_4 = sext i11 %sub_ln1311_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1311_4"/></StgValue>
</operation>

<operation id="353" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv2:24  %ush_2 = select i1 %isNeg_1, i12 %sext_ln1311_4, i12 %add_ln502_1

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="354" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
_ifconv2:17  %mantissa_V_1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_207, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_1"/></StgValue>
</operation>

<operation id="355" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="121" op_0_bw="54">
<![CDATA[
_ifconv2:18  %zext_ln682_15 = zext i54 %mantissa_V_1 to i121

]]></Node>
<StgValue><ssdm name="zext_ln682_15"/></StgValue>
</operation>

<operation id="356" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="12">
<![CDATA[
_ifconv2:25  %sext_ln1311_5 = sext i12 %ush_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_5"/></StgValue>
</operation>

<operation id="357" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="121" op_0_bw="32">
<![CDATA[
_ifconv2:26  %zext_ln1287_1 = zext i32 %sext_ln1311_5 to i121

]]></Node>
<StgValue><ssdm name="zext_ln1287_1"/></StgValue>
</operation>

<operation id="358" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="54" op_0_bw="32">
<![CDATA[
_ifconv2:27  %zext_ln1285_1 = zext i32 %sext_ln1311_5 to i54

]]></Node>
<StgValue><ssdm name="zext_ln1285_1"/></StgValue>
</operation>

<operation id="359" st_id="79" stage="2" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv2:28  %r_V_45 = lshr i54 %mantissa_V_1, %zext_ln1285_1

]]></Node>
<StgValue><ssdm name="r_V_45"/></StgValue>
</operation>

<operation id="360" st_id="79" stage="2" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
_ifconv2:29  %r_V_46 = shl i121 %zext_ln682_15, %zext_ln1287_1

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="361" st_id="80" stage="1" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv2:28  %r_V_45 = lshr i54 %mantissa_V_1, %zext_ln1285_1

]]></Node>
<StgValue><ssdm name="r_V_45"/></StgValue>
</operation>

<operation id="362" st_id="80" stage="1" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
_ifconv2:29  %r_V_46 = shl i121 %zext_ln682_15, %zext_ln1287_1

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="363" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv2:30  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_45, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="364" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:32  %tmp_36 = call i16 @_ssdm_op_PartSelect.i16.i121.i32.i32(i121 %r_V_46, i32 53, i32 68)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="365" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="1">
<![CDATA[
_ifconv2:31  %zext_ln662_1 = zext i1 %tmp_59 to i16

]]></Node>
<StgValue><ssdm name="zext_ln662_1"/></StgValue>
</operation>

<operation id="366" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv2:33  %val_V_1 = select i1 %isNeg_1, i16 %zext_ln662_1, i16 %tmp_36

]]></Node>
<StgValue><ssdm name="val_V_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="367" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="16">
<![CDATA[
_ifconv2:34  %zext_ln122_1 = zext i16 %val_V_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln122_1"/></StgValue>
</operation>

<operation id="368" st_id="82" stage="8" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:35  %tmp_i1 = sitofp i32 %zext_ln122_1 to double

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="369" st_id="83" stage="7" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:35  %tmp_i1 = sitofp i32 %zext_ln122_1 to double

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="370" st_id="84" stage="6" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:35  %tmp_i1 = sitofp i32 %zext_ln122_1 to double

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="371" st_id="85" stage="5" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:35  %tmp_i1 = sitofp i32 %zext_ln122_1 to double

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="372" st_id="86" stage="4" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:35  %tmp_i1 = sitofp i32 %zext_ln122_1 to double

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="373" st_id="87" stage="3" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:35  %tmp_i1 = sitofp i32 %zext_ln122_1 to double

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="374" st_id="88" stage="2" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:35  %tmp_i1 = sitofp i32 %zext_ln122_1 to double

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="375" st_id="89" stage="1" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:35  %tmp_i1 = sitofp i32 %zext_ln122_1 to double

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="376" st_id="90" stage="14" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:36  %rem_1 = fsub double %scaled_1, %tmp_i1

]]></Node>
<StgValue><ssdm name="rem_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="377" st_id="91" stage="13" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:36  %rem_1 = fsub double %scaled_1, %tmp_i1

]]></Node>
<StgValue><ssdm name="rem_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="378" st_id="92" stage="12" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:36  %rem_1 = fsub double %scaled_1, %tmp_i1

]]></Node>
<StgValue><ssdm name="rem_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="379" st_id="93" stage="11" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:36  %rem_1 = fsub double %scaled_1, %tmp_i1

]]></Node>
<StgValue><ssdm name="rem_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="380" st_id="94" stage="10" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:36  %rem_1 = fsub double %scaled_1, %tmp_i1

]]></Node>
<StgValue><ssdm name="rem_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="381" st_id="95" stage="9" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:36  %rem_1 = fsub double %scaled_1, %tmp_i1

]]></Node>
<StgValue><ssdm name="rem_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="382" st_id="96" stage="8" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:36  %rem_1 = fsub double %scaled_1, %tmp_i1

]]></Node>
<StgValue><ssdm name="rem_1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="383" st_id="97" stage="7" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:36  %rem_1 = fsub double %scaled_1, %tmp_i1

]]></Node>
<StgValue><ssdm name="rem_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="384" st_id="98" stage="6" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:36  %rem_1 = fsub double %scaled_1, %tmp_i1

]]></Node>
<StgValue><ssdm name="rem_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="385" st_id="99" stage="5" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:36  %rem_1 = fsub double %scaled_1, %tmp_i1

]]></Node>
<StgValue><ssdm name="rem_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="386" st_id="100" stage="4" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:36  %rem_1 = fsub double %scaled_1, %tmp_i1

]]></Node>
<StgValue><ssdm name="rem_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="387" st_id="101" stage="3" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:36  %rem_1 = fsub double %scaled_1, %tmp_i1

]]></Node>
<StgValue><ssdm name="rem_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="388" st_id="102" stage="2" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:36  %rem_1 = fsub double %scaled_1, %tmp_i1

]]></Node>
<StgValue><ssdm name="rem_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="389" st_id="103" stage="1" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:36  %rem_1 = fsub double %scaled_1, %tmp_i1

]]></Node>
<StgValue><ssdm name="rem_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="390" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64">
<![CDATA[
_ifconv2:37  %bitcast_ln123_1 = bitcast double %rem_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln123_1"/></StgValue>
</operation>

<operation id="391" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:38  %tmp_32 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln123_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="392" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="52" op_0_bw="64">
<![CDATA[
_ifconv2:39  %trunc_ln123_1 = trunc i64 %bitcast_ln123_1 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln123_1"/></StgValue>
</operation>

<operation id="393" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv2:40  %icmp_ln123_2 = icmp ne i11 %tmp_32, -1

]]></Node>
<StgValue><ssdm name="icmp_ln123_2"/></StgValue>
</operation>

<operation id="394" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv2:41  %icmp_ln123_3 = icmp eq i52 %trunc_ln123_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln123_3"/></StgValue>
</operation>

<operation id="395" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:42  %or_ln123_1 = or i1 %icmp_ln123_3, %icmp_ln123_2

]]></Node>
<StgValue><ssdm name="or_ln123_1"/></StgValue>
</operation>

<operation id="396" st_id="104" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:43  %tmp_33 = fcmp oge double %rem_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="397" st_id="104" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:45  %tmp_34 = fcmp ogt double %rem_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="398" st_id="105" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:43  %tmp_33 = fcmp oge double %rem_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="399" st_id="105" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:45  %tmp_34 = fcmp ogt double %rem_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="400" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="4">
<![CDATA[
_ifconv2:4  %zext_ln190 = zext i4 %reg_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln190"/></StgValue>
</operation>

<operation id="401" st_id="106" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:43  %tmp_33 = fcmp oge double %rem_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="402" st_id="106" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:45  %tmp_34 = fcmp ogt double %rem_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="403" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv2:50  %icmp_ln195 = icmp ne i4 %reg_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="404" st_id="106" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:56  %shl_ln199 = shl i16 2, %zext_ln190

]]></Node>
<StgValue><ssdm name="shl_ln199"/></StgValue>
</operation>

<operation id="405" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:57  %regime_1 = add i16 -2, %shl_ln199

]]></Node>
<StgValue><ssdm name="regime_1"/></StgValue>
</operation>

<operation id="406" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv2:58  %sub_ln200 = sub i4 -2, %reg_1

]]></Node>
<StgValue><ssdm name="sub_ln200"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="407" st_id="107" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:43  %tmp_33 = fcmp oge double %rem_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="408" st_id="107" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:45  %tmp_34 = fcmp ogt double %rem_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="409" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv2:49  %select_ln188_1 = select i1 %icmp_ln188, i16 %val_V_1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln188_1"/></StgValue>
</operation>

<operation id="410" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:51  %icmp_ln195_1 = icmp eq i16 %select_ln188_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln195_1"/></StgValue>
</operation>

<operation id="411" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="4">
<![CDATA[
_ifconv2:59  %zext_ln200 = zext i4 %sub_ln200 to i16

]]></Node>
<StgValue><ssdm name="zext_ln200"/></StgValue>
</operation>

<operation id="412" st_id="107" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:60  %shl_ln200 = shl i16 %regime_1, %zext_ln200

]]></Node>
<StgValue><ssdm name="shl_ln200"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="413" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="5">
<![CDATA[
_ifconv2:8  %sext_ln190_1 = sext i5 %fracLength_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln190_1"/></StgValue>
</operation>

<operation id="414" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:46  %bitsMore_1 = and i1 %or_ln123_1, %tmp_34

]]></Node>
<StgValue><ssdm name="bitsMore_1"/></StgValue>
</operation>

<operation id="415" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:47  %and_ln188_2 = and i1 %icmp_ln188, %bitsMore_1

]]></Node>
<StgValue><ssdm name="and_ln188_2"/></StgValue>
</operation>

<operation id="416" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:52  %or_ln195 = or i1 %icmp_ln195, %icmp_ln195_1

]]></Node>
<StgValue><ssdm name="or_ln195"/></StgValue>
</operation>

<operation id="417" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:53  %or_ln195_1 = or i1 %icmp_ln195, %icmp_ln195_1

]]></Node>
<StgValue><ssdm name="or_ln195_1"/></StgValue>
</operation>

<operation id="418" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:54  %xor_ln195 = xor i1 %or_ln195_1, true

]]></Node>
<StgValue><ssdm name="xor_ln195"/></StgValue>
</operation>

<operation id="419" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv2:55  %select_ln195 = select i1 %or_ln195, i16 %select_ln188_1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln195"/></StgValue>
</operation>

<operation id="420" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="1">
<![CDATA[
_ifconv2:61  %zext_ln200_1 = zext i1 %and_ln189 to i16

]]></Node>
<StgValue><ssdm name="zext_ln200_1"/></StgValue>
</operation>

<operation id="421" st_id="108" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:62  %shl_ln200_1 = shl i16 %zext_ln200_1, %sext_ln190_1

]]></Node>
<StgValue><ssdm name="shl_ln200_1"/></StgValue>
</operation>

<operation id="422" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="16">
<![CDATA[
_ifconv2:63  %trunc_ln200 = trunc i16 %shl_ln200 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln200"/></StgValue>
</operation>

<operation id="423" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="16">
<![CDATA[
_ifconv2:64  %trunc_ln200_1 = trunc i16 %shl_ln200_1 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln200_1"/></StgValue>
</operation>

<operation id="424" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="16">
<![CDATA[
_ifconv2:65  %trunc_ln200_2 = trunc i16 %select_ln195 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln200_2"/></StgValue>
</operation>

<operation id="425" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:68  %or_ln202 = or i1 %trunc_ln200_1, %trunc_ln200

]]></Node>
<StgValue><ssdm name="or_ln202"/></StgValue>
</operation>

<operation id="426" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:69  %or_ln202_1 = or i1 %and_ln188_2, %xor_ln195

]]></Node>
<StgValue><ssdm name="or_ln202_1"/></StgValue>
</operation>

<operation id="427" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:70  %or_ln202_2 = or i1 %or_ln202_1, %trunc_ln200_2

]]></Node>
<StgValue><ssdm name="or_ln202_2"/></StgValue>
</operation>

<operation id="428" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:71  %or_ln202_3 = or i1 %or_ln202_2, %or_ln202

]]></Node>
<StgValue><ssdm name="or_ln202_3"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="429" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:44  %bitNPlusOne_1 = and i1 %or_ln123_1, %tmp_33

]]></Node>
<StgValue><ssdm name="bitNPlusOne_1"/></StgValue>
</operation>

<operation id="430" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv2:48  %select_ln188 = select i1 %icmp_ln188, i1 %bitNPlusOne_1, i1 %and_ln189

]]></Node>
<StgValue><ssdm name="select_ln188"/></StgValue>
</operation>

<operation id="431" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:66  %or_ln200 = or i16 %shl_ln200, %select_ln195

]]></Node>
<StgValue><ssdm name="or_ln200"/></StgValue>
</operation>

<operation id="432" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:67  %or_ln200_1 = or i16 %or_ln200, %shl_ln200_1

]]></Node>
<StgValue><ssdm name="or_ln200_1"/></StgValue>
</operation>

<operation id="433" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:72  %and_ln202 = and i1 %select_ln188, %or_ln202_3

]]></Node>
<StgValue><ssdm name="and_ln202"/></StgValue>
</operation>

<operation id="434" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="1">
<![CDATA[
_ifconv2:73  %empty_254 = zext i1 %and_ln202 to i16

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="435" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:74  %empty_255 = add i16 %empty_254, %or_ln200_1

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="436" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
_ifconv2:75  br label %._crit_edge23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="437" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:85  br label %._crit_edge23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="438" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
._crit_edge23:0  %u_4 = phi i16 [ %empty_253, %_ifconv1 ], [ %empty_255, %_ifconv2 ]

]]></Node>
<StgValue><ssdm name="u_4"/></StgValue>
</operation>

<operation id="439" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge23:1  %sub_ln207 = sub i16 0, %u_4

]]></Node>
<StgValue><ssdm name="sub_ln207"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="440" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader17:1  %p_1 = phi double [ %f_assign_1, %8 ], [ %select_ln136, %.preheader17.preheader ]

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="441" st_id="111" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader17:9  %tmp_23 = fcmp oge double %p_1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="442" st_id="112" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader17:9  %tmp_23 = fcmp oge double %p_1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="443" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64">
<![CDATA[
.preheader17:3  %bitcast_ln168 = bitcast double %p_1 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln168"/></StgValue>
</operation>

<operation id="444" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader17:4  %tmp_22 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln168, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="445" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="52" op_0_bw="64">
<![CDATA[
.preheader17:5  %trunc_ln168 = trunc i64 %bitcast_ln168 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln168"/></StgValue>
</operation>

<operation id="446" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader17:6  %icmp_ln168_1 = icmp ne i11 %tmp_22, -1

]]></Node>
<StgValue><ssdm name="icmp_ln168_1"/></StgValue>
</operation>

<operation id="447" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader17:7  %icmp_ln168_2 = icmp eq i52 %trunc_ln168, 0

]]></Node>
<StgValue><ssdm name="icmp_ln168_2"/></StgValue>
</operation>

<operation id="448" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader17:8  %or_ln168 = or i1 %icmp_ln168_2, %icmp_ln168_1

]]></Node>
<StgValue><ssdm name="or_ln168"/></StgValue>
</operation>

<operation id="449" st_id="113" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader17:9  %tmp_23 = fcmp oge double %p_1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="450" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader17:0  %reg_0 = phi i4 [ %reg, %8 ], [ 1, %.preheader17.preheader ]

]]></Node>
<StgValue><ssdm name="reg_0"/></StgValue>
</operation>

<operation id="451" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader17:2  %icmp_ln168 = icmp ult i4 %reg_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="452" st_id="114" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader17:9  %tmp_23 = fcmp oge double %p_1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="453" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader17:10  %and_ln168_1 = and i1 %or_ln168, %tmp_23

]]></Node>
<StgValue><ssdm name="and_ln168_1"/></StgValue>
</operation>

<operation id="454" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader17:11  %and_ln168 = and i1 %icmp_ln168, %and_ln168_1

]]></Node>
<StgValue><ssdm name="and_ln168"/></StgValue>
</operation>

<operation id="455" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader17:12  br i1 %and_ln168, label %8, label %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="456" st_id="114" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_1 = fmul double %p_1, 2.500000e-01

]]></Node>
<StgValue><ssdm name="f_assign_1"/></StgValue>
</operation>

<operation id="457" st_id="114" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:0  %tmp_25 = fcmp oge double %p_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="458" st_id="115" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_1 = fmul double %p_1, 2.500000e-01

]]></Node>
<StgValue><ssdm name="f_assign_1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="459" st_id="116" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_1 = fmul double %p_1, 2.500000e-01

]]></Node>
<StgValue><ssdm name="f_assign_1"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="460" st_id="117" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_1 = fmul double %p_1, 2.500000e-01

]]></Node>
<StgValue><ssdm name="f_assign_1"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="461" st_id="118" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_1 = fmul double %p_1, 2.500000e-01

]]></Node>
<StgValue><ssdm name="f_assign_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="462" st_id="119" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_1 = fmul double %p_1, 2.500000e-01

]]></Node>
<StgValue><ssdm name="f_assign_1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="463" st_id="120" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_1 = fmul double %p_1, 2.500000e-01

]]></Node>
<StgValue><ssdm name="f_assign_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="464" st_id="121" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_1 = fmul double %p_1, 2.500000e-01

]]></Node>
<StgValue><ssdm name="f_assign_1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="465" st_id="122" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_1 = fmul double %p_1, 2.500000e-01

]]></Node>
<StgValue><ssdm name="f_assign_1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="466" st_id="123" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %f_assign_1 = fmul double %p_1, 2.500000e-01

]]></Node>
<StgValue><ssdm name="f_assign_1"/></StgValue>
</operation>

<operation id="467" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %reg = add i4 %reg_0, 1

]]></Node>
<StgValue><ssdm name="reg"/></StgValue>
</operation>

<operation id="468" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader17

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="469" st_id="124" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:0  %tmp_25 = fcmp oge double %p_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="470" st_id="125" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:0  %tmp_25 = fcmp oge double %p_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="471" st_id="126" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:0  %tmp_25 = fcmp oge double %p_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="472" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1  %and_ln169 = and i1 %or_ln168, %tmp_25

]]></Node>
<StgValue><ssdm name="and_ln169"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="473" st_id="127" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %f_assign_3 = fmul double %p_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_3"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="474" st_id="128" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %f_assign_3 = fmul double %p_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_3"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="475" st_id="129" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %f_assign_3 = fmul double %p_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_3"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="476" st_id="130" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %f_assign_3 = fmul double %p_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_3"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="477" st_id="131" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %f_assign_3 = fmul double %p_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_3"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="478" st_id="132" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %f_assign_3 = fmul double %p_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_3"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="479" st_id="133" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %f_assign_3 = fmul double %p_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_3"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="480" st_id="134" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %f_assign_3 = fmul double %p_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_3"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="481" st_id="135" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %f_assign_3 = fmul double %p_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_3"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="482" st_id="136" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %f_assign_3 = fmul double %p_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="f_assign_3"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="483" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:3  %select_ln169 = select i1 %and_ln169, double %f_assign_3, double %p_1

]]></Node>
<StgValue><ssdm name="select_ln169"/></StgValue>
</operation>

<operation id="484" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="4">
<![CDATA[
_ifconv1:5  %zext_ln170_1 = zext i4 %reg_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln170_1"/></StgValue>
</operation>

<operation id="485" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv1:6  %fracLength = sub i5 13, %zext_ln170_1

]]></Node>
<StgValue><ssdm name="fracLength"/></StgValue>
</operation>

<operation id="486" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ifconv1:9  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %fracLength, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="487" st_id="138" stage="14" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:11  %frac = fadd double %select_ln169, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="488" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:49  %bitcast_ln173 = bitcast double %select_ln169 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln173"/></StgValue>
</operation>

<operation id="489" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:50  %tmp_29 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln173, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="490" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="52" op_0_bw="64">
<![CDATA[
_ifconv1:51  %trunc_ln173 = trunc i64 %bitcast_ln173 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln173"/></StgValue>
</operation>

<operation id="491" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:52  %icmp_ln173 = icmp ne i11 %tmp_29, -1

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="492" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv1:53  %icmp_ln173_1 = icmp eq i52 %trunc_ln173, 0

]]></Node>
<StgValue><ssdm name="icmp_ln173_1"/></StgValue>
</operation>

<operation id="493" st_id="138" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:55  %tmp_30 = fcmp ogt double %select_ln169, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="494" st_id="139" stage="13" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:11  %frac = fadd double %select_ln169, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="495" st_id="139" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:55  %tmp_30 = fcmp ogt double %select_ln169, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="496" st_id="140" stage="12" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:11  %frac = fadd double %select_ln169, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="497" st_id="140" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:55  %tmp_30 = fcmp ogt double %select_ln169, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="498" st_id="141" stage="11" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:11  %frac = fadd double %select_ln169, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="499" st_id="141" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:55  %tmp_30 = fcmp ogt double %select_ln169, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="500" st_id="142" stage="10" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:11  %frac = fadd double %select_ln169, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="501" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="5">
<![CDATA[
_ifconv1:7  %sext_ln170 = sext i5 %fracLength to i14

]]></Node>
<StgValue><ssdm name="sext_ln170"/></StgValue>
</operation>

<operation id="502" st_id="143" stage="9" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:11  %frac = fadd double %select_ln169, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="503" st_id="143" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv1:12  %shl_ln120 = shl i14 1, %sext_ln170

]]></Node>
<StgValue><ssdm name="shl_ln120"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="504" st_id="144" stage="8" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:11  %frac = fadd double %select_ln169, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="505" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="14">
<![CDATA[
_ifconv1:13  %zext_ln120 = zext i14 %shl_ln120 to i32

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="506" st_id="144" stage="8" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:14  %tmp_i = sitofp i32 %zext_ln120 to double

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="507" st_id="145" stage="7" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:11  %frac = fadd double %select_ln169, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="508" st_id="145" stage="7" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:14  %tmp_i = sitofp i32 %zext_ln120 to double

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="509" st_id="146" stage="6" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:11  %frac = fadd double %select_ln169, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="510" st_id="146" stage="6" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:14  %tmp_i = sitofp i32 %zext_ln120 to double

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="511" st_id="147" stage="5" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:11  %frac = fadd double %select_ln169, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="512" st_id="147" stage="5" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:14  %tmp_i = sitofp i32 %zext_ln120 to double

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="513" st_id="148" stage="4" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:11  %frac = fadd double %select_ln169, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="514" st_id="148" stage="4" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:14  %tmp_i = sitofp i32 %zext_ln120 to double

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="515" st_id="149" stage="3" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:11  %frac = fadd double %select_ln169, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="516" st_id="149" stage="3" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:14  %tmp_i = sitofp i32 %zext_ln120 to double

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="517" st_id="150" stage="2" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:11  %frac = fadd double %select_ln169, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="518" st_id="150" stage="2" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:14  %tmp_i = sitofp i32 %zext_ln120 to double

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="519" st_id="151" stage="1" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:11  %frac = fadd double %select_ln169, -1.000000e+00

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="520" st_id="151" stage="1" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:14  %tmp_i = sitofp i32 %zext_ln120 to double

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="521" st_id="152" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:15  %scaled = fmul double %frac, %tmp_i

]]></Node>
<StgValue><ssdm name="scaled"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="522" st_id="153" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:15  %scaled = fmul double %frac, %tmp_i

]]></Node>
<StgValue><ssdm name="scaled"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="523" st_id="154" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:15  %scaled = fmul double %frac, %tmp_i

]]></Node>
<StgValue><ssdm name="scaled"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="524" st_id="155" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:15  %scaled = fmul double %frac, %tmp_i

]]></Node>
<StgValue><ssdm name="scaled"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="525" st_id="156" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:15  %scaled = fmul double %frac, %tmp_i

]]></Node>
<StgValue><ssdm name="scaled"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="526" st_id="157" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:15  %scaled = fmul double %frac, %tmp_i

]]></Node>
<StgValue><ssdm name="scaled"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="527" st_id="158" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:15  %scaled = fmul double %frac, %tmp_i

]]></Node>
<StgValue><ssdm name="scaled"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="528" st_id="159" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:15  %scaled = fmul double %frac, %tmp_i

]]></Node>
<StgValue><ssdm name="scaled"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="529" st_id="160" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:15  %scaled = fmul double %frac, %tmp_i

]]></Node>
<StgValue><ssdm name="scaled"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="530" st_id="161" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:15  %scaled = fmul double %frac, %tmp_i

]]></Node>
<StgValue><ssdm name="scaled"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="531" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:16  %p_Val2_107 = bitcast double %scaled to i64

]]></Node>
<StgValue><ssdm name="p_Val2_107"/></StgValue>
</operation>

<operation id="532" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:17  %tmp_V_204 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_107, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_204"/></StgValue>
</operation>

<operation id="533" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="52" op_0_bw="64">
<![CDATA[
_ifconv1:18  %tmp_V_205 = trunc i64 %p_Val2_107 to i52

]]></Node>
<StgValue><ssdm name="tmp_V_205"/></StgValue>
</operation>

<operation id="534" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="11">
<![CDATA[
_ifconv1:21  %zext_ln502 = zext i11 %tmp_V_204 to i12

]]></Node>
<StgValue><ssdm name="zext_ln502"/></StgValue>
</operation>

<operation id="535" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv1:22  %add_ln502 = add i12 -1023, %zext_ln502

]]></Node>
<StgValue><ssdm name="add_ln502"/></StgValue>
</operation>

<operation id="536" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv1:23  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="537" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:24  %sub_ln1311 = sub i11 1023, %tmp_V_204

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="538" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="11">
<![CDATA[
_ifconv1:25  %sext_ln1311 = sext i11 %sub_ln1311 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="539" st_id="162" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv1:26  %ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="540" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
_ifconv1:19  %mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_205, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="541" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="121" op_0_bw="54">
<![CDATA[
_ifconv1:20  %zext_ln682 = zext i54 %mantissa_V to i121

]]></Node>
<StgValue><ssdm name="zext_ln682"/></StgValue>
</operation>

<operation id="542" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="12">
<![CDATA[
_ifconv1:27  %sext_ln1311_3 = sext i12 %ush to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_3"/></StgValue>
</operation>

<operation id="543" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="121" op_0_bw="32">
<![CDATA[
_ifconv1:28  %zext_ln1287 = zext i32 %sext_ln1311_3 to i121

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="544" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="54" op_0_bw="32">
<![CDATA[
_ifconv1:29  %zext_ln1285 = zext i32 %sext_ln1311_3 to i54

]]></Node>
<StgValue><ssdm name="zext_ln1285"/></StgValue>
</operation>

<operation id="545" st_id="163" stage="2" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv1:30  %r_V = lshr i54 %mantissa_V, %zext_ln1285

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="546" st_id="163" stage="2" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
_ifconv1:31  %r_V_44 = shl i121 %zext_ln682, %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="547" st_id="164" stage="1" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv1:30  %r_V = lshr i54 %mantissa_V, %zext_ln1285

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="548" st_id="164" stage="1" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
_ifconv1:31  %r_V_44 = shl i121 %zext_ln682, %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="549" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv1:32  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="550" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:34  %tmp_35 = call i16 @_ssdm_op_PartSelect.i16.i121.i32.i32(i121 %r_V_44, i32 53, i32 68)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="551" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="1">
<![CDATA[
_ifconv1:33  %zext_ln662 = zext i1 %tmp_57 to i16

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="552" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:35  %val_V = select i1 %isNeg, i16 %zext_ln662, i16 %tmp_35

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="553" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="16">
<![CDATA[
_ifconv1:36  %zext_ln122 = zext i16 %val_V to i32

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="554" st_id="166" stage="8" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:37  %tmp_i_252 = sitofp i32 %zext_ln122 to double

]]></Node>
<StgValue><ssdm name="tmp_i_252"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="555" st_id="167" stage="7" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:37  %tmp_i_252 = sitofp i32 %zext_ln122 to double

]]></Node>
<StgValue><ssdm name="tmp_i_252"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="556" st_id="168" stage="6" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:37  %tmp_i_252 = sitofp i32 %zext_ln122 to double

]]></Node>
<StgValue><ssdm name="tmp_i_252"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="557" st_id="169" stage="5" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:37  %tmp_i_252 = sitofp i32 %zext_ln122 to double

]]></Node>
<StgValue><ssdm name="tmp_i_252"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="558" st_id="170" stage="4" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:37  %tmp_i_252 = sitofp i32 %zext_ln122 to double

]]></Node>
<StgValue><ssdm name="tmp_i_252"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="559" st_id="171" stage="3" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:37  %tmp_i_252 = sitofp i32 %zext_ln122 to double

]]></Node>
<StgValue><ssdm name="tmp_i_252"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="560" st_id="172" stage="2" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:37  %tmp_i_252 = sitofp i32 %zext_ln122 to double

]]></Node>
<StgValue><ssdm name="tmp_i_252"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="561" st_id="173" stage="1" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:37  %tmp_i_252 = sitofp i32 %zext_ln122 to double

]]></Node>
<StgValue><ssdm name="tmp_i_252"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="562" st_id="174" stage="14" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:38  %rem = fsub double %scaled, %tmp_i_252

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="563" st_id="175" stage="13" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:38  %rem = fsub double %scaled, %tmp_i_252

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="564" st_id="176" stage="12" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:38  %rem = fsub double %scaled, %tmp_i_252

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="565" st_id="177" stage="11" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:38  %rem = fsub double %scaled, %tmp_i_252

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="566" st_id="178" stage="10" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:38  %rem = fsub double %scaled, %tmp_i_252

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="567" st_id="179" stage="9" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:38  %rem = fsub double %scaled, %tmp_i_252

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="568" st_id="180" stage="8" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:38  %rem = fsub double %scaled, %tmp_i_252

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="569" st_id="181" stage="7" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:38  %rem = fsub double %scaled, %tmp_i_252

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="570" st_id="182" stage="6" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:38  %rem = fsub double %scaled, %tmp_i_252

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="571" st_id="183" stage="5" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:38  %rem = fsub double %scaled, %tmp_i_252

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="572" st_id="184" stage="4" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:38  %rem = fsub double %scaled, %tmp_i_252

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="573" st_id="185" stage="3" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:38  %rem = fsub double %scaled, %tmp_i_252

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="574" st_id="186" stage="2" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:38  %rem = fsub double %scaled, %tmp_i_252

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="575" st_id="187" stage="1" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:38  %rem = fsub double %scaled, %tmp_i_252

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="576" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:39  %bitcast_ln123 = bitcast double %rem to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln123"/></StgValue>
</operation>

<operation id="577" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:40  %tmp_26 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln123, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="578" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="52" op_0_bw="64">
<![CDATA[
_ifconv1:41  %trunc_ln123 = trunc i64 %bitcast_ln123 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln123"/></StgValue>
</operation>

<operation id="579" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:42  %icmp_ln123 = icmp ne i11 %tmp_26, -1

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="580" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv1:43  %icmp_ln123_1 = icmp eq i52 %trunc_ln123, 0

]]></Node>
<StgValue><ssdm name="icmp_ln123_1"/></StgValue>
</operation>

<operation id="581" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:44  %or_ln123 = or i1 %icmp_ln123_1, %icmp_ln123

]]></Node>
<StgValue><ssdm name="or_ln123"/></StgValue>
</operation>

<operation id="582" st_id="188" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:45  %tmp_27 = fcmp oge double %rem, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="583" st_id="188" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:47  %tmp_28 = fcmp ogt double %rem, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="584" st_id="189" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:45  %tmp_27 = fcmp oge double %rem, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="585" st_id="189" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:47  %tmp_28 = fcmp ogt double %rem, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="586" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="4">
<![CDATA[
_ifconv1:4  %zext_ln170 = zext i4 %reg_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="587" st_id="190" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:45  %tmp_27 = fcmp oge double %rem, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="588" st_id="190" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:47  %tmp_28 = fcmp ogt double %rem, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="589" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv1:59  %icmp_ln175 = icmp ne i4 %reg_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln175"/></StgValue>
</operation>

<operation id="590" st_id="190" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:65  %shl_ln180 = shl i16 2, %zext_ln170

]]></Node>
<StgValue><ssdm name="shl_ln180"/></StgValue>
</operation>

<operation id="591" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:66  %regime = add i16 -2, %shl_ln180

]]></Node>
<StgValue><ssdm name="regime"/></StgValue>
</operation>

<operation id="592" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv1:67  %sub_ln181 = sub i4 -2, %reg_0

]]></Node>
<StgValue><ssdm name="sub_ln181"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="593" st_id="191" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:45  %tmp_27 = fcmp oge double %rem, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="594" st_id="191" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:47  %tmp_28 = fcmp ogt double %rem, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="595" st_id="191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:48  %bitsMore = and i1 %or_ln123, %tmp_28

]]></Node>
<StgValue><ssdm name="bitsMore"/></StgValue>
</operation>

<operation id="596" st_id="191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:54  %or_ln173 = or i1 %icmp_ln173_1, %icmp_ln173

]]></Node>
<StgValue><ssdm name="or_ln173"/></StgValue>
</operation>

<operation id="597" st_id="191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:56  %and_ln173 = and i1 %or_ln173, %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln173"/></StgValue>
</operation>

<operation id="598" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:57  %select_ln171 = select i1 %tmp_55, i1 %and_ln173, i1 %bitsMore

]]></Node>
<StgValue><ssdm name="select_ln171"/></StgValue>
</operation>

<operation id="599" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:58  %select_ln171_1 = select i1 %tmp_55, i16 0, i16 %val_V

]]></Node>
<StgValue><ssdm name="select_ln171_1"/></StgValue>
</operation>

<operation id="600" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:60  %icmp_ln175_1 = icmp eq i16 %select_ln171_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln175_1"/></StgValue>
</operation>

<operation id="601" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="4">
<![CDATA[
_ifconv1:68  %zext_ln181 = zext i4 %sub_ln181 to i16

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="602" st_id="191" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:69  %shl_ln181 = shl i16 %regime, %zext_ln181

]]></Node>
<StgValue><ssdm name="shl_ln181"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="603" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="5">
<![CDATA[
_ifconv1:8  %sext_ln170_1 = sext i5 %fracLength to i16

]]></Node>
<StgValue><ssdm name="sext_ln170_1"/></StgValue>
</operation>

<operation id="604" st_id="192" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:61  %or_ln175 = or i1 %icmp_ln175, %icmp_ln175_1

]]></Node>
<StgValue><ssdm name="or_ln175"/></StgValue>
</operation>

<operation id="605" st_id="192" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:62  %or_ln175_1 = or i1 %icmp_ln175, %icmp_ln175_1

]]></Node>
<StgValue><ssdm name="or_ln175_1"/></StgValue>
</operation>

<operation id="606" st_id="192" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:63  %xor_ln175 = xor i1 %or_ln175_1, true

]]></Node>
<StgValue><ssdm name="xor_ln175"/></StgValue>
</operation>

<operation id="607" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:64  %select_ln175 = select i1 %or_ln175, i16 %select_ln171_1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln175"/></StgValue>
</operation>

<operation id="608" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="1">
<![CDATA[
_ifconv1:70  %zext_ln181_1 = zext i1 %and_ln169 to i16

]]></Node>
<StgValue><ssdm name="zext_ln181_1"/></StgValue>
</operation>

<operation id="609" st_id="192" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:71  %shl_ln181_1 = shl i16 %zext_ln181_1, %sext_ln170_1

]]></Node>
<StgValue><ssdm name="shl_ln181_1"/></StgValue>
</operation>

<operation id="610" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="16">
<![CDATA[
_ifconv1:72  %trunc_ln181 = trunc i16 %shl_ln181 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln181"/></StgValue>
</operation>

<operation id="611" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="16">
<![CDATA[
_ifconv1:73  %trunc_ln181_1 = trunc i16 %shl_ln181_1 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln181_1"/></StgValue>
</operation>

<operation id="612" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="16">
<![CDATA[
_ifconv1:74  %trunc_ln181_2 = trunc i16 %select_ln175 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln181_2"/></StgValue>
</operation>

<operation id="613" st_id="192" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:77  %or_ln183 = or i1 %trunc_ln181_1, %trunc_ln181

]]></Node>
<StgValue><ssdm name="or_ln183"/></StgValue>
</operation>

<operation id="614" st_id="192" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:78  %or_ln183_1 = or i1 %select_ln171, %xor_ln175

]]></Node>
<StgValue><ssdm name="or_ln183_1"/></StgValue>
</operation>

<operation id="615" st_id="192" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:79  %or_ln183_2 = or i1 %or_ln183_1, %trunc_ln181_2

]]></Node>
<StgValue><ssdm name="or_ln183_2"/></StgValue>
</operation>

<operation id="616" st_id="192" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:80  %or_ln183_3 = or i1 %or_ln183_2, %or_ln183

]]></Node>
<StgValue><ssdm name="or_ln183_3"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="617" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:10  %xor_ln171 = xor i1 %tmp_55, true

]]></Node>
<StgValue><ssdm name="xor_ln171"/></StgValue>
</operation>

<operation id="618" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:46  %bitNPlusOne = and i1 %or_ln123, %tmp_27

]]></Node>
<StgValue><ssdm name="bitNPlusOne"/></StgValue>
</operation>

<operation id="619" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:75  %or_ln181 = or i16 %shl_ln181, %select_ln175

]]></Node>
<StgValue><ssdm name="or_ln181"/></StgValue>
</operation>

<operation id="620" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:76  %or_ln181_1 = or i16 %or_ln181, %shl_ln181_1

]]></Node>
<StgValue><ssdm name="or_ln181_1"/></StgValue>
</operation>

<operation id="621" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:81  %and_ln183 = and i1 %bitNPlusOne, %or_ln183_3

]]></Node>
<StgValue><ssdm name="and_ln183"/></StgValue>
</operation>

<operation id="622" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:82  %and_ln183_1 = and i1 %and_ln183, %xor_ln171

]]></Node>
<StgValue><ssdm name="and_ln183_1"/></StgValue>
</operation>

<operation id="623" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="1">
<![CDATA[
_ifconv1:83  %empty = zext i1 %and_ln183_1 to i16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="624" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:84  %empty_253 = add i16 %empty, %or_ln181_1

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="625" st_id="194" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln140" val="0"/>
<literal name="or_ln141" val="0"/>
<literal name="and_ln142" val="0"/>
<literal name="and_ln146" val="0"/>
<literal name="and_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge23:2  %select_ln206 = select i1 %sign, i16 %sub_ln207, i16 %u_4

]]></Node>
<StgValue><ssdm name="select_ln206"/></StgValue>
</operation>

<operation id="626" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln140" val="0"/>
<literal name="or_ln141" val="0"/>
<literal name="and_ln142" val="0"/>
<literal name="and_ln146" val="0"/>
<literal name="and_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge23:3  br label %._crit_edge18

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="627" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
._crit_edge18:0  %p_0 = phi i16 [ %select_ln143, %2 ], [ %select_ln148, %4 ], [ %select_ln153, %6 ], [ %select_ln206, %._crit_edge23 ], [ 0, %_ifconv ], [ -32768, %0 ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="628" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="16">
<![CDATA[
._crit_edge18:1  ret i16 %p_0

]]></Node>
<StgValue><ssdm name="ret_ln210"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
