$date
	Mon Aug 18 22:58:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_link_top $end
$var wire 1 ! done $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ req $end
$var wire 8 % last_byte [7:0] $end
$var wire 1 ! done $end
$var wire 8 & data [7:0] $end
$var wire 1 ' ack $end
$scope module master_inst $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 ' ack $end
$var reg 8 ( data [7:0] $end
$var reg 1 ! done $end
$var reg 2 ) idx_next [1:0] $end
$var reg 2 * idx_present [1:0] $end
$var reg 1 $ req $end
$var reg 2 + state_next [1:0] $end
$var reg 2 , state_present [1:0] $end
$upscope $end
$scope module slave_inst $end
$var wire 1 " clk $end
$var wire 8 - data_in [7:0] $end
$var wire 1 $ req $end
$var wire 1 # rst $end
$var reg 1 ' ack $end
$var reg 2 . ack_cnt [1:0] $end
$var reg 8 / last_byte [7:0] $end
$var reg 1 0 prev_req $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
x'
bx &
bx %
x$
1#
0"
0!
$end
#5
b0 )
b1 +
b10100000 &
b10100000 (
b10100000 -
1$
b0 *
b0 ,
b0 %
b0 /
b0 .
0'
00
1"
#10
0"
#15
b1 +
b10100000 &
b10100000 (
b10100000 -
1$
1"
#20
0"
0#
#25
b10 +
0$
b1 ,
b1 .
1'
b10100000 %
b10100000 /
10
1"
#30
0"
#35
b10 .
00
b10 ,
1"
#40
0"
#45
b1 +
1$
b10100001 &
b10100001 (
b10100001 -
b1 )
b0 .
0'
1"
#50
0"
#55
b10 +
0$
b1 .
1'
b10100001 %
b10100001 /
10
b1 *
b1 ,
1"
#60
0"
#65
b10 ,
b10 .
00
1"
#70
0"
#75
b1 +
1$
b10100010 &
b10100010 (
b10100010 -
b10 )
b0 .
0'
1"
#80
0"
#85
b10 +
0$
b10 *
b1 ,
b1 .
1'
b10100010 %
b10100010 /
10
1"
#90
0"
#95
b10 .
00
b10 ,
1"
#100
0"
#105
b1 +
1$
b10100011 &
b10100011 (
b10100011 -
b11 )
b0 .
0'
1"
#110
0"
#115
b10 +
0$
b1 .
1'
b10100011 %
b10100011 /
10
b11 *
b1 ,
1"
#120
0"
#125
b10 ,
b10 .
00
1"
#130
0"
#135
b11 +
1!
b0 .
0'
1"
#140
0"
#145
b0 +
0!
b11 ,
1"
