LUT	|MAX4GALAVAPeripheryTop|
LUT	|MAX4GALAVAPeripheryTop|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|max_events:inst_ln92_maxevents|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|vhdl_bus_synchronizer:inst_ln11_bussynchroniser|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|vhdl_bus_synchronizer:inst_ln11_bussynchroniser|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|vhdl_bus_synchronizer:inst_ln11_bussynchroniser1|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|vhdl_bus_synchronizer:inst_ln11_bussynchroniser1|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|vhdl_bus_synchronizer:inst_ln11_bussynchroniser2|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|vhdl_bus_synchronizer:inst_ln11_bussynchroniser2|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|vhdl_bus_synchronizer:inst_ln11_bussynchroniser3|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|vhdl_bus_synchronizer:inst_ln11_bussynchroniser3|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|vhdl_bus_synchronizer:inst_ln11_bussynchroniser4|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|vhdl_bus_synchronizer:inst_ln11_bussynchroniser4|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|vhdl_bus_synchronizer:inst_ln11_bussynchroniser5|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|vhdl_bus_synchronizer:inst_ln11_bussynchroniser5|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|vhdl_bus_synchronizer:inst_ln11_bussynchroniser6|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|MAXEvents:max_events|vhdl_bus_synchronizer:inst_ln11_bussynchroniser6|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_8md:rs_dgwp|dffpipe_7f9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|alt_synch_pipe_9md:ws_dgrp|dffpipe_8f9:dffpipe8|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|altsyncram_c8e1:fifo_ram|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|altsyncram_c8e1:fifo_ram|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:rx_cmd_fifo|dcfifo_0q52:auto_generated|cmpr_b16:wrfull_eq_comp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_6md:rs_dgwp|dffpipe_5f9:dffpipe6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|alt_synch_pipe_7md:ws_dgrp|dffpipe_6f9:dffpipe9|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|altsyncram_c8e1:fifo_ram|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|altsyncram_c8e1:fifo_ram|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|cmpr_b16:wrfull_eq_comp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_flash_if:cpld_flash_ext_inst|dcfifo_mixed_widths:tx_cmd_fifo|dcfifo_hj62:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|max4_cpld_ioexpand:cpld_io_ext_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|vhdl_input_synchronized_bus_synchronizer:reconfig_triger_strobe|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|vhdl_input_synchronized_bus_synchronizer:reconfig_triger_strobe|vhdl_bus_synchronizer:bus_sync_i|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4CPLDInterface:max4_cpld_top_level|vhdl_input_synchronized_bus_synchronizer:reconfig_triger_strobe|vhdl_bus_synchronizer:bus_sync_i|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id11_nodeinput_child_3child_3_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id2_nodeinput_child_0child_0_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id5_nodeinput_child_1child_1_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|InputRegisterEntity2013_32:node_id8_nodeinput_child_2child_2_data0_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixedCast_32_n2_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_TONEAREVEN_pipe:node_id35_nodecast|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_48_NodeEqInlined_pipe:node_id36_nodeeqinlined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id37_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id38_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|MaxDCFixed_ADD_32_0_TWOSCOMPLEMENT_32_0_TWOSCOMPLEMENT_nogrowbits_pipe1:node_id39_nodeadd|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|OutputRegisterEntity_48with_reset:node_id27current_run_cycle_count_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay|SimpleSR:inst_ln34_alterasrldelay|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay|SimpleSR:inst_ln34_alterasrldelay|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay|SimpleSR:inst_ln34_alterasrldelay|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay|SimpleSR:inst_ln34_alterasrldelay|altdpram:\mlab_opt:sreg_mlab_rtl_0|dpram_1nt1:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay|SimpleSR:inst_ln34_alterasrldelay|altdpram:\mlab_opt:sreg_mlab_rtl_0|dpram_1nt1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay|SimpleSR:inst_ln34_alterasrldelay|altdpram:\mlab_opt:sreg_mlab_rtl_0|dpram_1nt1:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay1|SimpleSR:inst_ln34_alterasrldelay|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay1|SimpleSR:inst_ln34_alterasrldelay|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay1|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay1|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay1|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay1|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay1|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay1|SimpleSR:inst_ln34_alterasrldelay|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay1|SimpleSR:inst_ln34_alterasrldelay|altdpram:\mlab_opt:sreg_mlab_rtl_0|dpram_1nt1:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay1|SimpleSR:inst_ln34_alterasrldelay|altdpram:\mlab_opt:sreg_mlab_rtl_0|dpram_1nt1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay1|SimpleSR:inst_ln34_alterasrldelay|altdpram:\mlab_opt:sreg_mlab_rtl_0|dpram_1nt1:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay2|SimpleSR:inst_ln34_alterasrldelay|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay2|SimpleSR:inst_ln34_alterasrldelay|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay2|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay2|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay2|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay2|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay2|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay2|SimpleSR:inst_ln34_alterasrldelay|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay2|SimpleSR:inst_ln34_alterasrldelay|altdpram:\mlab_opt:sreg_mlab_rtl_0|dpram_1nt1:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay2|SimpleSR:inst_ln34_alterasrldelay|altdpram:\mlab_opt:sreg_mlab_rtl_0|dpram_1nt1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay2|SimpleSR:inst_ln34_alterasrldelay|altdpram:\mlab_opt:sreg_mlab_rtl_0|dpram_1nt1:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay3|SimpleSR:inst_ln34_alterasrldelay|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay3|SimpleSR:inst_ln34_alterasrldelay|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay3|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay3|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay3|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay3|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay3|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay3|SimpleSR:inst_ln34_alterasrldelay|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay3|SimpleSR:inst_ln34_alterasrldelay|altdpram:\mlab_opt:sreg_mlab_rtl_0|dpram_1nt1:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay3|SimpleSR:inst_ln34_alterasrldelay|altdpram:\mlab_opt:sreg_mlab_rtl_0|dpram_1nt1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|SRLDelay_1x4_reg2:inst_ln61_alterasrldelay3|SimpleSR:inst_ln34_alterasrldelay|altdpram:\mlab_opt:sreg_mlab_rtl_0|dpram_1nt1:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id24_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|StateMachineEntity_CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:node_id30_nodecounter|CpuStreamKernel_Counter_48_NUMERIC_INCREMENTING_1_0_0_false_COUNT_LT_MAX_THEN_WRAP_49:inst_ln162_statemachineentitycore|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id11_NodeInput_has_filled_reg_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id11_nodeinput_ce_pipereg1_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id11_nodeinput_ce_pipereg_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id21_NodeOutput_has_filled_reg_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id21_nodeoutput_ce_pipereg_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id24_NodeCounter_has_filled_reg_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id24_nodecounter_ce_pipereg_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id27_NodeOutputMappedReg_has_filled_reg_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id27_nodeoutputmappedreg_ce_pipereg_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id2_NodeInput_has_filled_reg_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id2_nodeinput_ce_pipereg1_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id2_nodeinput_ce_pipereg_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id30_nodecounter_ce_pipereg_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id31_NodeFlush_has_filled_reg_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id31_nodeflush_ce_pipereg_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id35_nodecast_ce_pipereg_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id36_nodeeqinlined_ce_pipereg_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id37_nodeadd_ce_pipereg_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id38_nodeadd_ce_pipereg_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id39_nodeadd_ce_pipereg_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id5_NodeInput_has_filled_reg_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id5_nodeinput_ce_pipereg1_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id5_nodeinput_ce_pipereg_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id8_NodeInput_has_filled_reg_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id8_nodeinput_ce_pipereg1_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|CpuStreamKernel:CpuStreamKernel_core|dff_ce_syncsr:node_id8_nodeinput_ce_pipereg_inst_0|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_0:ce_fill_0_0_pdc0|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_0:ce_fill_0_0_pdc0|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_0:ce_fill_0_0_pdc0|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_0:ce_fill_0_0_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_0:ce_fill_0_0_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_0:ce_fill_0_0_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_0:ce_fill_0_0_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_0:ce_fill_0_0_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_0:ce_fill_0_0_pdc0|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_1:ce_fill_0_1_pdc0|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_1:ce_fill_0_1_pdc0|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_1:ce_fill_0_1_pdc0|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_1:ce_fill_0_1_pdc0|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_1:ce_fill_0_1_pdc0|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_1:ce_fill_0_1_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_1:ce_fill_0_1_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_1:ce_fill_0_1_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_1:ce_fill_0_1_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_1:ce_fill_0_1_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_1:ce_fill_0_1_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_1:ce_fill_0_1_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_1:ce_fill_0_1_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FillLevelCounter_1:ce_fill_0_1_pdc0|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FlushLevelCounter_2:ce_flush_0_2_pdc0|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FlushLevelCounter_2:ce_flush_0_2_pdc0|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FlushLevelCounter_2:ce_flush_0_2_pdc0|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FlushLevelCounter_2:ce_flush_0_2_pdc0|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FlushLevelCounter_2:ce_flush_0_2_pdc0|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FlushLevelCounter_2:ce_flush_0_2_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FlushLevelCounter_2:ce_flush_0_2_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FlushLevelCounter_2:ce_flush_0_2_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FlushLevelCounter_2:ce_flush_0_2_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FlushLevelCounter_2:ce_flush_0_2_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FlushLevelCounter_2:ce_flush_0_2_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FlushLevelCounter_2:ce_flush_0_2_pdc0|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|FlushLevelCounter_2:ce_flush_0_2_pdc0|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock2|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock3|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|altsyncram_h6e1:altsyncram5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|cntr_tif:cntr1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|cntr_tif:cntr1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|cntr_tif:cntr1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|cntr_tif:cntr1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|cntr_tif:cntr1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|cntr_tif:cntr1|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|cntr_tif:cntr1|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|cntr_tif:cntr1|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|cntr_tif:cntr1|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|cntr_tif:cntr1|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|cntr_tif:cntr1|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|cntr_tif:cntr1|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock4|altshift_taps:mapped_registers_rtl_0|shift_taps_ks31:auto_generated|cntr_tif:cntr1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register:inst_ln525_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock10|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock10|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock10|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock10|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock10|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock10|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock10|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock10|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock12|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock12|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock12|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock12|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock12|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock12|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock12|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock12|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock13|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock13|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock13|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock13|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock13|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock13|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock13|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock13|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock14|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock14|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock14|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock14|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock14|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock14|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock14|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock14|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock14|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock14|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock14|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock14|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock14|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock14|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock14|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock14|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock15|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock15|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock15|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock15|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock15|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock15|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock15|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock15|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock15|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock15|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock15|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock15|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock15|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock15|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock15|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock15|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock16|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock16|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock16|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock16|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock16|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock16|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock16|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock16|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock2|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock2|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock2|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock2|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock2|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock2|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock2|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock2|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock3|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock3|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock3|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock3|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock3|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock3|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock3|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock3|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock4|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock4|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock4|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock4|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock4|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock4|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock4|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock4|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock6|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock7|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock7|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock7|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock7|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock7|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock7|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock7|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock7|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock8|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock8|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock9|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|MappedRegBlock_e8cba5601e8a42a294dafc2aba54dbf4:mapped_reg_block|mapped_register_readable:inst_ln505_mappedregblock9|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|dff_ce_syncsr:\next_ce_replication_phase0:0:stream_ce_pipelining:0:stream_ce_master|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|dff_ce_syncsr:\next_ce_replication_phase0:0:stream_ce_pipelining:1:stream_ce_master|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|PhotonDesignControl:control_sm|dff_ce_syncsr:\next_ce_replication_phase0:1:stream_ce_pipelining:0:stream_ce_master|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|dff_ce_syncsr:inst_ln14_alteraflipflops|lpm_ff:dff|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|vhdl_input_synchronized_bus_synchronizer:inst_ln12_inputsynchronisedsynchroniser|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|vhdl_input_synchronized_bus_synchronizer:inst_ln12_inputsynchronisedsynchroniser|vhdl_bus_synchronizer:bus_sync_i|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_CpuStreamKernel:CpuStreamKernel|CpuStreamKernel_streamwrapper:inst_ln31_streamingblock|vhdl_input_synchronized_bus_synchronizer:inst_ln12_inputsynchronisedsynchroniser|vhdl_bus_synchronizer:bus_sync_i|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_10:Stream_10|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_14:Stream_14|DualAspectReg_32_128:inst_ln31_streamingblock|dualaspectreg_int:inst_ln127_dualaspectreg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|dpram_4ob1:FIFOram|altsyncram_muu1:altsyncram1|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|dpram_4ob1:FIFOram|altsyncram_muu1:altsyncram1|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|dpram_4ob1:FIFOram|altsyncram_muu1:altsyncram1|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_17:Stream_17|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|dpram_4ob1:FIFOram|altsyncram_muu1:altsyncram1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|altsyncram_28e1:fifo_ram|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:rdaclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:rdaclr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:rdaclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:wraclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:wraclr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:wraclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_8d9:rdfull_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_8d9:wrfull_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_19:Stream_19|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_1:Stream_1|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|dpram_4ob1:FIFOram|altsyncram_muu1:altsyncram1|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|dpram_4ob1:FIFOram|altsyncram_muu1:altsyncram1|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|dpram_4ob1:FIFOram|altsyncram_muu1:altsyncram1|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_21:Stream_21|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|dpram_4ob1:FIFOram|altsyncram_muu1:altsyncram1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|altsyncram_28e1:fifo_ram|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:rdaclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:rdaclr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:rdaclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:wraclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:wraclr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:wraclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_8d9:rdfull_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_8d9:wrfull_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_23:Stream_23|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|dpram_4ob1:FIFOram|altsyncram_muu1:altsyncram1|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|dpram_4ob1:FIFOram|altsyncram_muu1:altsyncram1|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|dpram_4ob1:FIFOram|altsyncram_muu1:altsyncram1|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_25:Stream_25|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|dpram_4ob1:FIFOram|altsyncram_muu1:altsyncram1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|altsyncram_28e1:fifo_ram|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:rdaclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:rdaclr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:rdaclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:wraclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:wraclr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:wraclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_8d9:rdfull_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_8d9:rdfull_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_8d9:wrfull_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_27:Stream_27|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|a_fefifo_s7f:fifo_state|cntr_4i7:count_usedw|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:rd_ptr_count|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|cntr_ohb:wr_ptr|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|dpram_4ob1:FIFOram|altsyncram_muu1:altsyncram1|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|dpram_4ob1:FIFOram|altsyncram_muu1:altsyncram1|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|dpram_4ob1:FIFOram|altsyncram_muu1:altsyncram1|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_29:Stream_29|StreamFifo_altera_128_128_512_pushin_sl2_pullout_el1_singleclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_128_512_128_afv477_of_uf:inst_ln47_alterafifo|scfifo:inst_ln44_mwfifo|scfifo_ree1:auto_generated|a_dpfifo_nhb1:dpfifo|dpram_4ob1:FIFOram|altsyncram_muu1:altsyncram1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rdptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:rs_dgwp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe11|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|altsyncram_28e1:fifo_ram|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:rdfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|cmpr_b16:wrfull_eq_comp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:rdaclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:rdaclr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:rdaclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:wraclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:wraclr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_3dc:wraclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_8d9:rdfull_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_8d9:rdfull_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_8d9:wrfull_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:rs_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_31:Stream_31|StreamFifo_altera_32_32_512_pushin_sl2_pullout_el1_ael2_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_rdusedw_wrusedw_of_uf_pfv476_pev7:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_8a82:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:wrptr_g_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_gray2bin_qbb:ws_dgrp_gray2bin|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_lec:wrptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|a_graycounter_p07:rdptr_g1p|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_ve9:dffpipe5|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_0f9:dffpipe8|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|altsyncram_28e1:fifo_ram|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|cmpr_b16:rdempty_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|cmpr_b16:wrfull_eq_comp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|cmpr_b16:wrfull_eq_comp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_3dc:rdaclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_3dc:rdaclr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_3dc:rdaclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_3dc:wraclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_3dc:wraclr|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_3dc:wraclr|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_8d9:wrfull_reg|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_brp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_33:Stream_33|StreamFifo_altera_32_32_512_pushin_sl5_pullout_el1_dualclock_errflgs:inst_ln31_streamingblock|AlteraFifoEntity_32_512_32_dualclock_aclr_wrusedw_of_uf_pfv473:inst_ln47_alterafifo|dcfifo:inst_ln44_mwfifo|dcfifo_ah72:auto_generated|dffpipe_oe9:ws_bwp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_35:Stream_35|StreamPullPushAdapter128:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_35:Stream_35|StreamPullPushAdapter128:inst_ln31_streamingblock|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_35:Stream_35|StreamPullPushAdapter128:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_4:Stream_4|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_counter:inst_ln229_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|Manager_CpuStream:wrapper_entity|Manager_CpuStream_WrapperNodeEntity_Stream_7:Stream_7|DualAspectMux_128_32_COUNTER_PIPELINED:inst_ln31_streamingblock|DualAspectCounterPipelined_32_128:inst_ln32_dualaspectcounterpipelined|dualaspectmuxpipe_mux4:inst_ln197_dualaspectcounterpipelined|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|mapped_clock_control:inst_ln202_mappedclockcontrol|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|vhdl_bus_synchronizer:inst_ln11_bussynchroniser|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedClockControl_id_3e:inst_ln34_mappedclockcontrol|stream_clkprim_lock_count_32:inst_ln15_plllockinstrumentation|vhdl_bus_synchronizer:inst_ln11_bussynchroniser|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|ChecksumMappedDRP_RAM:mappeddrp_addr_3c0000_checksummappeddrp_i|SRLDelay_1x2_reg1:rd_delay|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|ChecksumMappedDRP_RAM:mappeddrp_addr_3c0000_checksummappeddrp_i|SRLDelay_1x2_reg1:rd_delay|SimpleSR:inst_ln34_alterasrldelay|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|ChecksumMappedDRP_RAM:mappeddrp_addr_3c0000_checksummappeddrp_i|SRLDelay_1x2_reg1:rd_delay|SimpleSR:inst_ln34_alterasrldelay|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|ChecksumMappedDRP_RAM:mappeddrp_addr_3c0000_checksummappeddrp_i|SRLDelay_1x2_reg1:rd_delay|SimpleSR:inst_ln34_alterasrldelay|altdpram:\mlab_opt:sreg_mlab_rtl_0|dpram_7ks1:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|ChecksumMappedDRP_RAM:mappeddrp_addr_3c0000_checksummappeddrp_i|SRLDelay_1x2_reg1:rd_delay|SimpleSR:inst_ln34_alterasrldelay|altdpram:\mlab_opt:sreg_mlab_rtl_0|dpram_7ks1:auto_generated|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedDRP_Addr_3c0000_ChecksumMappedDRP:checksum_mem_drp|ChecksumMappedDRP_RAM:mappeddrp_addr_3c0000_checksummappeddrp_i|altsyncram:checksum_mem|altsyncram_8754:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|ControlMux:control_mux|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|MappedRegistersEA:MappedRegistersEA_i|CommonPacketParser_MappedRegisters:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_MappedRegisters|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|MappedRegistersController_50:MappedRegistersController_i|mapped_registers_controller:MappedRegistersControllerExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PerfMonitor:perfmon|perf_monitor:inst_ln12_perfmonitorext|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|MappedRegBlock_4cdf0f923c75d2a0461d279b0adb9830:inst_ln131_mappedregblock|mapped_register:inst_ln525_mappedregblock|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|MappedRegBlock_4cdf0f923c75d2a0461d279b0adb9830:inst_ln131_mappedregblock|mapped_register:inst_ln525_mappedregblock|altshift_taps:mapped_registers_rtl_0|shift_taps_ls31:auto_generated|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|MappedRegBlock_4cdf0f923c75d2a0461d279b0adb9830:inst_ln131_mappedregblock|mapped_register:inst_ln525_mappedregblock|altshift_taps:mapped_registers_rtl_0|shift_taps_ls31:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|MappedRegBlock_4cdf0f923c75d2a0461d279b0adb9830:inst_ln131_mappedregblock|mapped_register:inst_ln525_mappedregblock|altshift_taps:mapped_registers_rtl_0|shift_taps_ls31:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|MappedRegBlock_4cdf0f923c75d2a0461d279b0adb9830:inst_ln131_mappedregblock|mapped_register:inst_ln525_mappedregblock|altshift_taps:mapped_registers_rtl_0|shift_taps_ls31:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|MappedRegBlock_4cdf0f923c75d2a0461d279b0adb9830:inst_ln131_mappedregblock|mapped_register:inst_ln525_mappedregblock|altshift_taps:mapped_registers_rtl_0|shift_taps_ls31:auto_generated|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|MappedRegBlock_4cdf0f923c75d2a0461d279b0adb9830:inst_ln131_mappedregblock|mapped_register:inst_ln525_mappedregblock|altshift_taps:mapped_registers_rtl_0|shift_taps_ls31:auto_generated|
BLOCK_RAM	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|MappedRegBlock_4cdf0f923c75d2a0461d279b0adb9830:inst_ln131_mappedregblock|mapped_register:inst_ln525_mappedregblock|altshift_taps:mapped_registers_rtl_0|shift_taps_ls31:auto_generated|altsyncram_f6e1:altsyncram4|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|MappedRegBlock_4cdf0f923c75d2a0461d279b0adb9830:inst_ln131_mappedregblock|mapped_register:inst_ln525_mappedregblock|altshift_taps:mapped_registers_rtl_0|shift_taps_ls31:auto_generated|cntr_rif:cntr1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|MappedRegBlock_4cdf0f923c75d2a0461d279b0adb9830:inst_ln131_mappedregblock|mapped_register:inst_ln525_mappedregblock|altshift_taps:mapped_registers_rtl_0|shift_taps_ls31:auto_generated|cntr_rif:cntr1|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|MappedRegBlock_4cdf0f923c75d2a0461d279b0adb9830:inst_ln131_mappedregblock|mapped_register:inst_ln525_mappedregblock|altshift_taps:mapped_registers_rtl_0|shift_taps_ls31:auto_generated|cntr_rif:cntr1|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|MappedRegBlock_4cdf0f923c75d2a0461d279b0adb9830:inst_ln131_mappedregblock|mapped_register:inst_ln525_mappedregblock|altshift_taps:mapped_registers_rtl_0|shift_taps_ls31:auto_generated|cntr_rif:cntr1|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|ControlMux:control_mux|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|SignalForwardingEA:SignalForwardingEA_i|CommonPacketParser_SignalForwarding:CommonPacketParser_i|common_packet_parser:CommonPacketParserExternal_SignalForwarding|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|SignalForwardingAdapter_stream_reset_memory_interrupt_crash_packet_sysmon_reset_pcc_switch_regs_pcc_start_pcc_reset_partial_reconfig_0:SignalForwardingAdapter_i|signal_forwarding_adapter:SignalForwardingAdapterExternal_i|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|reset_control:reset_controller|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|start_of_day_reset:inst_ln10_startofdayreset|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|start_of_day_reset:inst_ln10_startofdayreset|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|start_of_day_reset:inst_ln10_startofdayreset|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|start_of_day_reset:inst_ln10_startofdayreset|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|start_of_day_reset:inst_ln10_startofdayreset|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|start_of_day_reset:inst_ln10_startofdayreset|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|start_of_day_reset:inst_ln10_startofdayreset|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|start_of_day_reset:inst_ln10_startofdayreset|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|start_of_day_reset:inst_ln10_startofdayreset|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|start_of_day_reset:inst_ln10_startofdayreset|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|start_of_day_reset:inst_ln10_startofdayreset|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_bus_synchronizer:inst_ln11_bussynchroniser3|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_bus_synchronizer:inst_ln11_bussynchroniser3|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_bus_synchronizer:inst_ln11_bussynchroniser3|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_bus_synchronizer:inst_ln11_bussynchroniser4|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_bus_synchronizer:inst_ln11_bussynchroniser4|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_bus_synchronizer:inst_ln11_bussynchroniser5|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_bus_synchronizer:inst_ln11_bussynchroniser5|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_bus_synchronizer:inst_ln11_bussynchroniser6|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_bus_synchronizer:inst_ln11_bussynchroniser6|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_bus_synchronizer:inst_ln11_bussynchroniser6|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_bus_synchronizer:inst_ln11_bussynchroniser7|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_bus_synchronizer:inst_ln11_bussynchroniser7|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_input_synchronized_bus_synchronizer:inst_ln12_inputsynchronisedsynchroniser|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_input_synchronized_bus_synchronizer:inst_ln12_inputsynchronisedsynchroniser|vhdl_bus_synchronizer:bus_sync_i|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_input_synchronized_bus_synchronizer:inst_ln12_inputsynchronisedsynchroniser|vhdl_bus_synchronizer:bus_sync_i|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_input_synchronized_bus_synchronizer:inst_ln12_inputsynchronisedsynchroniser1|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_input_synchronized_bus_synchronizer:inst_ln12_inputsynchronisedsynchroniser1|vhdl_bus_synchronizer:bus_sync_i|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_input_synchronized_bus_synchronizer:inst_ln12_inputsynchronisedsynchroniser1|vhdl_bus_synchronizer:bus_sync_i|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_input_synchronized_bus_synchronizer:mec_rst_user_synchronizer|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_input_synchronized_bus_synchronizer:mec_rst_user_synchronizer|vhdl_bus_synchronizer:bus_sync_i|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|vhdl_input_synchronized_bus_synchronizer:mec_rst_user_synchronizer|vhdl_bus_synchronizer:bus_sync_i|vhdl_synchronizer:\parallel_sync:0:normal_sync:sync_inst|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
FLIP_FLOP	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
LUT	|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|reset_control:control_streams_rst_ctl|
