--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml total_link.twx total_link.ncd -o total_link.twr
total_link.pcf -ucf total_link.ucf

Design file:              total_link.ncd
Physical constraint file: total_link.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Dout<0>     |    0.735(R)|      SLOW  |    0.133(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<1>     |    0.955(R)|      SLOW  |   -0.077(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<2>     |    0.884(R)|      SLOW  |   -0.007(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<3>     |    1.719(R)|      SLOW  |   -0.734(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<4>     |    1.245(R)|      SLOW  |   -0.352(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<5>     |    1.611(R)|      SLOW  |   -0.706(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<6>     |    1.318(R)|      SLOW  |   -0.427(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<7>     |    1.452(R)|      SLOW  |   -0.558(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<8>     |    2.242(R)|      SLOW  |   -1.040(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<9>     |    2.052(R)|      SLOW  |   -0.938(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<10>    |    2.324(R)|      SLOW  |   -1.103(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<11>    |    2.667(R)|      SLOW  |   -1.412(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<12>    |    2.711(R)|      SLOW  |   -1.512(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<13>    |    2.855(R)|      SLOW  |   -1.581(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<14>    |    2.687(R)|      SLOW  |   -1.557(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<15>    |    2.356(R)|      SLOW  |   -1.180(R)|      FAST  |clk_BUFGP         |   0.000|
cpu_mosi    |    0.273(R)|      FAST  |    0.673(R)|      SLOW  |clk_BUFGP         |   0.000|
cpu_sclk    |    0.273(R)|      FAST  |    0.623(R)|      SLOW  |clk_BUFGP         |   0.000|
si4463_irq  |    5.053(R)|      SLOW  |   -1.587(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_miso |    3.032(R)|      SLOW  |   -1.431(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------------+-----------------+------------+-----------------+------------+------------------+--------+
                    |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination         |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------------+-----------------+------------+-----------------+------------+------------------+--------+
Dout<0>             |         7.605(R)|      SLOW  |         3.879(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<1>             |         7.969(R)|      SLOW  |         3.912(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<2>             |         7.967(R)|      SLOW  |         3.774(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<3>             |         8.973(R)|      SLOW  |         4.460(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<4>             |         7.976(R)|      SLOW  |         3.759(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<5>             |         7.630(R)|      SLOW  |         3.929(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<6>             |         7.598(R)|      SLOW  |         3.876(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<7>             |         7.635(R)|      SLOW  |         3.905(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<8>             |         8.563(R)|      SLOW  |         4.453(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<9>             |         8.799(R)|      SLOW  |         4.599(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<10>            |         9.527(R)|      SLOW  |         4.467(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<11>            |         8.730(R)|      SLOW  |         4.542(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<12>            |         9.154(R)|      SLOW  |         4.587(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<13>            |         9.042(R)|      SLOW  |         4.484(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<14>            |         9.199(R)|      SLOW  |         4.587(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<15>            |         9.164(R)|      SLOW  |         4.484(R)|      FAST  |clk_BUFGP         |   0.000|
OE_n                |         8.292(R)|      SLOW  |         4.372(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<0>|         9.145(R)|      SLOW  |         4.898(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<1>|         9.025(R)|      SLOW  |         4.919(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<2>|         8.512(R)|      SLOW  |         4.582(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<3>|         9.460(R)|      SLOW  |         5.154(R)|      FAST  |clk_BUFGP         |   0.000|
WE_n                |         7.679(R)|      SLOW  |         4.072(R)|      FAST  |clk_BUFGP         |   0.000|
cpu_irq_recv        |         7.852(R)|      SLOW  |         4.204(R)|      FAST  |clk_BUFGP         |   0.000|
cpu_miso            |         7.350(R)|      SLOW  |         3.862(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>              |         7.659(R)|      SLOW  |         4.056(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>              |         7.116(R)|      SLOW  |         3.654(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>              |         7.586(R)|      SLOW  |         3.940(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>              |         7.737(R)|      SLOW  |         4.069(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_mosi         |         8.220(R)|      SLOW  |         4.285(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_reset        |         7.569(R)|      SLOW  |         4.007(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_sclk         |         8.954(R)|      SLOW  |         4.704(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_ss_n         |         9.961(R)|      SLOW  |         5.074(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<0>    |         8.286(R)|      SLOW  |         4.361(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<1>    |         8.235(R)|      SLOW  |         4.281(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<2>    |         8.060(R)|      SLOW  |         4.180(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<3>    |         8.138(R)|      SLOW  |         4.253(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<4>    |         7.728(R)|      SLOW  |         3.996(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<5>    |         8.083(R)|      SLOW  |         4.223(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<6>    |         7.756(R)|      SLOW  |         4.032(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<7>    |         7.227(R)|      SLOW  |         3.698(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<8>    |         9.216(R)|      SLOW  |         5.036(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<9>    |         9.109(R)|      SLOW  |         4.927(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<10>   |         8.723(R)|      SLOW  |         4.731(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<11>   |         8.622(R)|      SLOW  |         4.637(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<12>   |         8.999(R)|      SLOW  |         4.862(R)|      FAST  |clk_BUFGP         |   0.000|
--------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.324|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 28 13:47:20 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 239 MB



