m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/Verilog/HDL_homework/adder_flex/par/simulation/modelsim
T_opt
!s110 1553433323
VH3<SZXMHS4>GzJIPBh;_g0
04 18 4 work adder_flex_vlg_tst fast 0
=1-645a0491c2ee-5c9782e9-3ac-53c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vadder_flex
Z1 !s110 1553433320
!i10b 1
!s100 QO[C]<5Afk0Bg>9a___FE0
InlRnh6WkiN`CcMTnKlMKn2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1553432818
8E:/Verilog/HDL_homework/adder_flex/rtl/adder_flex.v
FE:/Verilog/HDL_homework/adder_flex/rtl/adder_flex.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1553433320.644000
!s107 E:/Verilog/HDL_homework/adder_flex/rtl/adder_flex.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Verilog/HDL_homework/adder_flex/rtl|E:/Verilog/HDL_homework/adder_flex/rtl/adder_flex.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+E:/Verilog/HDL_homework/adder_flex/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vadder_flex_vlg_tst
R1
!i10b 1
!s100 nQide8kkAB`9YOcKW[;?:1
I0BgVUQNXCWX6X@Bb9EEbA0
R2
R0
w1553433241
8E:/Verilog/HDL_homework/adder_flex/par/simulation/modelsim/adder_flex.vt
FE:/Verilog/HDL_homework/adder_flex/par/simulation/modelsim/adder_flex.vt
L0 2
R3
r1
!s85 0
31
!s108 1553433320.852000
!s107 E:/Verilog/HDL_homework/adder_flex/par/simulation/modelsim/adder_flex.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Verilog/HDL_homework/adder_flex/par/simulation/modelsim|E:/Verilog/HDL_homework/adder_flex/par/simulation/modelsim/adder_flex.vt|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+E:/Verilog/HDL_homework/adder_flex/par/simulation/modelsim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
