Loading plugins phase: Elapsed time ==> 0s.148ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\lacktable\Striplights\Striplight_bootloadable.cydsn\Striplight_bootloadable.cyprj -d CY8C4245AXI-483 -s D:\lacktable\Striplights\Striplight_bootloadable.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.207ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.131ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Striplight_bootloadable.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\lacktable\Striplights\Striplight_bootloadable.cydsn\Striplight_bootloadable.cyprj -dcpsoc3 Striplight_bootloadable.v -verilog
======================================================================

======================================================================
Compiling:  Striplight_bootloadable.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\lacktable\Striplights\Striplight_bootloadable.cydsn\Striplight_bootloadable.cyprj -dcpsoc3 Striplight_bootloadable.v -verilog
======================================================================

======================================================================
Compiling:  Striplight_bootloadable.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\lacktable\Striplights\Striplight_bootloadable.cydsn\Striplight_bootloadable.cyprj -dcpsoc3 -verilog Striplight_bootloadable.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Apr 10 02:53:28 2016


======================================================================
Compiling:  Striplight_bootloadable.v
Program  :   vpp
Options  :    -yv2 -q10 Striplight_bootloadable.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Apr 10 02:53:28 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\lacktable\Striplights\StripLightLib.cylib\B_WS2811_v1_3\B_WS2811_v1_3.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Striplight_bootloadable.ctl'.
D:\lacktable\Striplights\StripLightLib.cylib\B_WS2811_v1_3\B_WS2811_v1_3.v (line 165, col 50):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Striplight_bootloadable.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\lacktable\Striplights\Striplight_bootloadable.cydsn\Striplight_bootloadable.cyprj -dcpsoc3 -verilog Striplight_bootloadable.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Apr 10 02:53:28 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\lacktable\Striplights\Striplight_bootloadable.cydsn\codegentemp\Striplight_bootloadable.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\lacktable\Striplights\Striplight_bootloadable.cydsn\codegentemp\Striplight_bootloadable.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\lacktable\Striplights\StripLightLib.cylib\B_WS2811_v1_3\B_WS2811_v1_3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Striplight_bootloadable.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\lacktable\Striplights\Striplight_bootloadable.cydsn\Striplight_bootloadable.cyprj -dcpsoc3 -verilog Striplight_bootloadable.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Apr 10 02:53:28 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\lacktable\Striplights\Striplight_bootloadable.cydsn\codegentemp\Striplight_bootloadable.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\lacktable\Striplights\Striplight_bootloadable.cydsn\codegentemp\Striplight_bootloadable.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\lacktable\Striplights\StripLightLib.cylib\B_WS2811_v1_3\B_WS2811_v1_3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\StripLights:demux_1:tmp__demux_1_6_reg\
	\StripLights:demux_1:tmp__demux_1_7_reg\
	\StripLights:demux_1:tmp__demux_1_8_reg\
	\StripLights:demux_1:tmp__demux_1_9_reg\
	\StripLights:demux_1:tmp__demux_1_10_reg\
	\StripLights:demux_1:tmp__demux_1_11_reg\
	\StripLights:demux_1:tmp__demux_1_12_reg\
	\StripLights:demux_1:tmp__demux_1_13_reg\
	\StripLights:demux_1:tmp__demux_1_14_reg\
	\StripLights:demux_1:tmp__demux_1_15_reg\
	Net_212
	Net_213
	Net_214
	Net_215
	Net_216
	Net_217
	Net_179
	Net_180
	Net_181
	Net_182
	\StripLights:Net_139\
	\StripLights:Net_140\
	\StripLights:Net_141\
	\StripLights:Net_142\
	\StripLights:B_WS2811:npwmTC\
	\StripLights:B_WS2811:restart\
	\StripLights:Net_163\
	\StripLights:B_WS2811:MODULE_1:g2:a0:b_2\
	\StripLights:B_WS2811:MODULE_1:g2:a0:b_1\
	\StripLights:B_WS2811:MODULE_1:g2:a0:b_0\
	\ESP:Net_452\
	\ESP:Net_1257\
	\ESP:uncfg_rx_irq\
	\ESP:Net_1099\
	\ESP:Net_1258\
	\ESP:Net_547\
	\ESP:Net_891\
	\ESP:Net_1001\
	\ESP:Net_899\
	\PC_Uart:Net_452\
	\PC_Uart:Net_1257\
	\PC_Uart:uncfg_rx_irq\
	\PC_Uart:Net_1099\
	\PC_Uart:Net_1258\
	\PC_Uart:Net_547\
	\PC_Uart:Net_891\
	\PC_Uart:Net_1001\
	\PC_Uart:Net_899\
	\CapSense_1:Net_545\
	\CapSense_1:Net_544\


Deleted 50 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \StripLights:StringSel:clk\ to \StripLights:Net_7\
Aliasing \StripLights:StringSel:rst\ to \StripLights:Net_7\
Aliasing zero to \StripLights:Net_7\
Aliasing \StripLights:B_WS2811:status_5\ to \StripLights:Net_7\
Aliasing \StripLights:B_WS2811:status_4\ to \StripLights:Net_7\
Aliasing \StripLights:B_WS2811:status_3\ to \StripLights:Net_7\
Aliasing \StripLights:B_WS2811:status_2\ to \StripLights:Net_7\
Aliasing \StripLights:B_WS2811:dataOut\\S\ to \StripLights:Net_7\
Aliasing \StripLights:B_WS2811:xferCmpt\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:xferCmpt\\S\ to \StripLights:Net_7\
Aliasing \StripLights:B_WS2811:bitCount_2\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:bitCount_2\\S\ to \StripLights:Net_7\
Aliasing \StripLights:B_WS2811:state_1\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:state_1\\S\ to \StripLights:Net_7\
Aliasing \StripLights:B_WS2811:state_0\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:state_0\\S\ to \StripLights:Net_7\
Aliasing \StripLights:B_WS2811:bitCount_1\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:bitCount_1\\S\ to \StripLights:Net_7\
Aliasing \StripLights:B_WS2811:bitCount_0\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:bitCount_0\\S\ to \StripLights:Net_7\
Aliasing \StripLights:B_WS2811:dpAddr_1\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:dpAddr_1\\S\ to \StripLights:Net_7\
Aliasing \StripLights:B_WS2811:dpAddr_0\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:dpAddr_0\\S\ to \StripLights:Net_7\
Aliasing \StripLights:B_WS2811:pwmCntl\\R\ to \StripLights:Net_7\
Aliasing \StripLights:B_WS2811:pwmCntl\\S\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:dshifter:cs_addr_2\ to \StripLights:Net_7\
Aliasing \StripLights:B_WS2811:pwm8:cs_addr_2\ to \StripLights:Net_7\
Aliasing tmpOE__Strip_2_net_0 to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing one to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__Strip_0_net_0 to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__Strip_1_net_0 to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__Strip_3_net_0 to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__Strip_4_net_0 to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__Strip_5_net_0 to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__SW1_net_0 to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \ESP:Net_459\ to \StripLights:Net_7\
Aliasing \ESP:Net_1194\ to \StripLights:Net_7\
Aliasing \ESP:Net_1195\ to \StripLights:Net_7\
Aliasing \ESP:Net_1196\ to \StripLights:Net_7\
Aliasing \ESP:tmpOE__tx_net_0\ to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \ESP:tmpOE__rx_net_0\ to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \ESP:Net_747\ to \StripLights:Net_7\
Aliasing \ResetTimer:Net_75\ to \StripLights:Net_7\
Aliasing \ResetTimer:Net_69\ to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \ResetTimer:Net_82\ to \ResetTimer:Net_66\
Aliasing \ResetTimer:Net_72\ to \ResetTimer:Net_66\
Aliasing \Rot1:Net_75\ to \StripLights:Net_7\
Aliasing \Rot1:Net_66\ to \StripLights:Net_7\
Aliasing \Rot1:Net_82\ to \StripLights:Net_7\
Aliasing \Rot2:Net_81\ to \Rot1:Net_81\
Aliasing \Rot2:Net_75\ to \StripLights:Net_7\
Aliasing \Rot2:Net_66\ to \StripLights:Net_7\
Aliasing \Rot2:Net_82\ to \StripLights:Net_7\
Aliasing tmpOE__Rot1A_net_0 to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__Rot1B_net_0 to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \PC_Uart:Net_459\ to \StripLights:Net_7\
Aliasing \PC_Uart:Net_1194\ to \StripLights:Net_7\
Aliasing \PC_Uart:Net_1195\ to \StripLights:Net_7\
Aliasing \PC_Uart:Net_1196\ to \StripLights:Net_7\
Aliasing \PC_Uart:tmpOE__tx_net_0\ to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \PC_Uart:tmpOE__rx_net_0\ to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \PC_Uart:Net_747\ to \StripLights:Net_7\
Aliasing tmpOE__Rot2A_net_0 to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__Rot2B_net_0 to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \RotSWReg:status_2\ to \StripLights:Net_7\
Aliasing \RotSWReg:status_3\ to \StripLights:Net_7\
Aliasing \RotSWReg:status_4\ to \StripLights:Net_7\
Aliasing \RotSWReg:status_5\ to \StripLights:Net_7\
Aliasing \RotSWReg:status_6\ to \StripLights:Net_7\
Aliasing \RotSWReg:status_7\ to \StripLights:Net_7\
Aliasing tmpOE__Rot1SW_net_0 to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__Rot2SW_net_0 to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \CapSense_1:Net_104\ to \StripLights:Net_7\
Aliasing \CapSense_1:Net_312\ to \StripLights:Net_7\
Aliasing \CapSense_1:tmpOE__Cmod_net_0\ to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \CapSense_1:IDAC2:Net_3\ to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \CapSense_1:tmpOE__Sns_net_7\ to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \CapSense_1:tmpOE__Sns_net_6\ to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \CapSense_1:tmpOE__Sns_net_5\ to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \CapSense_1:tmpOE__Sns_net_4\ to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \CapSense_1:tmpOE__Sns_net_3\ to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \CapSense_1:tmpOE__Sns_net_2\ to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \CapSense_1:tmpOE__Sns_net_1\ to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \CapSense_1:tmpOE__Sns_net_0\ to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \CapSense_1:IDAC1:Net_3\ to \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \Deb2:DEBOUNCER[0]:d_sync_1\\D\ to Net_413
Aliasing Net_439D to \StripLights:Net_7\
Aliasing Net_437D to \StripLights:Net_7\
Aliasing Net_438D to \StripLights:Net_7\
Aliasing \Deb1:DEBOUNCER[0]:d_sync_1\\D\ to Net_430
Aliasing Net_433D to \StripLights:Net_7\
Aliasing Net_431D to \StripLights:Net_7\
Aliasing Net_432D to \StripLights:Net_7\
Removing Rhs of wire \StripLights:saddr_3\[8] = \StripLights:StringSel:control_out_3\[49]
Removing Rhs of wire \StripLights:saddr_3\[8] = \StripLights:StringSel:control_3\[63]
Removing Rhs of wire \StripLights:saddr_2\[9] = \StripLights:StringSel:control_out_2\[48]
Removing Rhs of wire \StripLights:saddr_2\[9] = \StripLights:StringSel:control_2\[64]
Removing Rhs of wire \StripLights:saddr_1\[10] = \StripLights:StringSel:control_out_1\[47]
Removing Rhs of wire \StripLights:saddr_1\[10] = \StripLights:StringSel:control_1\[65]
Removing Rhs of wire \StripLights:saddr_0\[11] = \StripLights:StringSel:control_out_0\[46]
Removing Rhs of wire \StripLights:saddr_0\[11] = \StripLights:StringSel:control_0\[66]
Removing Rhs of wire \StripLights:Net_64\[12] = \StripLights:B_WS2811:dataOut\[73]
Removing Rhs of wire Net_80[28] = \StripLights:demux_1:tmp__demux_1_0_reg\[7]
Removing Rhs of wire Net_81[29] = \StripLights:demux_1:tmp__demux_1_1_reg\[13]
Removing Rhs of wire Net_82[30] = \StripLights:demux_1:tmp__demux_1_2_reg\[14]
Removing Rhs of wire Net_83[31] = \StripLights:demux_1:tmp__demux_1_3_reg\[15]
Removing Rhs of wire Net_84[32] = \StripLights:demux_1:tmp__demux_1_4_reg\[16]
Removing Rhs of wire Net_87[33] = \StripLights:demux_1:tmp__demux_1_5_reg\[17]
Removing Lhs of wire \StripLights:StringSel:clk\[44] = \StripLights:Net_7\[0]
Removing Lhs of wire \StripLights:StringSel:rst\[45] = \StripLights:Net_7\[0]
Removing Rhs of wire zero[75] = \StripLights:Net_7\[0]
Removing Rhs of wire \StripLights:B_WS2811:status_7\[85] = \StripLights:B_WS2811:enable\[93]
Removing Lhs of wire \StripLights:B_WS2811:status_7\[85] = \StripLights:B_WS2811:control_0\[83]
Removing Rhs of wire \StripLights:B_WS2811:status_6\[86] = \StripLights:B_WS2811:xferCmpt\[101]
Removing Lhs of wire \StripLights:B_WS2811:status_5\[87] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:status_4\[88] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:status_3\[89] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:status_2\[90] = zero[75]
Removing Rhs of wire \StripLights:B_WS2811:status_1\[91] = \StripLights:B_WS2811:fifoNotFull\[100]
Removing Rhs of wire \StripLights:B_WS2811:status_0\[92] = \StripLights:B_WS2811:fifoEmpty\[99]
Removing Lhs of wire \StripLights:B_WS2811:fifo_irq_en\[96] = \StripLights:B_WS2811:control_3\[80]
Removing Lhs of wire \StripLights:B_WS2811:xfrCmpt_irq_en\[97] = \StripLights:B_WS2811:control_4\[79]
Removing Lhs of wire \StripLights:B_WS2811:next_row\[98] = \StripLights:B_WS2811:control_5\[78]
Removing Lhs of wire \StripLights:B_WS2811:add_vv_vv_MODGEN_1_2\[105] = \StripLights:B_WS2811:MODULE_1:g2:a0:s_2\[205]
Removing Lhs of wire \StripLights:B_WS2811:add_vv_vv_MODGEN_1_1\[107] = \StripLights:B_WS2811:MODULE_1:g2:a0:s_1\[206]
Removing Lhs of wire \StripLights:B_WS2811:add_vv_vv_MODGEN_1_0\[109] = \StripLights:B_WS2811:MODULE_1:g2:a0:s_0\[207]
Removing Lhs of wire \StripLights:B_WS2811:dataOut\\R\[114] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:dataOut\\S\[115] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:xferCmpt\\R\[116] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:xferCmpt\\S\[117] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_2\\R\[118] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_2\\S\[119] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:state_1\\R\[120] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:state_1\\S\[121] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:state_0\\R\[122] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:state_0\\S\[123] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_1\\R\[124] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_1\\S\[125] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_0\\R\[126] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_0\\S\[127] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:dpAddr_1\\R\[128] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:dpAddr_1\\S\[129] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:dpAddr_0\\R\[130] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:dpAddr_0\\S\[131] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:pwmCntl\\R\[132] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:pwmCntl\\S\[133] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:dshifter:cs_addr_2\[135] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:pwm8:cs_addr_2\[166] = zero[75]
Removing Lhs of wire \StripLights:B_WS2811:MODULE_1:g2:a0:a_2\[196] = \StripLights:B_WS2811:MODIN1_2\[197]
Removing Lhs of wire \StripLights:B_WS2811:MODIN1_2\[197] = \StripLights:B_WS2811:bitCount_2\[102]
Removing Lhs of wire \StripLights:B_WS2811:MODULE_1:g2:a0:a_1\[198] = \StripLights:B_WS2811:MODIN1_1\[199]
Removing Lhs of wire \StripLights:B_WS2811:MODIN1_1\[199] = \StripLights:B_WS2811:bitCount_1\[106]
Removing Lhs of wire \StripLights:B_WS2811:MODULE_1:g2:a0:a_0\[200] = \StripLights:B_WS2811:MODIN1_0\[201]
Removing Lhs of wire \StripLights:B_WS2811:MODIN1_0\[201] = \StripLights:B_WS2811:bitCount_0\[108]
Removing Rhs of wire \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[210] = \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[211]
Removing Rhs of wire tmpOE__Strip_2_net_0[213] = \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[210]
Removing Lhs of wire one[217] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire tmpOE__Strip_0_net_0[220] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire tmpOE__Strip_1_net_0[226] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire tmpOE__Strip_3_net_0[232] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire tmpOE__Strip_4_net_0[238] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire tmpOE__Strip_5_net_0[244] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire tmpOE__SW1_net_0[250] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \ESP:Net_459\[259] = zero[75]
Removing Lhs of wire \ESP:Net_652\[260] = zero[75]
Removing Lhs of wire \ESP:Net_1194\[262] = zero[75]
Removing Lhs of wire \ESP:Net_1195\[263] = zero[75]
Removing Lhs of wire \ESP:Net_1196\[264] = zero[75]
Removing Rhs of wire \ESP:Net_654\[265] = \ESP:Net_1197\[266]
Removing Lhs of wire \ESP:Net_1170\[269] = \ESP:Net_847\[258]
Removing Lhs of wire \ESP:Net_990\[270] = zero[75]
Removing Lhs of wire \ESP:Net_909\[271] = zero[75]
Removing Lhs of wire \ESP:Net_663\[272] = zero[75]
Removing Lhs of wire \ESP:tmpOE__tx_net_0\[274] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \ESP:tmpOE__rx_net_0\[285] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \ESP:Net_1175\[289] = zero[75]
Removing Lhs of wire \ESP:Net_747\[290] = zero[75]
Removing Rhs of wire Net_413[319] = \Deb2:DEBOUNCER[0]:d_sync_0\[316]
Removing Lhs of wire \ResetTimer:Net_81\[324] = Net_194[335]
Removing Lhs of wire \ResetTimer:Net_75\[325] = zero[75]
Removing Lhs of wire \ResetTimer:Net_69\[326] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \ResetTimer:Net_66\[327] = Net_239[251]
Removing Lhs of wire \ResetTimer:Net_82\[328] = Net_239[251]
Removing Lhs of wire \ResetTimer:Net_72\[329] = Net_239[251]
Removing Lhs of wire \Rot1:Net_81\[338] = Net_276[352]
Removing Lhs of wire \Rot1:Net_75\[339] = zero[75]
Removing Lhs of wire \Rot1:Net_69\[340] = Net_268[350]
Removing Lhs of wire \Rot1:Net_66\[341] = zero[75]
Removing Lhs of wire \Rot1:Net_82\[342] = zero[75]
Removing Lhs of wire \Rot1:Net_72\[343] = Net_267[351]
Removing Lhs of wire \Rot2:Net_81\[354] = Net_276[352]
Removing Lhs of wire \Rot2:Net_75\[355] = zero[75]
Removing Lhs of wire \Rot2:Net_69\[356] = Net_328[366]
Removing Lhs of wire \Rot2:Net_66\[357] = zero[75]
Removing Lhs of wire \Rot2:Net_82\[358] = zero[75]
Removing Lhs of wire \Rot2:Net_72\[359] = Net_327[367]
Removing Lhs of wire tmpOE__Rot1A_net_0[369] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire tmpOE__Rot1B_net_0[374] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \PC_Uart:Net_459\[381] = zero[75]
Removing Lhs of wire \PC_Uart:Net_652\[382] = zero[75]
Removing Lhs of wire \PC_Uart:Net_1194\[384] = zero[75]
Removing Lhs of wire \PC_Uart:Net_1195\[385] = zero[75]
Removing Lhs of wire \PC_Uart:Net_1196\[386] = zero[75]
Removing Rhs of wire \PC_Uart:Net_654\[387] = \PC_Uart:Net_1197\[388]
Removing Lhs of wire \PC_Uart:Net_1170\[391] = \PC_Uart:Net_847\[380]
Removing Lhs of wire \PC_Uart:Net_990\[392] = zero[75]
Removing Lhs of wire \PC_Uart:Net_909\[393] = zero[75]
Removing Lhs of wire \PC_Uart:Net_663\[394] = zero[75]
Removing Lhs of wire \PC_Uart:tmpOE__tx_net_0\[396] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \PC_Uart:tmpOE__rx_net_0\[405] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \PC_Uart:Net_1175\[409] = zero[75]
Removing Lhs of wire \PC_Uart:Net_747\[410] = zero[75]
Removing Lhs of wire tmpOE__Rot2A_net_0[435] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire tmpOE__Rot2B_net_0[440] = tmpOE__Strip_2_net_0[213]
Removing Rhs of wire Net_430[449] = \Deb1:DEBOUNCER[0]:d_sync_0\[446]
Removing Lhs of wire \RotSWReg:status_0\[453] = Net_430[449]
Removing Lhs of wire \RotSWReg:status_1\[454] = Net_413[319]
Removing Lhs of wire \RotSWReg:status_2\[455] = zero[75]
Removing Lhs of wire \RotSWReg:status_3\[456] = zero[75]
Removing Lhs of wire \RotSWReg:status_4\[457] = zero[75]
Removing Lhs of wire \RotSWReg:status_5\[458] = zero[75]
Removing Lhs of wire \RotSWReg:status_6\[459] = zero[75]
Removing Lhs of wire \RotSWReg:status_7\[460] = zero[75]
Removing Lhs of wire tmpOE__Rot1SW_net_0[465] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire tmpOE__Rot2SW_net_0[470] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \CapSense_1:Net_104\[490] = zero[75]
Removing Lhs of wire \CapSense_1:Net_312\[494] = zero[75]
Removing Lhs of wire \CapSense_1:tmpOE__Cmod_net_0\[497] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \CapSense_1:IDAC2:Net_3\[504] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_7\[506] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_6\[507] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_5\[508] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_4\[509] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_3\[510] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_2\[511] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_1\[512] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_0\[513] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \CapSense_1:IDAC1:Net_3\[533] = tmpOE__Strip_2_net_0[213]
Removing Lhs of wire \Deb2:DEBOUNCER[0]:d_sync_0\\D\[547] = Net_434[317]
Removing Lhs of wire \Deb2:DEBOUNCER[0]:d_sync_1\\D\[548] = Net_413[319]
Removing Lhs of wire Net_439D[549] = zero[75]
Removing Lhs of wire Net_437D[550] = zero[75]
Removing Lhs of wire Net_438D[551] = zero[75]
Removing Lhs of wire \Deb1:DEBOUNCER[0]:d_sync_0\\D\[552] = Net_428[447]
Removing Lhs of wire \Deb1:DEBOUNCER[0]:d_sync_1\\D\[553] = Net_430[449]
Removing Lhs of wire Net_433D[554] = zero[75]
Removing Lhs of wire Net_431D[555] = zero[75]
Removing Lhs of wire Net_432D[556] = zero[75]

------------------------------------------------------
Aliased 0 equations, 155 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for '\StripLights:B_WS2811:zeroBit\' (cost = 0):
\StripLights:B_WS2811:zeroBit\ <= (not \StripLights:B_WS2811:zeroCmp\);

Note:  Expanding virtual equation for '\StripLights:B_WS2811:oneBit\' (cost = 0):
\StripLights:B_WS2811:oneBit\ <= (not \StripLights:B_WS2811:oneCmp\);

Note:  Expanding virtual equation for 'tmpOE__Strip_2_net_0' (cost = 0):
tmpOE__Strip_2_net_0 <=  ('1') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\StripLights:B_WS2811:bitCount_0\);

Note:  Expanding virtual equation for '\StripLights:B_WS2811:MODULE_1:g2:a0:s_0\' (cost = 0):
\StripLights:B_WS2811:MODULE_1:g2:a0:s_0\ <= (not \StripLights:B_WS2811:bitCount_0\);


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 3):
\StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\StripLights:B_WS2811:bitCount_1\ and \StripLights:B_WS2811:bitCount_0\));

Note:  Expanding virtual equation for '\StripLights:B_WS2811:MODULE_1:g2:a0:s_1\' (cost = 8):
\StripLights:B_WS2811:MODULE_1:g2:a0:s_1\ <= ((not \StripLights:B_WS2811:bitCount_0\ and \StripLights:B_WS2811:bitCount_1\)
	OR (not \StripLights:B_WS2811:bitCount_1\ and \StripLights:B_WS2811:bitCount_0\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\StripLights:B_WS2811:MODULE_1:g2:a0:s_2\' (cost = 48):
\StripLights:B_WS2811:MODULE_1:g2:a0:s_2\ <= ((not \StripLights:B_WS2811:bitCount_1\ and \StripLights:B_WS2811:bitCount_2\)
	OR (not \StripLights:B_WS2811:bitCount_0\ and \StripLights:B_WS2811:bitCount_2\)
	OR (not \StripLights:B_WS2811:bitCount_2\ and \StripLights:B_WS2811:bitCount_1\ and \StripLights:B_WS2811:bitCount_0\));


Substituting virtuals - pass 5:


----------------------------------------------------------
Circuit simplification results:

	Expanded 8 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\lacktable\Striplights\Striplight_bootloadable.cydsn\Striplight_bootloadable.cyprj -dcpsoc3 Striplight_bootloadable.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.591ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Sunday, 10 April 2016 02:53:28
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\lacktable\Striplights\Striplight_bootloadable.cydsn\Striplight_bootloadable.cyprj -d CY8C4245AXI-483 Striplight_bootloadable.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_439 from registered to combinatorial
    Converted constant MacroCell: Net_437 from registered to combinatorial
    Converted constant MacroCell: Net_438 from registered to combinatorial
    Converted constant MacroCell: Net_433 from registered to combinatorial
    Converted constant MacroCell: Net_431 from registered to combinatorial
    Converted constant MacroCell: Net_432 from registered to combinatorial
Assigning clock StripLights_HFCLK to clock HFCLK because it is a pass-through
Assigning clock RegClock to clock LFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 6: Automatic-assigning  clock 'CapSense_1_SampleClk'. Signal=\CapSense_1:Net_420_ff6\
    Fixed Function Clock 5: Automatic-assigning  clock 'CapSense_1_SenseClk'. Signal=\CapSense_1:Net_429_ff5\
    Fixed Function Clock 2: Automatic-assigning  clock 'ESP_SCBCLK'. Signal=\ESP:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'PC_Uart_SCBCLK'. Signal=\PC_Uart:Net_847_ff3\
    Fixed Function Clock 8: Automatic-assigning  clock 'ResetClock'. Signal=Net_194_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'RotClock'. Signal=Net_276_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'RotClock'. Signal=Net_276_ff10
    Digital Clock 0: Automatic-assigning  clock 'DebClock'. Fanout=2, Signal=Net_473_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Deb2:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Deb1:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Strip_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Strip_2(0)__PA ,
            input => Net_82 ,
            pad => Strip_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Strip_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Strip_0(0)__PA ,
            input => Net_80 ,
            pad => Strip_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Strip_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Strip_1(0)__PA ,
            input => Net_81 ,
            pad => Strip_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Strip_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Strip_3(0)__PA ,
            input => Net_83 ,
            pad => Strip_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Strip_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Strip_4(0)__PA ,
            input => Net_84 ,
            pad => Strip_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Strip_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Strip_5(0)__PA ,
            input => Net_87 ,
            pad => Strip_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            fb => Net_239 ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ESP:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \ESP:tx(0)\__PA ,
            input => \ESP:Net_1062\ ,
            pad => \ESP:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \ESP:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ESP:rx(0)\__PA ,
            fb => \ESP:Net_654\ ,
            pad => \ESP:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Rot1A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rot1A(0)__PA ,
            fb => Net_268 ,
            pad => Rot1A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rot1B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rot1B(0)__PA ,
            fb => Net_267 ,
            pad => Rot1B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \PC_Uart:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \PC_Uart:tx(0)\__PA ,
            input => \PC_Uart:Net_1062\ ,
            pad => \PC_Uart:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \PC_Uart:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \PC_Uart:rx(0)\__PA ,
            fb => \PC_Uart:Net_654\ ,
            pad => \PC_Uart:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Rot2A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rot2A(0)__PA ,
            fb => Net_328 ,
            pad => Rot2A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rot2B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rot2B(0)__PA ,
            fb => Net_327 ,
            pad => Rot2B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rot1SW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rot1SW(0)__PA ,
            fb => Net_428 ,
            pad => Rot1SW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rot2SW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rot2SW(0)__PA ,
            fb => Net_434 ,
            pad => Rot2SW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Cmod(0)\__PA ,
            analog_term => \CapSense_1:Net_398\ ,
            pad => \CapSense_1:Cmod(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(0)\
        Attributes:
            Alias: Button0__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(0)\__PA ,
            analog_term => \CapSense_1:Net_245_0\ ,
            pad => \CapSense_1:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(1)\
        Attributes:
            Alias: Button1__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(1)\__PA ,
            analog_term => \CapSense_1:Net_245_0\ ,
            pad => \CapSense_1:Sns(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(2)\
        Attributes:
            Alias: Button2__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(2)\__PA ,
            analog_term => \CapSense_1:Net_245_0\ ,
            pad => \CapSense_1:Sns(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(3)\
        Attributes:
            Alias: Button3__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(3)\__PA ,
            analog_term => \CapSense_1:Net_245_0\ ,
            pad => \CapSense_1:Sns(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(4)\
        Attributes:
            Alias: Button4__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(4)\__PA ,
            analog_term => \CapSense_1:Net_245_0\ ,
            pad => \CapSense_1:Sns(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(5)\
        Attributes:
            Alias: Button5__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(5)\__PA ,
            analog_term => \CapSense_1:Net_245_0\ ,
            pad => \CapSense_1:Sns(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(6)\
        Attributes:
            Alias: Button6__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(6)\__PA ,
            analog_term => \CapSense_1:Net_245_0\ ,
            pad => \CapSense_1:Sns(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(7)\
        Attributes:
            Alias: Button7__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(7)\__PA ,
            analog_term => \CapSense_1:Net_245_0\ ,
            pad => \CapSense_1:Sns(7)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_80, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StripLights:saddr_3\ * !\StripLights:saddr_2\ * 
              !\StripLights:saddr_1\ * !\StripLights:saddr_0\ * 
              \StripLights:Net_64\
        );
        Output = Net_80 (fanout=1)

    MacroCell: Name=Net_81, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StripLights:saddr_3\ * !\StripLights:saddr_2\ * 
              !\StripLights:saddr_1\ * \StripLights:saddr_0\ * 
              \StripLights:Net_64\
        );
        Output = Net_81 (fanout=1)

    MacroCell: Name=Net_82, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StripLights:saddr_3\ * !\StripLights:saddr_2\ * 
              \StripLights:saddr_1\ * !\StripLights:saddr_0\ * 
              \StripLights:Net_64\
        );
        Output = Net_82 (fanout=1)

    MacroCell: Name=Net_83, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StripLights:saddr_3\ * !\StripLights:saddr_2\ * 
              \StripLights:saddr_1\ * \StripLights:saddr_0\ * 
              \StripLights:Net_64\
        );
        Output = Net_83 (fanout=1)

    MacroCell: Name=Net_84, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StripLights:saddr_3\ * \StripLights:saddr_2\ * 
              !\StripLights:saddr_1\ * !\StripLights:saddr_0\ * 
              \StripLights:Net_64\
        );
        Output = Net_84 (fanout=1)

    MacroCell: Name=Net_87, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StripLights:saddr_3\ * \StripLights:saddr_2\ * 
              !\StripLights:saddr_1\ * \StripLights:saddr_0\ * 
              \StripLights:Net_64\
        );
        Output = Net_87 (fanout=1)

    MacroCell: Name=\StripLights:Net_159\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StripLights:B_WS2811:control_3\ * 
              \StripLights:B_WS2811:control_0\ * 
              \StripLights:B_WS2811:status_0\
        );
        Output = \StripLights:Net_159\ (fanout=1)

    MacroCell: Name=Net_178, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StripLights:B_WS2811:control_4\ * 
              \StripLights:B_WS2811:control_0\ * 
              \StripLights:B_WS2811:status_6\
        );
        Output = Net_178 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\StripLights:Net_64\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\StripLights:B_WS2811:zeroCmp\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:shiftOut\
            + !\StripLights:B_WS2811:oneCmp\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:shiftOut\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:Net_64\ (fanout=6)

    MacroCell: Name=\StripLights:B_WS2811:status_6\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:status_6\ (fanout=2)

    MacroCell: Name=\StripLights:B_WS2811:bitCount_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:bitCount_2\ * 
              !\StripLights:B_WS2811:state_1\
        );
        Output = \StripLights:B_WS2811:bitCount_2\ (fanout=4)

    MacroCell: Name=\StripLights:B_WS2811:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              \StripLights:B_WS2811:bitCount_2\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:control_5\ * 
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
            + !\StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:state_1\ (fanout=10)

    MacroCell: Name=\StripLights:B_WS2811:state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * 
              \StripLights:B_WS2811:bitCount_2\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + !\StripLights:B_WS2811:control_5\ * 
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              !\StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:state_0\ (fanout=10)

    MacroCell: Name=\StripLights:B_WS2811:bitCount_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_0\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:bitCount_1\
        );
        Output = \StripLights:B_WS2811:bitCount_1\ (fanout=5)

    MacroCell: Name=\StripLights:B_WS2811:bitCount_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:bitCount_0\
        );
        Output = \StripLights:B_WS2811:bitCount_0\ (fanout=6)

    MacroCell: Name=\StripLights:B_WS2811:dpAddr_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * 
              !\StripLights:B_WS2811:bitCount_2\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:bitCount_1\
            + \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:dpAddr_1\
        );
        Output = \StripLights:B_WS2811:dpAddr_1\ (fanout=2)

    MacroCell: Name=\StripLights:B_WS2811:dpAddr_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:dpAddr_0\
        );
        Output = \StripLights:B_WS2811:dpAddr_0\ (fanout=2)

    MacroCell: Name=\StripLights:B_WS2811:pwmCntl\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:pwmCntl\
        );
        Output = \StripLights:B_WS2811:pwmCntl\ (fanout=2)

    MacroCell: Name=Net_413, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_473_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_434
        );
        Output = Net_413 (fanout=1)

    MacroCell: Name=Net_430, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_473_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_428
        );
        Output = Net_430 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\StripLights:B_WS2811:dshifter:u0\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_1 => \StripLights:B_WS2811:dpAddr_1\ ,
            cs_addr_0 => \StripLights:B_WS2811:dpAddr_0\ ,
            so_comb => \StripLights:B_WS2811:shiftOut\ ,
            f0_bus_stat_comb => \StripLights:B_WS2811:status_1\ ,
            f0_blk_stat_comb => \StripLights:B_WS2811:status_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\StripLights:B_WS2811:pwm8:u0\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_1 => \StripLights:B_WS2811:pwmCntl\ ,
            cs_addr_0 => \StripLights:B_WS2811:pwmTC\ ,
            cl0_comb => \StripLights:B_WS2811:zeroCmp\ ,
            z0_comb => \StripLights:B_WS2811:pwmTC\ ,
            cl1_comb => \StripLights:B_WS2811:oneCmp\ );
        Properties:
        {
            a0_init = "00011000"
            a1_init = "00011000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000000000001100000000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000000000000000000000000000000"
            d0_init = "00010100"
            d1_init = "00001100"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\StripLights:B_WS2811:StatusReg\
        PORT MAP (
            status_7 => \StripLights:B_WS2811:control_0\ ,
            status_6 => \StripLights:B_WS2811:status_6\ ,
            status_1 => \StripLights:B_WS2811:status_1\ ,
            status_0 => \StripLights:B_WS2811:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\RotSWReg:sts:sts_reg\
        PORT MAP (
            status_1 => Net_413 ,
            status_0 => Net_430 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\StripLights:StringSel:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \StripLights:StringSel:control_7\ ,
            control_6 => \StripLights:StringSel:control_6\ ,
            control_5 => \StripLights:StringSel:control_5\ ,
            control_4 => \StripLights:StringSel:control_4\ ,
            control_3 => \StripLights:saddr_3\ ,
            control_2 => \StripLights:saddr_2\ ,
            control_1 => \StripLights:saddr_1\ ,
            control_0 => \StripLights:saddr_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\StripLights:B_WS2811:ctrl\
        PORT MAP (
            control_7 => \StripLights:B_WS2811:control_7\ ,
            control_6 => \StripLights:B_WS2811:control_6\ ,
            control_5 => \StripLights:B_WS2811:control_5\ ,
            control_4 => \StripLights:B_WS2811:control_4\ ,
            control_3 => \StripLights:B_WS2811:control_3\ ,
            control_2 => \StripLights:B_WS2811:control_2\ ,
            control_1 => \StripLights:B_WS2811:control_1\ ,
            control_0 => \StripLights:B_WS2811:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\StripLights:cisr\
        PORT MAP (
            interrupt => Net_178 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\StripLights:fisr\
        PORT MAP (
            interrupt => \StripLights:Net_159\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =ResetISR
        PORT MAP (
            interrupt => Net_219 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ESP:SCB_IRQ\
        PORT MAP (
            interrupt => Net_126 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\CapSense_1:ISR\
        PORT MAP (
            interrupt => \CapSense_1:Net_248\ );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   26 :   10 :   36 : 72.22 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
Timer/Counter/PWM             :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   21 :   11 :   32 : 65.63 %
  Unique P-terms              :   34 :   30 :   64 : 53.13 %
  Total P-terms               :   35 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    2 :    2 :    4 : 50.00 %
    Status Registers          :    2 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    1 :    0 :    1 : 100.00 %
  8-bit IDAC                  :    1 :    0 :    1 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.031ms
Tech mapping phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1214316s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.257ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0026000 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CapSense_1:Net_245_0\ {
    source
    swhv_3
    amuxbusa
    P1_P40
    p1_0
    P1_P43
    p1_3
    P1_P41
    p1_1
    P1_P42
    p1_2
    P1_P45
    p1_5
    P1_P44
    p1_4
    P1_P47
    p1_7
    P1_P46
    p1_6
  }
  Net: \CapSense_1:Net_270\ {
    idac0_out
    swhv_1
  }
  Net: \CapSense_1:Net_398\ {
    Net_2110
    swh_2
    p4_2
    P4_P42
  }
}
Map of item to net {
  source                                           -> \CapSense_1:Net_245_0\
  swhv_3                                           -> \CapSense_1:Net_245_0\
  amuxbusa                                         -> \CapSense_1:Net_245_0\
  P1_P40                                           -> \CapSense_1:Net_245_0\
  p1_0                                             -> \CapSense_1:Net_245_0\
  P1_P43                                           -> \CapSense_1:Net_245_0\
  p1_3                                             -> \CapSense_1:Net_245_0\
  P1_P41                                           -> \CapSense_1:Net_245_0\
  p1_1                                             -> \CapSense_1:Net_245_0\
  P1_P42                                           -> \CapSense_1:Net_245_0\
  p1_2                                             -> \CapSense_1:Net_245_0\
  P1_P45                                           -> \CapSense_1:Net_245_0\
  p1_5                                             -> \CapSense_1:Net_245_0\
  P1_P44                                           -> \CapSense_1:Net_245_0\
  p1_4                                             -> \CapSense_1:Net_245_0\
  P1_P47                                           -> \CapSense_1:Net_245_0\
  p1_7                                             -> \CapSense_1:Net_245_0\
  P1_P46                                           -> \CapSense_1:Net_245_0\
  p1_6                                             -> \CapSense_1:Net_245_0\
  idac0_out                                        -> \CapSense_1:Net_270\
  swhv_1                                           -> \CapSense_1:Net_270\
  Net_2110                                         -> \CapSense_1:Net_398\
  swh_2                                            -> \CapSense_1:Net_398\
  p4_2                                             -> \CapSense_1:Net_398\
  P4_P42                                           -> \CapSense_1:Net_398\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.63
                   Pterms :            4.25
               Macrocells :            2.63
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 170, final cost is 170 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :      11.25 :       5.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\StripLights:B_WS2811:state_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * 
              \StripLights:B_WS2811:bitCount_2\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + !\StripLights:B_WS2811:control_5\ * 
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              !\StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:state_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\StripLights:B_WS2811:state_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              \StripLights:B_WS2811:bitCount_2\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:control_5\ * 
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
            + !\StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:state_1\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\StripLights:B_WS2811:dpAddr_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * 
              !\StripLights:B_WS2811:bitCount_2\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:bitCount_1\
            + \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:dpAddr_1\
        );
        Output = \StripLights:B_WS2811:dpAddr_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\StripLights:B_WS2811:bitCount_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_0\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:bitCount_1\
        );
        Output = \StripLights:B_WS2811:bitCount_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_87, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StripLights:saddr_3\ * \StripLights:saddr_2\ * 
              !\StripLights:saddr_1\ * \StripLights:saddr_0\ * 
              \StripLights:Net_64\
        );
        Output = Net_87 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\StripLights:B_WS2811:dshifter:u0\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_1 => \StripLights:B_WS2811:dpAddr_1\ ,
        cs_addr_0 => \StripLights:B_WS2811:dpAddr_0\ ,
        so_comb => \StripLights:B_WS2811:shiftOut\ ,
        f0_bus_stat_comb => \StripLights:B_WS2811:status_1\ ,
        f0_blk_stat_comb => \StripLights:B_WS2811:status_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\StripLights:B_WS2811:StatusReg\
    PORT MAP (
        status_7 => \StripLights:B_WS2811:control_0\ ,
        status_6 => \StripLights:B_WS2811:status_6\ ,
        status_1 => \StripLights:B_WS2811:status_1\ ,
        status_0 => \StripLights:B_WS2811:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\StripLights:StringSel:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \StripLights:StringSel:control_7\ ,
        control_6 => \StripLights:StringSel:control_6\ ,
        control_5 => \StripLights:StringSel:control_5\ ,
        control_4 => \StripLights:StringSel:control_4\ ,
        control_3 => \StripLights:saddr_3\ ,
        control_2 => \StripLights:saddr_2\ ,
        control_1 => \StripLights:saddr_1\ ,
        control_0 => \StripLights:saddr_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\StripLights:Net_64\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\StripLights:B_WS2811:zeroCmp\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:shiftOut\
            + !\StripLights:B_WS2811:oneCmp\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:shiftOut\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:Net_64\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\StripLights:B_WS2811:dpAddr_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:dpAddr_0\
        );
        Output = \StripLights:B_WS2811:dpAddr_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\StripLights:B_WS2811:status_6\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:status_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\StripLights:B_WS2811:pwmCntl\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:pwmCntl\
        );
        Output = \StripLights:B_WS2811:pwmCntl\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_178, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StripLights:B_WS2811:control_4\ * 
              \StripLights:B_WS2811:control_0\ * 
              \StripLights:B_WS2811:status_6\
        );
        Output = Net_178 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_81, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StripLights:saddr_3\ * !\StripLights:saddr_2\ * 
              !\StripLights:saddr_1\ * \StripLights:saddr_0\ * 
              \StripLights:Net_64\
        );
        Output = Net_81 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\StripLights:Net_159\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StripLights:B_WS2811:control_3\ * 
              \StripLights:B_WS2811:control_0\ * 
              \StripLights:B_WS2811:status_0\
        );
        Output = \StripLights:Net_159\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_84, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StripLights:saddr_3\ * \StripLights:saddr_2\ * 
              !\StripLights:saddr_1\ * !\StripLights:saddr_0\ * 
              \StripLights:Net_64\
        );
        Output = Net_84 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\StripLights:B_WS2811:pwm8:u0\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_1 => \StripLights:B_WS2811:pwmCntl\ ,
        cs_addr_0 => \StripLights:B_WS2811:pwmTC\ ,
        cl0_comb => \StripLights:B_WS2811:zeroCmp\ ,
        z0_comb => \StripLights:B_WS2811:pwmTC\ ,
        cl1_comb => \StripLights:B_WS2811:oneCmp\ );
    Properties:
    {
        a0_init = "00011000"
        a1_init = "00011000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000000000001100000000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000000000000000000000000000000"
        d0_init = "00010100"
        d1_init = "00001100"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\StripLights:B_WS2811:ctrl\
    PORT MAP (
        control_7 => \StripLights:B_WS2811:control_7\ ,
        control_6 => \StripLights:B_WS2811:control_6\ ,
        control_5 => \StripLights:B_WS2811:control_5\ ,
        control_4 => \StripLights:B_WS2811:control_4\ ,
        control_3 => \StripLights:B_WS2811:control_3\ ,
        control_2 => \StripLights:B_WS2811:control_2\ ,
        control_1 => \StripLights:B_WS2811:control_1\ ,
        control_0 => \StripLights:B_WS2811:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_413, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_473_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_434
        );
        Output = Net_413 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\StripLights:B_WS2811:bitCount_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:bitCount_0\
        );
        Output = \StripLights:B_WS2811:bitCount_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\StripLights:B_WS2811:bitCount_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:bitCount_2\ * 
              !\StripLights:B_WS2811:state_1\
        );
        Output = \StripLights:B_WS2811:bitCount_2\ (fanout=4)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_82, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StripLights:saddr_3\ * !\StripLights:saddr_2\ * 
              \StripLights:saddr_1\ * !\StripLights:saddr_0\ * 
              \StripLights:Net_64\
        );
        Output = Net_82 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_83, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StripLights:saddr_3\ * !\StripLights:saddr_2\ * 
              \StripLights:saddr_1\ * \StripLights:saddr_0\ * 
              \StripLights:Net_64\
        );
        Output = Net_83 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_80, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StripLights:saddr_3\ * !\StripLights:saddr_2\ * 
              !\StripLights:saddr_1\ * !\StripLights:saddr_0\ * 
              \StripLights:Net_64\
        );
        Output = Net_80 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_430, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_473_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_428
        );
        Output = Net_430 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\RotSWReg:sts:sts_reg\
    PORT MAP (
        status_1 => Net_413 ,
        status_0 => Net_430 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\StripLights:cisr\
        PORT MAP (
            interrupt => Net_178 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\StripLights:fisr\
        PORT MAP (
            interrupt => \StripLights:Net_159\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\ESP:SCB_IRQ\
        PORT MAP (
            interrupt => Net_126 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\CapSense_1:ISR\
        PORT MAP (
            interrupt => \CapSense_1:Net_248\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =ResetISR
        PORT MAP (
            interrupt => Net_219 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = \ESP:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ESP:rx(0)\__PA ,
        fb => \ESP:Net_654\ ,
        pad => \ESP:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \ESP:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \ESP:tx(0)\__PA ,
        input => \ESP:Net_1062\ ,
        pad => \ESP:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        fb => Net_239 ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense_1:Sns(0)\
    Attributes:
        Alias: Button0__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(0)\__PA ,
        pad => \CapSense_1:Sns(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense_1:Sns(1)\
    Attributes:
        Alias: Button1__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(1)\__PA ,
        pad => \CapSense_1:Sns(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense_1:Sns(2)\
    Attributes:
        Alias: Button2__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(2)\__PA ,
        pad => \CapSense_1:Sns(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense_1:Sns(3)\
    Attributes:
        Alias: Button3__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(3)\__PA ,
        pad => \CapSense_1:Sns(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense_1:Sns(4)\
    Attributes:
        Alias: Button4__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(4)\__PA ,
        pad => \CapSense_1:Sns(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense_1:Sns(5)\
    Attributes:
        Alias: Button5__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(5)\__PA ,
        pad => \CapSense_1:Sns(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense_1:Sns(6)\
    Attributes:
        Alias: Button6__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(6)\__PA ,
        pad => \CapSense_1:Sns(6)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CapSense_1:Sns(7)\
    Attributes:
        Alias: Button7__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(7)\__PA ,
        pad => \CapSense_1:Sns(7)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Strip_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Strip_0(0)__PA ,
        input => Net_80 ,
        pad => Strip_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Strip_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Strip_1(0)__PA ,
        input => Net_81 ,
        pad => Strip_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Strip_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Strip_2(0)__PA ,
        input => Net_82 ,
        pad => Strip_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Strip_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Strip_3(0)__PA ,
        input => Net_83 ,
        pad => Strip_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Strip_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Strip_4(0)__PA ,
        input => Net_84 ,
        pad => Strip_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Strip_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Strip_5(0)__PA ,
        input => Net_87 ,
        pad => Strip_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rot1A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rot1A(0)__PA ,
        fb => Net_268 ,
        pad => Rot1A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rot1B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rot1B(0)__PA ,
        fb => Net_267 ,
        pad => Rot1B(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rot1SW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rot1SW(0)__PA ,
        fb => Net_428 ,
        pad => Rot1SW(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rot2SW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rot2SW(0)__PA ,
        fb => Net_434 ,
        pad => Rot2SW(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rot2B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rot2B(0)__PA ,
        fb => Net_327 ,
        pad => Rot2B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rot2A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rot2A(0)__PA ,
        fb => Net_328 ,
        pad => Rot2A(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \PC_Uart:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \PC_Uart:rx(0)\__PA ,
        fb => \PC_Uart:Net_654\ ,
        pad => \PC_Uart:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \PC_Uart:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \PC_Uart:tx(0)\__PA ,
        input => \PC_Uart:Net_1062\ ,
        pad => \PC_Uart:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense_1:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Cmod(0)\__PA ,
        analog_term => \CapSense_1:Net_398\ ,
        pad => \CapSense_1:Cmod(0)_PAD\ ,
        input => __ONE__ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_6 => \CapSense_1:Net_420_ff6\ ,
            ff_div_5 => \CapSense_1:Net_429_ff5\ ,
            ff_div_2 => \ESP:Net_847_ff2\ ,
            ff_div_3 => \PC_Uart:Net_847_ff3\ ,
            ff_div_8 => Net_194_ff8 ,
            ff_div_9 => Net_276_ff9 ,
            ff_div_10 => Net_276_ff10 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\PC_Uart:SCB\
        PORT MAP (
            clock => \PC_Uart:Net_847_ff3\ ,
            interrupt => Net_309 ,
            rx => \PC_Uart:Net_654\ ,
            tx => \PC_Uart:Net_1062\ ,
            rts => \PC_Uart:Net_1053\ ,
            mosi_m => \PC_Uart:Net_1061\ ,
            select_m_3 => \PC_Uart:ss_3\ ,
            select_m_2 => \PC_Uart:ss_2\ ,
            select_m_1 => \PC_Uart:ss_1\ ,
            select_m_0 => \PC_Uart:ss_0\ ,
            sclk_m => \PC_Uart:Net_1059\ ,
            miso_s => \PC_Uart:Net_1055\ ,
            tx_req => Net_312 ,
            rx_req => Net_311 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\ESP:SCB\
        PORT MAP (
            clock => \ESP:Net_847_ff2\ ,
            interrupt => Net_126 ,
            rx => \ESP:Net_654\ ,
            tx => \ESP:Net_1062\ ,
            rts => \ESP:Net_1053\ ,
            mosi_m => \ESP:Net_1061\ ,
            select_m_3 => \ESP:ss_3\ ,
            select_m_2 => \ESP:ss_2\ ,
            select_m_1 => \ESP:ss_1\ ,
            select_m_0 => \ESP:ss_0\ ,
            sclk_m => \ESP:Net_1059\ ,
            miso_s => \ESP:Net_1055\ ,
            tx_req => Net_129 ,
            rx_req => Net_128 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CapSense group 0: 
    PSoC4 CapSense @ F(CSD,0): 
    p4csdcell: Name =\CapSense_1:CSD_FFB\
        PORT MAP (
            shield => \CapSense_1:Net_241\ ,
            csh => \CapSense_1:Net_246\ ,
            cmod => \CapSense_1:Net_398\ ,
            sense_out => \CapSense_1:Net_329\ ,
            sample_out => \CapSense_1:Net_328\ ,
            clk1 => \CapSense_1:Net_429_ff5\ ,
            clk2 => \CapSense_1:Net_420_ff6\ ,
            irq => \CapSense_1:Net_248\ );
        Properties:
        {
            cy_registers = ""
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            sensors_count = 8
            shield_count = 1
        }
8-bit IDAC group 0: 
    PSoC4 8-bit IDAC @ F(CSIDAC8,0): 
    p4csidac8cell: Name =\CapSense_1:IDAC1:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
7-bit IDAC group 0: 
    PSoC4 7-bit IDAC @ F(CSIDAC7,0): 
    p4csidac7cell: Name =\CapSense_1:IDAC2:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 7
        }
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Rot1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_276_ff9 ,
            capture => zero ,
            count => Net_268 ,
            reload => zero ,
            stop => zero ,
            start => Net_267 ,
            tr_underflow => Net_293 ,
            tr_overflow => Net_292 ,
            tr_compare_match => Net_294 ,
            line_out => Net_295 ,
            line_out_compl => Net_296 ,
            interrupt => Net_278 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\Rot2:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_276_ff10 ,
            capture => zero ,
            count => Net_328 ,
            reload => zero ,
            stop => zero ,
            start => Net_327 ,
            tr_underflow => Net_344 ,
            tr_overflow => Net_343 ,
            tr_compare_match => Net_345 ,
            line_out => Net_346 ,
            line_out_compl => Net_347 ,
            interrupt => Net_342 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\ResetTimer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_194_ff8 ,
            capture => zero ,
            count => tmpOE__Strip_2_net_0 ,
            reload => Net_239 ,
            stop => Net_239 ,
            start => Net_239 ,
            tr_underflow => Net_246 ,
            tr_overflow => Net_245 ,
            tr_compare_match => Net_247 ,
            line_out => Net_248 ,
            line_out_compl => Net_249 ,
            interrupt => Net_219 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_473_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+------------------------------------------
   0 |   4 |     * |      NONE |     HI_Z_DIGITAL |          \ESP:rx(0)\ | FB(\ESP:Net_654\)
     |   5 |     * |      NONE |         CMOS_OUT |          \ESP:tx(0)\ | In(\ESP:Net_1062\)
     |   7 |     * |      NONE |      RES_PULL_UP |               SW1(0) | FB(Net_239)
-----+-----+-------+-----------+------------------+----------------------+------------------------------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(0)\ | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(1)\ | 
     |   2 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(2)\ | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(3)\ | 
     |   4 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(4)\ | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(5)\ | 
     |   6 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(6)\ | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(7)\ | 
-----+-----+-------+-----------+------------------+----------------------+------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |           Strip_0(0) | In(Net_80)
     |   1 |     * |      NONE |         CMOS_OUT |           Strip_1(0) | In(Net_81)
     |   2 |     * |      NONE |         CMOS_OUT |           Strip_2(0) | In(Net_82)
     |   3 |     * |      NONE |         CMOS_OUT |           Strip_3(0) | In(Net_83)
     |   4 |     * |      NONE |         CMOS_OUT |           Strip_4(0) | In(Net_84)
     |   5 |     * |      NONE |         CMOS_OUT |           Strip_5(0) | In(Net_87)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |             Rot1A(0) | FB(Net_268)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |             Rot1B(0) | FB(Net_267)
-----+-----+-------+-----------+------------------+----------------------+------------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |            Rot1SW(0) | FB(Net_428)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |            Rot2SW(0) | FB(Net_434)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |             Rot2B(0) | FB(Net_327)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |             Rot2A(0) | FB(Net_328)
-----+-----+-------+-----------+------------------+----------------------+------------------------------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |      \PC_Uart:rx(0)\ | FB(\PC_Uart:Net_654\)
     |   1 |     * |      NONE |         CMOS_OUT |      \PC_Uart:tx(0)\ | In(\PC_Uart:Net_1062\)
     |   2 |     * |      NONE |      HI_Z_ANALOG | \CapSense_1:Cmod(0)\ | In(__ONE__), Analog(\CapSense_1:Net_398\)
--------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 0s.583ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.564ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.181ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Striplight_bootloadable_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.197ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.175ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.079ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.114ms
API generation phase: Elapsed time ==> 1s.770ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
