WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2507702 heartbeat IPC: 3.988 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2507703 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2507703 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 42947496 heartbeat IPC: 0.2473 cumulative IPC: 0.2473 (Simulation time: 00 hr 06 min 00 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 40439794 cumulative IPC: 0.2473 (Simulation time: 00 hr 06 min 00 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 40439794 cumulative IPC: 0.2473 (Simulation time: 00 hr 06 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/lbm_1004B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2473 instructions: 10000002 cycles: 40439794
CPU 0 Branch Prediction Accuracy: 98.98% MPKI: 0.118 Average ROB Occupancy at Mispredict: 172.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.118
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     518714 HIT:     222715 MISS:     295999
LLC LOAD         ACCESS:      74001 HIT:          0 MISS:      74001
LLC RFO          ACCESS:     222726 HIT:        753 MISS:     221973
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     221953 HIT:     221951 MISS:          2
LLC TRANSLATION  ACCESS:         34 HIT:         11 MISS:         23
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1712 cycles
cpu0_DTLB TOTAL        ACCESS:    1670548 HIT:    1665171 MISS:       5377
cpu0_DTLB LOAD         ACCESS:    1670548 HIT:    1665171 MISS:       5377
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 251 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2019019 HIT:     995292 MISS:    1023727
cpu0_L1D LOAD         ACCESS:     997481 HIT:     404297 MISS:     593184
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1016905 HIT:     590605 MISS:     426300
cpu0_L1D TRANSLATION  ACCESS:       4633 HIT:        390 MISS:       4243
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 455.7 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     913316 HIT:     616556 MISS:     296760
cpu0_L2C LOAD         ACCESS:      74001 HIT:          0 MISS:      74001
cpu0_L2C RFO          ACCESS:     417535 HIT:     194810 MISS:     222725
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     417537 HIT:     417537 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       4243 HIT:       4209 MISS:         34
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1728 cycles
cpu0_STLB TOTAL        ACCESS:       4629 HIT:          0 MISS:       4629
cpu0_STLB LOAD         ACCESS:       4629 HIT:          0 MISS:       4629
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 298 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      22582
  ROW_BUFFER_MISS:     273407
 AVG DBUS CONGESTED CYCLE: 3.98
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      10166
  FULL:     210348
