<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › dmar.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>dmar.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2006, Intel Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc., 59 Temple</span>
<span class="cm"> * Place - Suite 330, Boston, MA 02111-1307 USA.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) Ashok Raj &lt;ashok.raj@intel.com&gt;</span>
<span class="cm"> * Copyright (C) Shaohua Li &lt;shaohua.li@intel.com&gt;</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __DMAR_H__</span>
<span class="cp">#define __DMAR_H__</span>

<span class="cp">#include &lt;linux/acpi.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/msi.h&gt;</span>
<span class="cp">#include &lt;linux/irqreturn.h&gt;</span>

<span class="k">struct</span> <span class="n">acpi_dmar_header</span><span class="p">;</span>

<span class="cm">/* DMAR Flags */</span>
<span class="cp">#define DMAR_INTR_REMAP		0x1</span>
<span class="cp">#define DMAR_X2APIC_OPT_OUT	0x2</span>

<span class="k">struct</span> <span class="n">intel_iommu</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_DMAR_TABLE</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">acpi_table_header</span> <span class="o">*</span><span class="n">dmar_tbl</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">dmar_drhd_unit</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">list</span><span class="p">;</span>		<span class="cm">/* list of drhd units	*/</span>
	<span class="k">struct</span>  <span class="n">acpi_dmar_header</span> <span class="o">*</span><span class="n">hdr</span><span class="p">;</span>	<span class="cm">/* ACPI header		*/</span>
	<span class="n">u64</span>	<span class="n">reg_base_addr</span><span class="p">;</span>		<span class="cm">/* register base address*/</span>
	<span class="k">struct</span>	<span class="n">pci_dev</span> <span class="o">**</span><span class="n">devices</span><span class="p">;</span> 	<span class="cm">/* target device array	*/</span>
	<span class="kt">int</span>	<span class="n">devices_cnt</span><span class="p">;</span>		<span class="cm">/* target device count	*/</span>
	<span class="n">u16</span>	<span class="n">segment</span><span class="p">;</span>		<span class="cm">/* PCI domain		*/</span>
	<span class="n">u8</span>	<span class="n">ignored</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span> 		<span class="cm">/* ignore drhd		*/</span>
	<span class="n">u8</span>	<span class="n">include_all</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">list_head</span> <span class="n">dmar_drhd_units</span><span class="p">;</span>

<span class="cp">#define for_each_drhd_unit(drhd) \</span>
<span class="cp">	list_for_each_entry(drhd, &amp;dmar_drhd_units, list)</span>

<span class="cp">#define for_each_active_iommu(i, drhd)					\</span>
<span class="cp">	list_for_each_entry(drhd, &amp;dmar_drhd_units, list)		\</span>
<span class="cp">		if (i=drhd-&gt;iommu, drhd-&gt;ignored) {} else</span>

<span class="cp">#define for_each_iommu(i, drhd)						\</span>
<span class="cp">	list_for_each_entry(drhd, &amp;dmar_drhd_units, list)		\</span>
<span class="cp">		if (i=drhd-&gt;iommu, 0) {} else </span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">dmar_table_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">dmar_dev_scope_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* Intel IOMMU detection */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">detect_intel_iommu</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">enable_drhd_fault_handling</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">parse_ioapics_under_ir</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">alloc_iommu</span><span class="p">(</span><span class="k">struct</span> <span class="n">dmar_drhd_unit</span> <span class="o">*</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">detect_intel_iommu</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">dmar_table_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">enable_drhd_fault_handling</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* !CONFIG_DMAR_TABLE */</span><span class="cp"></span>

<span class="k">struct</span> <span class="n">irte</span> <span class="p">{</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">__u64</span>	<span class="n">present</span> 	<span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
				<span class="n">fpd</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
				<span class="n">dst_mode</span>	<span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
				<span class="n">redir_hint</span>	<span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
				<span class="n">trigger_mode</span>	<span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
				<span class="n">dlvry_mode</span>	<span class="o">:</span> <span class="mi">3</span><span class="p">,</span>
				<span class="n">avail</span>		<span class="o">:</span> <span class="mi">4</span><span class="p">,</span>
				<span class="n">__reserved_1</span>	<span class="o">:</span> <span class="mi">4</span><span class="p">,</span>
				<span class="n">vector</span>		<span class="o">:</span> <span class="mi">8</span><span class="p">,</span>
				<span class="n">__reserved_2</span>	<span class="o">:</span> <span class="mi">8</span><span class="p">,</span>
				<span class="n">dest_id</span>		<span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">__u64</span> <span class="n">low</span><span class="p">;</span>
	<span class="p">};</span>

	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">__u64</span>	<span class="n">sid</span>		<span class="o">:</span> <span class="mi">16</span><span class="p">,</span>
				<span class="n">sq</span>		<span class="o">:</span> <span class="mi">2</span><span class="p">,</span>
				<span class="n">svt</span>		<span class="o">:</span> <span class="mi">2</span><span class="p">,</span>
				<span class="n">__reserved_3</span>	<span class="o">:</span> <span class="mi">44</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">__u64</span> <span class="n">high</span><span class="p">;</span>
	<span class="p">};</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">IRQ_REMAP_XAPIC_MODE</span><span class="p">,</span>
	<span class="n">IRQ_REMAP_X2APIC_MODE</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Can&#39;t use the common MSI interrupt functions</span>
<span class="cm"> * since DMAR is not a pci device</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">irq_data</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dmar_msi_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dmar_msi_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dmar_msi_read</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">msi_msg</span> <span class="o">*</span><span class="n">msg</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dmar_msi_write</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">msi_msg</span> <span class="o">*</span><span class="n">msg</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">dmar_set_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">irqreturn_t</span> <span class="n">dmar_fault</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">arch_setup_dmar_msi</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_INTEL_IOMMU</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">iommu_detected</span><span class="p">,</span> <span class="n">no_iommu</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">list_head</span> <span class="n">dmar_rmrr_units</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">dmar_rmrr_unit</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">list</span><span class="p">;</span>		<span class="cm">/* list of rmrr units	*/</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_header</span> <span class="o">*</span><span class="n">hdr</span><span class="p">;</span>	<span class="cm">/* ACPI header		*/</span>
	<span class="n">u64</span>	<span class="n">base_address</span><span class="p">;</span>		<span class="cm">/* reserved base address*/</span>
	<span class="n">u64</span>	<span class="n">end_address</span><span class="p">;</span>		<span class="cm">/* reserved end address */</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">**</span><span class="n">devices</span><span class="p">;</span>	<span class="cm">/* target devices */</span>
	<span class="kt">int</span>	<span class="n">devices_cnt</span><span class="p">;</span>		<span class="cm">/* target device count */</span>
<span class="p">};</span>

<span class="cp">#define for_each_rmrr_units(rmrr) \</span>
<span class="cp">	list_for_each_entry(rmrr, &amp;dmar_rmrr_units, list)</span>

<span class="k">struct</span> <span class="n">dmar_atsr_unit</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">list</span><span class="p">;</span>		<span class="cm">/* list of ATSR units */</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_header</span> <span class="o">*</span><span class="n">hdr</span><span class="p">;</span>	<span class="cm">/* ACPI header */</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">**</span><span class="n">devices</span><span class="p">;</span>	<span class="cm">/* target devices */</span>
	<span class="kt">int</span> <span class="n">devices_cnt</span><span class="p">;</span>		<span class="cm">/* target device count */</span>
	<span class="n">u8</span> <span class="n">include_all</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* include all ports */</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">dmar_parse_rmrr_atsr_dev</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">dmar_parse_one_rmrr</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_header</span> <span class="o">*</span><span class="n">header</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">dmar_parse_one_atsr</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_header</span> <span class="o">*</span><span class="n">header</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">dmar_parse_dev_scope</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">start</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">end</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">cnt</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">***</span><span class="n">devices</span><span class="p">,</span> <span class="n">u16</span> <span class="n">segment</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">intel_iommu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#else </span><span class="cm">/* !CONFIG_INTEL_IOMMU: */</span><span class="cp"></span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">intel_iommu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span> <span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span> <span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">dmar_parse_one_rmrr</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_header</span> <span class="o">*</span><span class="n">header</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">dmar_parse_one_atsr</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_header</span> <span class="o">*</span><span class="n">header</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">dmar_parse_rmrr_atsr_dev</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_INTEL_IOMMU */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* __DMAR_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
