
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//psfxtable_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400b28 <.init>:
  400b28:	stp	x29, x30, [sp, #-16]!
  400b2c:	mov	x29, sp
  400b30:	bl	400d80 <ferror@plt+0x60>
  400b34:	ldp	x29, x30, [sp], #16
  400b38:	ret

Disassembly of section .plt:

0000000000400b40 <exit@plt-0x20>:
  400b40:	stp	x16, x30, [sp, #-16]!
  400b44:	adrp	x16, 413000 <ferror@plt+0x122e0>
  400b48:	ldr	x17, [x16, #4088]
  400b4c:	add	x16, x16, #0xff8
  400b50:	br	x17
  400b54:	nop
  400b58:	nop
  400b5c:	nop

0000000000400b60 <exit@plt>:
  400b60:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400b64:	ldr	x17, [x16]
  400b68:	add	x16, x16, #0x0
  400b6c:	br	x17

0000000000400b70 <perror@plt>:
  400b70:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400b74:	ldr	x17, [x16, #8]
  400b78:	add	x16, x16, #0x8
  400b7c:	br	x17

0000000000400b80 <fclose@plt>:
  400b80:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400b84:	ldr	x17, [x16, #16]
  400b88:	add	x16, x16, #0x10
  400b8c:	br	x17

0000000000400b90 <fopen@plt>:
  400b90:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400b94:	ldr	x17, [x16, #24]
  400b98:	add	x16, x16, #0x18
  400b9c:	br	x17

0000000000400ba0 <malloc@plt>:
  400ba0:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400ba4:	ldr	x17, [x16, #32]
  400ba8:	add	x16, x16, #0x20
  400bac:	br	x17

0000000000400bb0 <strncmp@plt>:
  400bb0:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400bb4:	ldr	x17, [x16, #40]
  400bb8:	add	x16, x16, #0x28
  400bbc:	br	x17

0000000000400bc0 <bindtextdomain@plt>:
  400bc0:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400bc4:	ldr	x17, [x16, #48]
  400bc8:	add	x16, x16, #0x30
  400bcc:	br	x17

0000000000400bd0 <__libc_start_main@plt>:
  400bd0:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400bd4:	ldr	x17, [x16, #56]
  400bd8:	add	x16, x16, #0x38
  400bdc:	br	x17

0000000000400be0 <__printf_chk@plt>:
  400be0:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400be4:	ldr	x17, [x16, #64]
  400be8:	add	x16, x16, #0x40
  400bec:	br	x17

0000000000400bf0 <realloc@plt>:
  400bf0:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400bf4:	ldr	x17, [x16, #72]
  400bf8:	add	x16, x16, #0x48
  400bfc:	br	x17

0000000000400c00 <strdup@plt>:
  400c00:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400c04:	ldr	x17, [x16, #80]
  400c08:	add	x16, x16, #0x50
  400c0c:	br	x17

0000000000400c10 <strrchr@plt>:
  400c10:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400c14:	ldr	x17, [x16, #88]
  400c18:	add	x16, x16, #0x58
  400c1c:	br	x17

0000000000400c20 <__gmon_start__@plt>:
  400c20:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400c24:	ldr	x17, [x16, #96]
  400c28:	add	x16, x16, #0x60
  400c2c:	br	x17

0000000000400c30 <abort@plt>:
  400c30:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400c34:	ldr	x17, [x16, #104]
  400c38:	add	x16, x16, #0x68
  400c3c:	br	x17

0000000000400c40 <feof@plt>:
  400c40:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400c44:	ldr	x17, [x16, #112]
  400c48:	add	x16, x16, #0x70
  400c4c:	br	x17

0000000000400c50 <textdomain@plt>:
  400c50:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400c54:	ldr	x17, [x16, #120]
  400c58:	add	x16, x16, #0x78
  400c5c:	br	x17

0000000000400c60 <__fprintf_chk@plt>:
  400c60:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400c64:	ldr	x17, [x16, #128]
  400c68:	add	x16, x16, #0x80
  400c6c:	br	x17

0000000000400c70 <strcmp@plt>:
  400c70:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400c74:	ldr	x17, [x16, #136]
  400c78:	add	x16, x16, #0x88
  400c7c:	br	x17

0000000000400c80 <__ctype_b_loc@plt>:
  400c80:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400c84:	ldr	x17, [x16, #144]
  400c88:	add	x16, x16, #0x90
  400c8c:	br	x17

0000000000400c90 <strtol@plt>:
  400c90:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400c94:	ldr	x17, [x16, #152]
  400c98:	add	x16, x16, #0x98
  400c9c:	br	x17

0000000000400ca0 <fread@plt>:
  400ca0:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400ca4:	ldr	x17, [x16, #160]
  400ca8:	add	x16, x16, #0xa0
  400cac:	br	x17

0000000000400cb0 <free@plt>:
  400cb0:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400cb4:	ldr	x17, [x16, #168]
  400cb8:	add	x16, x16, #0xa8
  400cbc:	br	x17

0000000000400cc0 <strndup@plt>:
  400cc0:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400cc4:	ldr	x17, [x16, #176]
  400cc8:	add	x16, x16, #0xb0
  400ccc:	br	x17

0000000000400cd0 <strchr@plt>:
  400cd0:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400cd4:	ldr	x17, [x16, #184]
  400cd8:	add	x16, x16, #0xb8
  400cdc:	br	x17

0000000000400ce0 <fwrite@plt>:
  400ce0:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400ce4:	ldr	x17, [x16, #192]
  400ce8:	add	x16, x16, #0xc0
  400cec:	br	x17

0000000000400cf0 <dcgettext@plt>:
  400cf0:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400cf4:	ldr	x17, [x16, #200]
  400cf8:	add	x16, x16, #0xc8
  400cfc:	br	x17

0000000000400d00 <fgets@plt>:
  400d00:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400d04:	ldr	x17, [x16, #208]
  400d08:	add	x16, x16, #0xd0
  400d0c:	br	x17

0000000000400d10 <setlocale@plt>:
  400d10:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400d14:	ldr	x17, [x16, #216]
  400d18:	add	x16, x16, #0xd8
  400d1c:	br	x17

0000000000400d20 <ferror@plt>:
  400d20:	adrp	x16, 414000 <ferror@plt+0x132e0>
  400d24:	ldr	x17, [x16, #224]
  400d28:	add	x16, x16, #0xe0
  400d2c:	br	x17

Disassembly of section .text:

0000000000400d30 <.text>:
  400d30:	mov	x29, #0x0                   	// #0
  400d34:	mov	x30, #0x0                   	// #0
  400d38:	mov	x5, x0
  400d3c:	ldr	x1, [sp]
  400d40:	add	x2, sp, #0x8
  400d44:	mov	x6, sp
  400d48:	movz	x0, #0x0, lsl #48
  400d4c:	movk	x0, #0x0, lsl #32
  400d50:	movk	x0, #0x40, lsl #16
  400d54:	movk	x0, #0xe3c
  400d58:	movz	x3, #0x0, lsl #48
  400d5c:	movk	x3, #0x0, lsl #32
  400d60:	movk	x3, #0x40, lsl #16
  400d64:	movk	x3, #0x2930
  400d68:	movz	x4, #0x0, lsl #48
  400d6c:	movk	x4, #0x0, lsl #32
  400d70:	movk	x4, #0x40, lsl #16
  400d74:	movk	x4, #0x29b0
  400d78:	bl	400bd0 <__libc_start_main@plt>
  400d7c:	bl	400c30 <abort@plt>
  400d80:	adrp	x0, 413000 <ferror@plt+0x122e0>
  400d84:	ldr	x0, [x0, #4064]
  400d88:	cbz	x0, 400d90 <ferror@plt+0x70>
  400d8c:	b	400c20 <__gmon_start__@plt>
  400d90:	ret
  400d94:	nop
  400d98:	adrp	x0, 414000 <ferror@plt+0x132e0>
  400d9c:	add	x0, x0, #0xf8
  400da0:	adrp	x1, 414000 <ferror@plt+0x132e0>
  400da4:	add	x1, x1, #0xf8
  400da8:	cmp	x1, x0
  400dac:	b.eq	400dc4 <ferror@plt+0xa4>  // b.none
  400db0:	adrp	x1, 402000 <ferror@plt+0x12e0>
  400db4:	ldr	x1, [x1, #2512]
  400db8:	cbz	x1, 400dc4 <ferror@plt+0xa4>
  400dbc:	mov	x16, x1
  400dc0:	br	x16
  400dc4:	ret
  400dc8:	adrp	x0, 414000 <ferror@plt+0x132e0>
  400dcc:	add	x0, x0, #0xf8
  400dd0:	adrp	x1, 414000 <ferror@plt+0x132e0>
  400dd4:	add	x1, x1, #0xf8
  400dd8:	sub	x1, x1, x0
  400ddc:	lsr	x2, x1, #63
  400de0:	add	x1, x2, x1, asr #3
  400de4:	cmp	xzr, x1, asr #1
  400de8:	asr	x1, x1, #1
  400dec:	b.eq	400e04 <ferror@plt+0xe4>  // b.none
  400df0:	adrp	x2, 402000 <ferror@plt+0x12e0>
  400df4:	ldr	x2, [x2, #2520]
  400df8:	cbz	x2, 400e04 <ferror@plt+0xe4>
  400dfc:	mov	x16, x2
  400e00:	br	x16
  400e04:	ret
  400e08:	stp	x29, x30, [sp, #-32]!
  400e0c:	mov	x29, sp
  400e10:	str	x19, [sp, #16]
  400e14:	adrp	x19, 414000 <ferror@plt+0x132e0>
  400e18:	ldrb	w0, [x19, #272]
  400e1c:	cbnz	w0, 400e2c <ferror@plt+0x10c>
  400e20:	bl	400d98 <ferror@plt+0x78>
  400e24:	mov	w0, #0x1                   	// #1
  400e28:	strb	w0, [x19, #272]
  400e2c:	ldr	x19, [sp, #16]
  400e30:	ldp	x29, x30, [sp], #32
  400e34:	ret
  400e38:	b	400dc8 <ferror@plt+0xa8>
  400e3c:	stp	x29, x30, [sp, #-96]!
  400e40:	stp	x28, x27, [sp, #16]
  400e44:	stp	x26, x25, [sp, #32]
  400e48:	stp	x24, x23, [sp, #48]
  400e4c:	stp	x22, x21, [sp, #64]
  400e50:	stp	x20, x19, [sp, #80]
  400e54:	mov	x29, sp
  400e58:	sub	sp, sp, #0x10, lsl #12
  400e5c:	sub	sp, sp, #0x80
  400e60:	mov	w8, #0x8                   	// #8
  400e64:	str	w8, [sp, #96]
  400e68:	ldr	x8, [x1]
  400e6c:	mov	w22, w0
  400e70:	mov	x20, x1
  400e74:	mov	x0, x8
  400e78:	bl	4027dc <ferror@plt+0x1abc>
  400e7c:	adrp	x1, 402000 <ferror@plt+0x12e0>
  400e80:	add	x1, x1, #0xbc2
  400e84:	mov	w0, #0x6                   	// #6
  400e88:	bl	400d10 <setlocale@plt>
  400e8c:	adrp	x19, 402000 <ferror@plt+0x12e0>
  400e90:	add	x19, x19, #0xa28
  400e94:	adrp	x1, 402000 <ferror@plt+0x12e0>
  400e98:	add	x1, x1, #0xa2c
  400e9c:	mov	x0, x19
  400ea0:	bl	400bc0 <bindtextdomain@plt>
  400ea4:	mov	x0, x19
  400ea8:	bl	400c50 <textdomain@plt>
  400eac:	cmp	w22, #0x2
  400eb0:	b.ne	400ec8 <ferror@plt+0x1a8>  // b.any
  400eb4:	ldr	x0, [x20, #8]
  400eb8:	adrp	x1, 402000 <ferror@plt+0x12e0>
  400ebc:	add	x1, x1, #0xa3e
  400ec0:	bl	400c70 <strcmp@plt>
  400ec4:	cbz	w0, 401a34 <ferror@plt+0xd14>
  400ec8:	str	xzr, [sp, #80]
  400ecc:	bl	402810 <ferror@plt+0x1af0>
  400ed0:	adrp	x1, 402000 <ferror@plt+0x12e0>
  400ed4:	add	x1, x1, #0xa41
  400ed8:	bl	400c70 <strcmp@plt>
  400edc:	cbz	w0, 401034 <ferror@plt+0x314>
  400ee0:	bl	402810 <ferror@plt+0x1af0>
  400ee4:	adrp	x1, 402000 <ferror@plt+0x12e0>
  400ee8:	add	x1, x1, #0xa70
  400eec:	bl	400c70 <strcmp@plt>
  400ef0:	cbz	w0, 401064 <ferror@plt+0x344>
  400ef4:	bl	402810 <ferror@plt+0x1af0>
  400ef8:	adrp	x1, 402000 <ferror@plt+0x12e0>
  400efc:	add	x1, x1, #0xa9c
  400f00:	bl	400c70 <strcmp@plt>
  400f04:	cbz	w0, 401084 <ferror@plt+0x364>
  400f08:	cmp	w22, #0x2
  400f0c:	b.lt	401058 <ferror@plt+0x338>  // b.tstop
  400f10:	adrp	x24, 402000 <ferror@plt+0x12e0>
  400f14:	adrp	x27, 402000 <ferror@plt+0x12e0>
  400f18:	mov	x28, xzr
  400f1c:	mov	x21, xzr
  400f20:	sub	w23, w22, #0x1
  400f24:	mov	w25, #0x1                   	// #1
  400f28:	add	x24, x24, #0xac5
  400f2c:	add	x27, x27, #0xac8
  400f30:	stp	xzr, xzr, [sp, #56]
  400f34:	str	wzr, [sp, #52]
  400f38:	b	400f50 <ferror@plt+0x230>
  400f3c:	add	x25, x19, #0x1
  400f40:	ldr	x28, [x20, x25, lsl #3]
  400f44:	add	w25, w25, #0x1
  400f48:	cmp	w25, w22
  400f4c:	b.ge	401050 <ferror@plt+0x330>  // b.tcont
  400f50:	ldr	x26, [x20, w25, sxtw #3]
  400f54:	mov	x1, x24
  400f58:	sxtw	x19, w25
  400f5c:	mov	x0, x26
  400f60:	bl	400c70 <strcmp@plt>
  400f64:	cbz	w0, 400f78 <ferror@plt+0x258>
  400f68:	mov	x0, x26
  400f6c:	mov	x1, x27
  400f70:	bl	400c70 <strcmp@plt>
  400f74:	cbnz	w0, 400f80 <ferror@plt+0x260>
  400f78:	cmp	w25, w23
  400f7c:	b.lt	400f3c <ferror@plt+0x21c>  // b.tstop
  400f80:	adrp	x1, 402000 <ferror@plt+0x12e0>
  400f84:	mov	x0, x26
  400f88:	add	x1, x1, #0xacc
  400f8c:	bl	400c70 <strcmp@plt>
  400f90:	cbz	w0, 400fa8 <ferror@plt+0x288>
  400f94:	adrp	x1, 402000 <ferror@plt+0x12e0>
  400f98:	mov	x0, x26
  400f9c:	add	x1, x1, #0xacf
  400fa0:	bl	400c70 <strcmp@plt>
  400fa4:	cbnz	w0, 400fbc <ferror@plt+0x29c>
  400fa8:	cmp	w25, w23
  400fac:	b.ge	400fbc <ferror@plt+0x29c>  // b.tcont
  400fb0:	add	x25, x19, #0x1
  400fb4:	ldr	x21, [x20, x25, lsl #3]
  400fb8:	b	400f44 <ferror@plt+0x224>
  400fbc:	adrp	x1, 402000 <ferror@plt+0x12e0>
  400fc0:	mov	x0, x26
  400fc4:	add	x1, x1, #0xad3
  400fc8:	bl	400c70 <strcmp@plt>
  400fcc:	cmp	w25, w23
  400fd0:	b.ge	400fe8 <ferror@plt+0x2c8>  // b.tcont
  400fd4:	cbnz	w0, 400fe8 <ferror@plt+0x2c8>
  400fd8:	add	x25, x19, #0x1
  400fdc:	ldr	x8, [x20, x25, lsl #3]
  400fe0:	str	x8, [sp, #64]
  400fe4:	b	400f44 <ferror@plt+0x224>
  400fe8:	adrp	x1, 402000 <ferror@plt+0x12e0>
  400fec:	mov	x0, x26
  400ff0:	add	x1, x1, #0xad7
  400ff4:	bl	400c70 <strcmp@plt>
  400ff8:	cmp	w25, w23
  400ffc:	b.ge	401014 <ferror@plt+0x2f4>  // b.tcont
  401000:	cbnz	w0, 401014 <ferror@plt+0x2f4>
  401004:	add	x25, x19, #0x1
  401008:	ldr	x8, [x20, x25, lsl #3]
  40100c:	str	x8, [sp, #56]
  401010:	b	400f44 <ferror@plt+0x224>
  401014:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401018:	mov	x0, x26
  40101c:	add	x1, x1, #0xadb
  401020:	bl	400c70 <strcmp@plt>
  401024:	cbnz	w0, 401058 <ferror@plt+0x338>
  401028:	mov	w8, #0x1                   	// #1
  40102c:	str	w8, [sp, #52]
  401030:	b	400f44 <ferror@plt+0x224>
  401034:	cmp	w22, #0x4
  401038:	b.ne	401a58 <ferror@plt+0xd38>  // b.any
  40103c:	str	wzr, [sp, #52]
  401040:	ldp	x28, x8, [x20, #8]
  401044:	stp	xzr, x8, [sp, #56]
  401048:	ldr	x21, [x20, #24]
  40104c:	b	4010b4 <ferror@plt+0x394>
  401050:	cmp	w22, #0x1
  401054:	b.gt	4010b4 <ferror@plt+0x394>
  401058:	adrp	x1, 402000 <ferror@plt+0x12e0>
  40105c:	add	x1, x1, #0xadf
  401060:	b	401a78 <ferror@plt+0xd58>
  401064:	and	w8, w22, #0xfffffffe
  401068:	cmp	w8, #0x2
  40106c:	b.ne	401a64 <ferror@plt+0xd44>  // b.any
  401070:	ldr	x28, [x20, #8]
  401074:	cmp	w22, #0x3
  401078:	b.ne	4010a0 <ferror@plt+0x380>  // b.any
  40107c:	ldr	x8, [x20, #16]
  401080:	b	4010a8 <ferror@plt+0x388>
  401084:	cmp	w22, #0x3
  401088:	b.ne	401a70 <ferror@plt+0xd50>  // b.any
  40108c:	stp	xzr, xzr, [sp, #56]
  401090:	ldp	x28, x21, [x20, #8]
  401094:	mov	w8, #0x1                   	// #1
  401098:	str	w8, [sp, #52]
  40109c:	b	4010b4 <ferror@plt+0x394>
  4010a0:	adrp	x8, 402000 <ferror@plt+0x12e0>
  4010a4:	add	x8, x8, #0xa9a
  4010a8:	str	wzr, [sp, #52]
  4010ac:	mov	x21, xzr
  4010b0:	stp	x8, xzr, [sp, #56]
  4010b4:	adrp	x1, 402000 <ferror@plt+0x12e0>
  4010b8:	add	x1, x1, #0xa9a
  4010bc:	cmp	x28, #0x0
  4010c0:	csel	x20, x1, x28, eq  // eq = none
  4010c4:	mov	x0, x20
  4010c8:	bl	400c70 <strcmp@plt>
  4010cc:	cbz	w0, 401188 <ferror@plt+0x468>
  4010d0:	adrp	x1, 402000 <ferror@plt+0x12e0>
  4010d4:	add	x1, x1, #0xecc
  4010d8:	mov	x0, x20
  4010dc:	bl	400b90 <fopen@plt>
  4010e0:	ldr	x22, [sp, #64]
  4010e4:	mov	x24, x0
  4010e8:	cbz	x0, 401a20 <ferror@plt+0xd00>
  4010ec:	ldr	x19, [sp, #56]
  4010f0:	cbz	x22, 40119c <ferror@plt+0x47c>
  4010f4:	adrp	x1, 402000 <ferror@plt+0x12e0>
  4010f8:	add	x1, x1, #0xa9a
  4010fc:	mov	x0, x22
  401100:	bl	400c70 <strcmp@plt>
  401104:	cbz	w0, 4011b4 <ferror@plt+0x494>
  401108:	adrp	x1, 402000 <ferror@plt+0x12e0>
  40110c:	add	x1, x1, #0xecc
  401110:	mov	x0, x22
  401114:	bl	400b90 <fopen@plt>
  401118:	str	x0, [sp, #64]
  40111c:	cbz	x0, 401a38 <ferror@plt+0xd18>
  401120:	cbz	x21, 4011a4 <ferror@plt+0x484>
  401124:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401128:	add	x1, x1, #0xa9a
  40112c:	mov	x0, x21
  401130:	bl	400c70 <strcmp@plt>
  401134:	cbz	w0, 4011c8 <ferror@plt+0x4a8>
  401138:	adrp	x1, 402000 <ferror@plt+0x12e0>
  40113c:	add	x1, x1, #0xb27
  401140:	mov	x0, x21
  401144:	bl	400b90 <fopen@plt>
  401148:	str	x0, [sp, #40]
  40114c:	cbz	x0, 401a48 <ferror@plt+0xd28>
  401150:	cbz	x19, 4011ac <ferror@plt+0x48c>
  401154:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401158:	add	x1, x1, #0xa9a
  40115c:	mov	x0, x19
  401160:	bl	400c70 <strcmp@plt>
  401164:	cbz	w0, 4011dc <ferror@plt+0x4bc>
  401168:	adrp	x1, 402000 <ferror@plt+0x12e0>
  40116c:	add	x1, x1, #0xb27
  401170:	mov	x0, x19
  401174:	bl	400b90 <fopen@plt>
  401178:	mov	x21, x0
  40117c:	cbnz	x0, 4011e4 <ferror@plt+0x4c4>
  401180:	mov	x0, x19
  401184:	b	401a4c <ferror@plt+0xd2c>
  401188:	adrp	x8, 414000 <ferror@plt+0x132e0>
  40118c:	ldr	x24, [x8, #264]
  401190:	ldr	x22, [sp, #64]
  401194:	ldr	x19, [sp, #56]
  401198:	cbnz	x22, 4010f4 <ferror@plt+0x3d4>
  40119c:	str	xzr, [sp, #64]
  4011a0:	cbnz	x21, 401124 <ferror@plt+0x404>
  4011a4:	str	xzr, [sp, #40]
  4011a8:	cbnz	x19, 401154 <ferror@plt+0x434>
  4011ac:	mov	x21, xzr
  4011b0:	b	4011e4 <ferror@plt+0x4c4>
  4011b4:	adrp	x8, 414000 <ferror@plt+0x132e0>
  4011b8:	ldr	x8, [x8, #264]
  4011bc:	str	x8, [sp, #64]
  4011c0:	cbnz	x21, 401124 <ferror@plt+0x404>
  4011c4:	b	4011a4 <ferror@plt+0x484>
  4011c8:	adrp	x8, 414000 <ferror@plt+0x132e0>
  4011cc:	ldr	x8, [x8, #256]
  4011d0:	str	x8, [sp, #40]
  4011d4:	cbnz	x19, 401154 <ferror@plt+0x434>
  4011d8:	b	4011ac <ferror@plt+0x48c>
  4011dc:	adrp	x8, 414000 <ferror@plt+0x132e0>
  4011e0:	ldr	x21, [x8, #256]
  4011e4:	ldr	x9, [sp, #64]
  4011e8:	adrp	x8, 414000 <ferror@plt+0x132e0>
  4011ec:	add	x8, x8, #0x118
  4011f0:	add	x1, sp, #0x58
  4011f4:	cmp	x9, #0x0
  4011f8:	csel	x8, xzr, x8, ne  // ne = any
  4011fc:	add	x2, sp, #0x4c
  401200:	add	x3, sp, #0x50
  401204:	add	x4, sp, #0x48
  401208:	add	x5, sp, #0x60
  40120c:	add	x6, sp, #0x64
  401210:	mov	x0, x24
  401214:	mov	w7, wzr
  401218:	str	x8, [sp]
  40121c:	bl	401b68 <ferror@plt+0xe48>
  401220:	cmn	w0, #0x1
  401224:	b.eq	4019e4 <ferror@plt+0xcc4>  // b.none
  401228:	mov	x0, x24
  40122c:	bl	400b80 <fclose@plt>
  401230:	ldr	w8, [sp, #72]
  401234:	adrp	x19, 414000 <ferror@plt+0x132e0>
  401238:	ldr	x0, [x19, #280]
  40123c:	str	w8, [sp, #36]
  401240:	ldp	w9, w8, [sp, #96]
  401244:	sxtw	x8, w8
  401248:	str	x8, [sp, #56]
  40124c:	ldr	x8, [sp, #88]
  401250:	add	w10, w9, #0x7
  401254:	add	w11, w9, #0xe
  401258:	cmp	w10, #0x0
  40125c:	ldrb	w9, [x8]
  401260:	csel	w10, w11, w10, lt  // lt = tstop
  401264:	cmp	w11, #0xe
  401268:	asr	w10, w10, #3
  40126c:	csinc	w10, w10, wzr, hi  // hi = pmore
  401270:	cmp	w9, #0x72
  401274:	str	w10, [sp, #32]
  401278:	b.eq	401298 <ferror@plt+0x578>  // b.none
  40127c:	cmp	w9, #0x36
  401280:	b.ne	40190c <ferror@plt+0xbec>  // b.any
  401284:	ldrb	w8, [x8, #1]
  401288:	cmp	w8, #0x4
  40128c:	b.ne	40190c <ferror@plt+0xbec>  // b.any
  401290:	mov	w8, #0x1                   	// #1
  401294:	b	4012c0 <ferror@plt+0x5a0>
  401298:	ldrb	w9, [x8, #1]
  40129c:	cmp	w9, #0xb5
  4012a0:	b.ne	40190c <ferror@plt+0xbec>  // b.any
  4012a4:	ldrb	w9, [x8, #2]
  4012a8:	cmp	w9, #0x4a
  4012ac:	b.ne	40190c <ferror@plt+0xbec>  // b.any
  4012b0:	ldrb	w8, [x8, #3]
  4012b4:	cmp	w8, #0x86
  4012b8:	b.ne	40190c <ferror@plt+0xbec>  // b.any
  4012bc:	mov	w8, #0x2                   	// #2
  4012c0:	str	w8, [sp, #28]
  4012c4:	ldr	x8, [sp, #64]
  4012c8:	cbz	x8, 4016c8 <ferror@plt+0x9a8>
  4012cc:	ldr	x8, [sp, #56]
  4012d0:	stp	x0, x20, [sp, #8]
  4012d4:	and	x20, x8, #0xffffffff
  4012d8:	add	x8, x8, x8, lsl #1
  4012dc:	lsl	x1, x8, #3
  4012e0:	bl	4028c0 <ferror@plt+0x1ba0>
  4012e4:	cmp	w20, #0x1
  4012e8:	str	x0, [x19, #280]
  4012ec:	b.lt	401328 <ferror@plt+0x608>  // b.tstop
  4012f0:	stp	x0, xzr, [x0, #8]
  4012f4:	ldr	x8, [sp, #56]
  4012f8:	str	xzr, [x0]
  4012fc:	cmp	w8, #0x1
  401300:	b.eq	401328 <ferror@plt+0x608>  // b.none
  401304:	mov	x8, xzr
  401308:	sub	x9, x20, #0x1
  40130c:	ldr	x10, [x19, #280]
  401310:	subs	x9, x9, #0x1
  401314:	add	x10, x10, x8
  401318:	str	xzr, [x10, #24]!
  40131c:	add	x8, x8, #0x18
  401320:	stp	x10, xzr, [x10, #8]
  401324:	b.ne	40130c <ferror@plt+0x5ec>  // b.any
  401328:	ldr	x2, [sp, #64]
  40132c:	add	x0, sp, #0x68
  401330:	mov	w1, #0x10000               	// #65536
  401334:	bl	400d00 <fgets@plt>
  401338:	cbz	x0, 4016bc <ferror@plt+0x99c>
  40133c:	adrp	x22, 402000 <ferror@plt+0x12e0>
  401340:	sub	x26, x29, #0x18
  401344:	mov	w24, #0x18                  	// #24
  401348:	add	x22, x22, #0x9e0
  40134c:	b	4013a0 <ferror@plt+0x680>
  401350:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401354:	mov	w2, #0x5                   	// #5
  401358:	mov	x0, xzr
  40135c:	add	x1, x1, #0xd3d
  401360:	bl	400cf0 <dcgettext@plt>
  401364:	adrp	x8, 414000 <ferror@plt+0x132e0>
  401368:	ldr	x23, [x8, #248]
  40136c:	mov	x27, x0
  401370:	bl	402810 <ferror@plt+0x1af0>
  401374:	mov	x3, x0
  401378:	mov	w1, #0x1                   	// #1
  40137c:	mov	x0, x23
  401380:	mov	x2, x27
  401384:	mov	x4, x25
  401388:	bl	400c60 <__fprintf_chk@plt>
  40138c:	ldr	x2, [sp, #64]
  401390:	add	x0, sp, #0x68
  401394:	mov	w1, #0x10000               	// #65536
  401398:	bl	400d00 <fgets@plt>
  40139c:	cbz	x0, 4016bc <ferror@plt+0x99c>
  4013a0:	add	x0, sp, #0x68
  4013a4:	mov	w1, #0xa                   	// #10
  4013a8:	bl	400cd0 <strchr@plt>
  4013ac:	str	x0, [x26, #8]
  4013b0:	cbz	x0, 401834 <ferror@plt+0xb14>
  4013b4:	mov	x8, x0
  4013b8:	add	x0, sp, #0x68
  4013bc:	strb	wzr, [x8]
  4013c0:	ldrb	w8, [x0]
  4013c4:	str	x0, [x26, #8]
  4013c8:	cmp	w8, #0x23
  4013cc:	b.hi	4013e8 <ferror@plt+0x6c8>  // b.pmore
  4013d0:	adr	x9, 40138c <ferror@plt+0x66c>
  4013d4:	ldrb	w10, [x22, x8]
  4013d8:	add	x9, x9, x10, lsl #2
  4013dc:	br	x9
  4013e0:	add	x0, x0, #0x1
  4013e4:	b	4013c0 <ferror@plt+0x6a0>
  4013e8:	sub	x1, x29, #0x18
  4013ec:	mov	w2, wzr
  4013f0:	bl	400c90 <strtol@plt>
  4013f4:	ldp	x8, x9, [x26]
  4013f8:	cmp	x8, x9
  4013fc:	b.eq	401880 <ferror@plt+0xb60>  // b.none
  401400:	str	x8, [x26, #8]
  401404:	ldrb	w9, [x8]
  401408:	mov	x27, x0
  40140c:	cmp	w9, #0x2d
  401410:	b.ne	401440 <ferror@plt+0x720>  // b.any
  401414:	add	x0, x8, #0x1
  401418:	sub	x1, x29, #0x18
  40141c:	mov	w2, wzr
  401420:	str	x0, [x26, #8]
  401424:	bl	400c90 <strtol@plt>
  401428:	ldp	x8, x9, [x26]
  40142c:	cmp	x8, x9
  401430:	b.eq	401880 <ferror@plt+0xb60>  // b.none
  401434:	mov	x28, x0
  401438:	str	x8, [x26, #8]
  40143c:	b	401444 <ferror@plt+0x724>
  401440:	mov	x28, xzr
  401444:	tbnz	x27, #63, 401844 <ferror@plt+0xb24>
  401448:	ldr	x9, [sp, #56]
  40144c:	cmp	x27, x9
  401450:	b.ge	401844 <ferror@plt+0xb24>  // b.tcont
  401454:	cbz	x28, 4014e8 <ferror@plt+0x7c8>
  401458:	subs	x20, x28, x27
  40145c:	b.lt	4018bc <ferror@plt+0xb9c>  // b.tstop
  401460:	ldr	x9, [sp, #56]
  401464:	cmp	x28, x9
  401468:	b.lt	401478 <ferror@plt+0x758>  // b.tstop
  40146c:	b	4018bc <ferror@plt+0xb9c>
  401470:	add	x8, x8, #0x1
  401474:	str	x8, [x26, #8]
  401478:	ldrb	w9, [x8]
  40147c:	cmp	w9, #0x20
  401480:	b.eq	401470 <ferror@plt+0x750>  // b.none
  401484:	cmp	w9, #0x9
  401488:	b.eq	401470 <ferror@plt+0x750>  // b.none
  40148c:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401490:	mov	w2, #0x4                   	// #4
  401494:	mov	x0, x8
  401498:	add	x1, x1, #0xc4c
  40149c:	bl	400bb0 <strncmp@plt>
  4014a0:	cbz	w0, 401658 <ferror@plt+0x938>
  4014a4:	sub	x0, x29, #0x10
  4014a8:	bl	401ab0 <ferror@plt+0xd90>
  4014ac:	ldr	x8, [x26, #8]
  4014b0:	mov	x25, x0
  4014b4:	add	x8, x8, #0x1
  4014b8:	ldurb	w9, [x8, #-1]
  4014bc:	cmp	w9, #0x9
  4014c0:	b.eq	4014d4 <ferror@plt+0x7b4>  // b.none
  4014c4:	cmp	w9, #0x2d
  4014c8:	b.eq	4015a0 <ferror@plt+0x880>  // b.none
  4014cc:	cmp	w9, #0x20
  4014d0:	b.ne	401900 <ferror@plt+0xbe0>  // b.any
  4014d4:	str	x8, [x26, #8]
  4014d8:	b	4014b4 <ferror@plt+0x794>
  4014dc:	ldr	x8, [x26, #8]
  4014e0:	sub	x8, x8, #0x1
  4014e4:	str	x8, [x26, #8]
  4014e8:	sub	x0, x29, #0x10
  4014ec:	bl	401ab0 <ferror@plt+0xd90>
  4014f0:	mov	x23, x0
  4014f4:	tbnz	x0, #63, 401624 <ferror@plt+0x904>
  4014f8:	mov	w0, #0x18                  	// #24
  4014fc:	bl	4028a4 <ferror@plt+0x1b84>
  401500:	mov	x25, x0
  401504:	mov	w0, #0x18                  	// #24
  401508:	bl	4028a4 <ferror@plt+0x1b84>
  40150c:	str	w23, [x0, #16]
  401510:	stp	xzr, x0, [x0]
  401514:	str	x0, [x25, #16]
  401518:	ldr	x8, [x19, #280]
  40151c:	add	x9, x27, x27, lsl #1
  401520:	lsl	x9, x9, #3
  401524:	add	x8, x8, x9
  401528:	ldr	x8, [x8, #8]
  40152c:	str	x8, [x25, #8]
  401530:	str	x25, [x8]
  401534:	str	xzr, [x25]
  401538:	ldr	x8, [x19, #280]
  40153c:	add	x8, x8, x9
  401540:	str	x25, [x8, #8]
  401544:	ldr	x9, [x26, #8]
  401548:	add	x8, x9, #0x1
  40154c:	str	x8, [x26, #8]
  401550:	ldrb	w9, [x9]
  401554:	cmp	w9, #0x2c
  401558:	b.ne	4014e0 <ferror@plt+0x7c0>  // b.any
  40155c:	sub	x0, x29, #0x10
  401560:	bl	401ab0 <ferror@plt+0xd90>
  401564:	tbnz	x0, #63, 4014dc <ferror@plt+0x7bc>
  401568:	ldr	x8, [x19, #280]
  40156c:	mov	x23, x0
  401570:	mov	w0, #0x18                  	// #24
  401574:	madd	x8, x27, x24, x8
  401578:	ldr	x20, [x8, #8]
  40157c:	bl	4028a4 <ferror@plt+0x1b84>
  401580:	str	w23, [x0, #16]
  401584:	ldr	x8, [x20, #16]
  401588:	ldr	x9, [x8, #8]
  40158c:	str	x9, [x0, #8]
  401590:	str	x0, [x9]
  401594:	str	xzr, [x0]
  401598:	str	x0, [x8, #8]
  40159c:	b	401544 <ferror@plt+0x824>
  4015a0:	sub	x0, x29, #0x10
  4015a4:	str	x8, [x26, #8]
  4015a8:	bl	401ab0 <ferror@plt+0xd90>
  4015ac:	orr	x8, x0, x25
  4015b0:	tbnz	x8, #63, 40194c <ferror@plt+0xc2c>
  4015b4:	sub	x8, x0, x25
  4015b8:	mov	x23, x0
  4015bc:	cmp	x8, x20
  4015c0:	b.ne	401994 <ferror@plt+0xc74>  // b.any
  4015c4:	orr	x8, xzr, #0x8
  4015c8:	sub	x20, x27, #0x1
  4015cc:	madd	x27, x27, x24, x8
  4015d0:	mov	w0, #0x18                  	// #24
  4015d4:	bl	4028a4 <ferror@plt+0x1b84>
  4015d8:	mov	x23, x0
  4015dc:	mov	w0, #0x18                  	// #24
  4015e0:	bl	4028a4 <ferror@plt+0x1b84>
  4015e4:	str	w25, [x0, #16]
  4015e8:	stp	xzr, x0, [x0]
  4015ec:	str	x0, [x23, #16]
  4015f0:	ldr	x8, [x19, #280]
  4015f4:	add	x20, x20, #0x1
  4015f8:	cmp	x20, x28
  4015fc:	add	w25, w25, #0x1
  401600:	ldr	x8, [x8, x27]
  401604:	str	x8, [x23, #8]
  401608:	str	x23, [x8]
  40160c:	str	xzr, [x23]
  401610:	ldr	x8, [x19, #280]
  401614:	str	x23, [x8, x27]
  401618:	add	x27, x27, #0x18
  40161c:	b.lt	4015d0 <ferror@plt+0x8b0>  // b.tstop
  401620:	b	40138c <ferror@plt+0x66c>
  401624:	ldr	x25, [x26, #8]
  401628:	ldrb	w8, [x25]
  40162c:	cmp	w8, #0x23
  401630:	b.hi	401350 <ferror@plt+0x630>  // b.pmore
  401634:	adrp	x11, 402000 <ferror@plt+0x12e0>
  401638:	add	x11, x11, #0xa04
  40163c:	adr	x9, 401350 <ferror@plt+0x630>
  401640:	ldrb	w10, [x11, x8]
  401644:	add	x9, x9, x10, lsl #2
  401648:	br	x9
  40164c:	add	x25, x25, #0x1
  401650:	str	x25, [x26, #8]
  401654:	b	401628 <ferror@plt+0x908>
  401658:	orr	x8, xzr, #0x8
  40165c:	madd	x20, x27, x24, x8
  401660:	mov	w0, #0x18                  	// #24
  401664:	bl	4028a4 <ferror@plt+0x1b84>
  401668:	mov	x23, x0
  40166c:	mov	w0, #0x18                  	// #24
  401670:	bl	4028a4 <ferror@plt+0x1b84>
  401674:	str	w27, [x0, #16]
  401678:	stp	xzr, x0, [x0]
  40167c:	str	x0, [x23, #16]
  401680:	ldr	x8, [x19, #280]
  401684:	cmp	x27, x28
  401688:	add	x27, x27, #0x1
  40168c:	ldr	x8, [x8, x20]
  401690:	str	x8, [x23, #8]
  401694:	str	x23, [x8]
  401698:	str	xzr, [x23]
  40169c:	ldr	x8, [x19, #280]
  4016a0:	str	x23, [x8, x20]
  4016a4:	add	x20, x20, #0x18
  4016a8:	b.lt	401660 <ferror@plt+0x940>  // b.tstop
  4016ac:	ldr	x8, [x26, #8]
  4016b0:	add	x8, x8, #0x4
  4016b4:	str	x8, [x26, #8]
  4016b8:	b	40138c <ferror@plt+0x66c>
  4016bc:	ldr	x0, [sp, #64]
  4016c0:	bl	400b80 <fclose@plt>
  4016c4:	ldp	x0, x20, [sp, #8]
  4016c8:	cbz	x21, 4017c4 <ferror@plt+0xaa4>
  4016cc:	cbz	x0, 401a28 <ferror@plt+0xd08>
  4016d0:	adrp	x2, 402000 <ferror@plt+0x12e0>
  4016d4:	add	x2, x2, #0xb8d
  4016d8:	mov	w1, #0x1                   	// #1
  4016dc:	mov	x0, x21
  4016e0:	mov	x3, x20
  4016e4:	bl	400c60 <__fprintf_chk@plt>
  4016e8:	ldr	w8, [sp, #100]
  4016ec:	cmp	w8, #0x1
  4016f0:	b.lt	4017bc <ferror@plt+0xa9c>  // b.tstop
  4016f4:	adrp	x24, 402000 <ferror@plt+0x12e0>
  4016f8:	adrp	x28, 402000 <ferror@plt+0x12e0>
  4016fc:	adrp	x25, 402000 <ferror@plt+0x12e0>
  401700:	adrp	x26, 402000 <ferror@plt+0x12e0>
  401704:	mov	x20, xzr
  401708:	mov	w23, #0x18                  	// #24
  40170c:	add	x24, x24, #0xbb9
  401710:	add	x28, x28, #0xbcd
  401714:	add	x25, x25, #0xbc3
  401718:	add	x26, x26, #0xbcc
  40171c:	b	401740 <ferror@plt+0xa20>
  401720:	mov	w1, #0x1                   	// #1
  401724:	mov	x0, x21
  401728:	mov	x2, x24
  40172c:	bl	400c60 <__fprintf_chk@plt>
  401730:	ldrsw	x8, [sp, #100]
  401734:	add	x20, x20, #0x1
  401738:	cmp	x20, x8
  40173c:	b.ge	4017bc <ferror@plt+0xa9c>  // b.tcont
  401740:	adrp	x2, 402000 <ferror@plt+0x12e0>
  401744:	mov	w1, #0x1                   	// #1
  401748:	mov	x0, x21
  40174c:	add	x2, x2, #0xbbb
  401750:	mov	w3, w20
  401754:	bl	400c60 <__fprintf_chk@plt>
  401758:	ldr	x8, [x19, #280]
  40175c:	mul	x9, x20, x23
  401760:	ldr	x27, [x8, x9]
  401764:	cbz	x27, 401720 <ferror@plt+0xa00>
  401768:	adrp	x3, 402000 <ferror@plt+0x12e0>
  40176c:	add	x3, x3, #0xbc2
  401770:	b	401780 <ferror@plt+0xa60>
  401774:	ldr	x27, [x27]
  401778:	mov	x3, x28
  40177c:	cbz	x27, 401720 <ferror@plt+0xa00>
  401780:	ldr	x22, [x27, #16]
  401784:	cbz	x22, 401774 <ferror@plt+0xa54>
  401788:	ldr	w4, [x22, #16]
  40178c:	mov	w1, #0x1                   	// #1
  401790:	mov	x0, x21
  401794:	mov	x2, x25
  401798:	bl	400c60 <__fprintf_chk@plt>
  40179c:	ldr	x22, [x22]
  4017a0:	cbz	x22, 401774 <ferror@plt+0xa54>
  4017a4:	ldr	w4, [x22, #16]
  4017a8:	mov	w1, #0x1                   	// #1
  4017ac:	mov	x0, x21
  4017b0:	mov	x2, x25
  4017b4:	mov	x3, x26
  4017b8:	b	401798 <ferror@plt+0xa78>
  4017bc:	mov	x0, x21
  4017c0:	bl	400b80 <fclose@plt>
  4017c4:	ldr	x20, [sp, #40]
  4017c8:	cbz	x20, 40180c <ferror@plt+0xaec>
  4017cc:	ldp	w10, w8, [sp, #32]
  4017d0:	ldr	x9, [sp, #56]
  4017d4:	ldr	x1, [sp, #80]
  4017d8:	ldp	w2, w4, [sp, #96]
  4017dc:	ldr	w5, [sp, #28]
  4017e0:	sdiv	w8, w8, w9
  4017e4:	sdiv	w3, w8, w10
  4017e8:	ldr	w8, [sp, #52]
  4017ec:	ldr	x9, [x19, #280]
  4017f0:	mov	x0, x20
  4017f4:	sxtw	x4, w4
  4017f8:	cmp	w8, #0x0
  4017fc:	csel	x6, x9, xzr, eq  // eq = none
  401800:	bl	4024e0 <ferror@plt+0x17c0>
  401804:	mov	x0, x20
  401808:	bl	400b80 <fclose@plt>
  40180c:	mov	w0, wzr
  401810:	add	sp, sp, #0x10, lsl #12
  401814:	add	sp, sp, #0x80
  401818:	ldp	x20, x19, [sp, #80]
  40181c:	ldp	x22, x21, [sp, #64]
  401820:	ldp	x24, x23, [sp, #48]
  401824:	ldp	x26, x25, [sp, #32]
  401828:	ldp	x28, x27, [sp, #16]
  40182c:	ldp	x29, x30, [sp], #96
  401830:	ret
  401834:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401838:	add	x1, x1, #0xbcf
  40183c:	mov	w2, #0x5                   	// #5
  401840:	b	40191c <ferror@plt+0xbfc>
  401844:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401848:	add	x1, x1, #0xc03
  40184c:	mov	w2, #0x5                   	// #5
  401850:	mov	x0, xzr
  401854:	bl	400cf0 <dcgettext@plt>
  401858:	adrp	x8, 414000 <ferror@plt+0x132e0>
  40185c:	ldr	x19, [x8, #248]
  401860:	mov	x20, x0
  401864:	bl	402810 <ferror@plt+0x1af0>
  401868:	mov	x3, x0
  40186c:	mov	w1, #0x1                   	// #1
  401870:	mov	x0, x19
  401874:	mov	x2, x20
  401878:	mov	x4, x27
  40187c:	b	4018f4 <ferror@plt+0xbd4>
  401880:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401884:	add	x1, x1, #0xbeb
  401888:	mov	w2, #0x5                   	// #5
  40188c:	mov	x0, xzr
  401890:	bl	400cf0 <dcgettext@plt>
  401894:	adrp	x8, 414000 <ferror@plt+0x132e0>
  401898:	ldr	x19, [x8, #248]
  40189c:	mov	x20, x0
  4018a0:	bl	402810 <ferror@plt+0x1af0>
  4018a4:	mov	x3, x0
  4018a8:	add	x4, sp, #0x68
  4018ac:	mov	w1, #0x1                   	// #1
  4018b0:	mov	x0, x19
  4018b4:	mov	x2, x20
  4018b8:	b	4018f4 <ferror@plt+0xbd4>
  4018bc:	adrp	x1, 402000 <ferror@plt+0x12e0>
  4018c0:	add	x1, x1, #0xc2e
  4018c4:	mov	w2, #0x5                   	// #5
  4018c8:	mov	x0, xzr
  4018cc:	bl	400cf0 <dcgettext@plt>
  4018d0:	adrp	x8, 414000 <ferror@plt+0x132e0>
  4018d4:	ldr	x19, [x8, #248]
  4018d8:	mov	x20, x0
  4018dc:	bl	402810 <ferror@plt+0x1af0>
  4018e0:	mov	x3, x0
  4018e4:	mov	w1, #0x1                   	// #1
  4018e8:	mov	x0, x19
  4018ec:	mov	x2, x20
  4018f0:	mov	x4, x28
  4018f4:	bl	400c60 <__fprintf_chk@plt>
  4018f8:	mov	w0, #0x41                  	// #65
  4018fc:	bl	400b60 <exit@plt>
  401900:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401904:	add	x1, x1, #0xc51
  401908:	b	401914 <ferror@plt+0xbf4>
  40190c:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401910:	add	x1, x1, #0xb45
  401914:	mov	w2, #0x5                   	// #5
  401918:	mov	x0, xzr
  40191c:	bl	400cf0 <dcgettext@plt>
  401920:	adrp	x8, 414000 <ferror@plt+0x132e0>
  401924:	ldr	x19, [x8, #248]
  401928:	mov	x20, x0
  40192c:	bl	402810 <ferror@plt+0x1af0>
  401930:	mov	x3, x0
  401934:	mov	w1, #0x1                   	// #1
  401938:	mov	x0, x19
  40193c:	mov	x2, x20
  401940:	bl	400c60 <__fprintf_chk@plt>
  401944:	mov	w0, #0x41                  	// #65
  401948:	bl	400b60 <exit@plt>
  40194c:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401950:	add	x1, x1, #0xca2
  401954:	mov	w2, #0x5                   	// #5
  401958:	mov	x0, xzr
  40195c:	bl	400cf0 <dcgettext@plt>
  401960:	adrp	x8, 414000 <ferror@plt+0x132e0>
  401964:	ldr	x19, [x8, #248]
  401968:	mov	x20, x0
  40196c:	bl	402810 <ferror@plt+0x1af0>
  401970:	mov	x3, x0
  401974:	mov	w1, #0x1                   	// #1
  401978:	mov	x0, x19
  40197c:	mov	x2, x20
  401980:	mov	x4, x27
  401984:	mov	x5, x28
  401988:	bl	400c60 <__fprintf_chk@plt>
  40198c:	mov	w0, #0x41                  	// #65
  401990:	bl	400b60 <exit@plt>
  401994:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401998:	add	x1, x1, #0xce8
  40199c:	mov	w2, #0x5                   	// #5
  4019a0:	mov	x0, xzr
  4019a4:	bl	400cf0 <dcgettext@plt>
  4019a8:	adrp	x8, 414000 <ferror@plt+0x132e0>
  4019ac:	ldr	x19, [x8, #248]
  4019b0:	mov	x20, x0
  4019b4:	bl	402810 <ferror@plt+0x1af0>
  4019b8:	mov	x3, x0
  4019bc:	mov	w1, #0x1                   	// #1
  4019c0:	mov	x0, x19
  4019c4:	mov	x2, x20
  4019c8:	mov	x4, x25
  4019cc:	mov	x5, x23
  4019d0:	mov	x6, x27
  4019d4:	mov	x7, x28
  4019d8:	bl	400c60 <__fprintf_chk@plt>
  4019dc:	mov	w0, #0x41                  	// #65
  4019e0:	bl	400b60 <exit@plt>
  4019e4:	adrp	x1, 402000 <ferror@plt+0x12e0>
  4019e8:	add	x1, x1, #0xb29
  4019ec:	mov	w2, #0x5                   	// #5
  4019f0:	mov	x0, xzr
  4019f4:	bl	400cf0 <dcgettext@plt>
  4019f8:	adrp	x8, 414000 <ferror@plt+0x132e0>
  4019fc:	ldr	x19, [x8, #248]
  401a00:	mov	x21, x0
  401a04:	bl	402810 <ferror@plt+0x1af0>
  401a08:	mov	x3, x0
  401a0c:	mov	w1, #0x1                   	// #1
  401a10:	mov	x0, x19
  401a14:	mov	x2, x21
  401a18:	mov	x4, x20
  401a1c:	b	4018f4 <ferror@plt+0xbd4>
  401a20:	mov	x0, x20
  401a24:	b	401a3c <ferror@plt+0xd1c>
  401a28:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401a2c:	add	x1, x1, #0xb66
  401a30:	b	40183c <ferror@plt+0xb1c>
  401a34:	bl	40281c <ferror@plt+0x1afc>
  401a38:	mov	x0, x22
  401a3c:	bl	400b70 <perror@plt>
  401a40:	mov	w0, #0x42                  	// #66
  401a44:	bl	400b60 <exit@plt>
  401a48:	mov	x0, x21
  401a4c:	bl	400b70 <perror@plt>
  401a50:	mov	w0, #0x49                  	// #73
  401a54:	bl	400b60 <exit@plt>
  401a58:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401a5c:	add	x1, x1, #0xa4d
  401a60:	b	401a78 <ferror@plt+0xd58>
  401a64:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401a68:	add	x1, x1, #0xa7c
  401a6c:	b	401a78 <ferror@plt+0xd58>
  401a70:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401a74:	add	x1, x1, #0xaaa
  401a78:	mov	w2, #0x5                   	// #5
  401a7c:	mov	x0, xzr
  401a80:	bl	400cf0 <dcgettext@plt>
  401a84:	adrp	x8, 414000 <ferror@plt+0x132e0>
  401a88:	ldr	x19, [x8, #248]
  401a8c:	mov	x20, x0
  401a90:	bl	402810 <ferror@plt+0x1af0>
  401a94:	mov	x3, x0
  401a98:	mov	w1, #0x1                   	// #1
  401a9c:	mov	x0, x19
  401aa0:	mov	x2, x20
  401aa4:	bl	400c60 <__fprintf_chk@plt>
  401aa8:	mov	w0, #0x40                  	// #64
  401aac:	bl	400b60 <exit@plt>
  401ab0:	stp	x29, x30, [sp, #-32]!
  401ab4:	stp	x20, x19, [sp, #16]
  401ab8:	mov	x29, sp
  401abc:	ldr	x8, [x0]
  401ac0:	mov	x19, x0
  401ac4:	add	x20, x8, #0x6
  401ac8:	b	401ad0 <ferror@plt+0xdb0>
  401acc:	add	x20, x20, #0x1
  401ad0:	ldurb	w8, [x20, #-6]
  401ad4:	cmp	w8, #0x9
  401ad8:	b.eq	401acc <ferror@plt+0xdac>  // b.none
  401adc:	cmp	w8, #0x20
  401ae0:	b.eq	401acc <ferror@plt+0xdac>  // b.none
  401ae4:	cmp	w8, #0x55
  401ae8:	b.ne	401b58 <ferror@plt+0xe38>  // b.any
  401aec:	ldurb	w8, [x20, #-5]
  401af0:	cmp	w8, #0x2b
  401af4:	b.ne	401b58 <ferror@plt+0xe38>  // b.any
  401af8:	bl	400c80 <__ctype_b_loc@plt>
  401afc:	ldr	x8, [x0]
  401b00:	mov	x0, x20
  401b04:	ldrb	w9, [x0, #-4]!
  401b08:	ldrh	w9, [x8, x9, lsl #1]
  401b0c:	tbz	w9, #12, 401b58 <ferror@plt+0xe38>
  401b10:	ldurb	w9, [x20, #-3]
  401b14:	ldrh	w9, [x8, x9, lsl #1]
  401b18:	tbz	w9, #12, 401b58 <ferror@plt+0xe38>
  401b1c:	ldurb	w9, [x20, #-2]
  401b20:	ldrh	w9, [x8, x9, lsl #1]
  401b24:	tbz	w9, #12, 401b58 <ferror@plt+0xe38>
  401b28:	ldurb	w9, [x20, #-1]
  401b2c:	ldrh	w9, [x8, x9, lsl #1]
  401b30:	tbz	w9, #12, 401b58 <ferror@plt+0xe38>
  401b34:	ldrb	w9, [x20]
  401b38:	ldrh	w8, [x8, x9, lsl #1]
  401b3c:	tbnz	w8, #12, 401b58 <ferror@plt+0xe38>
  401b40:	str	x20, [x19]
  401b44:	ldp	x20, x19, [sp, #16]
  401b48:	mov	w2, #0x10                  	// #16
  401b4c:	mov	x1, xzr
  401b50:	ldp	x29, x30, [sp], #32
  401b54:	b	400c90 <strtol@plt>
  401b58:	ldp	x20, x19, [sp, #16]
  401b5c:	mov	x0, #0xffffffffffffffff    	// #-1
  401b60:	ldp	x29, x30, [sp], #32
  401b64:	ret
  401b68:	sub	sp, sp, #0xb0
  401b6c:	stp	x29, x30, [sp, #80]
  401b70:	stp	x28, x27, [sp, #96]
  401b74:	stp	x26, x25, [sp, #112]
  401b78:	stp	x24, x23, [sp, #128]
  401b7c:	stp	x22, x21, [sp, #144]
  401b80:	stp	x20, x19, [sp, #160]
  401b84:	add	x29, sp, #0x50
  401b88:	mov	x23, x6
  401b8c:	mov	x24, x4
  401b90:	mov	x25, x3
  401b94:	mov	x27, x2
  401b98:	mov	x26, x1
  401b9c:	stp	x7, x5, [sp, #8]
  401ba0:	cbz	x0, 401c28 <ferror@plt+0xf08>
  401ba4:	mov	x28, x0
  401ba8:	mov	w0, #0x4000                	// #16384
  401bac:	mov	w21, #0x4000                	// #16384
  401bb0:	bl	4028a4 <ferror@plt+0x1b84>
  401bb4:	mov	x20, x0
  401bb8:	mov	x19, xzr
  401bbc:	cmp	x19, x21
  401bc0:	b.cc	401bd8 <ferror@plt+0xeb8>  // b.lo, b.ul, b.last
  401bc4:	lsl	x21, x21, #1
  401bc8:	mov	x0, x20
  401bcc:	mov	x1, x21
  401bd0:	bl	4028c0 <ferror@plt+0x1ba0>
  401bd4:	mov	x20, x0
  401bd8:	add	x0, x20, x19
  401bdc:	sub	x2, x21, x19
  401be0:	mov	w1, #0x1                   	// #1
  401be4:	mov	x3, x28
  401be8:	bl	400ca0 <fread@plt>
  401bec:	mov	x22, x0
  401bf0:	mov	x0, x28
  401bf4:	bl	400d20 <ferror@plt>
  401bf8:	cbnz	w0, 401fc8 <ferror@plt+0x12a8>
  401bfc:	mov	x0, x28
  401c00:	add	x19, x22, x19
  401c04:	bl	400c40 <feof@plt>
  401c08:	cbz	w0, 401bbc <ferror@plt+0xe9c>
  401c0c:	cbz	x26, 401c14 <ferror@plt+0xef4>
  401c10:	str	x20, [x26]
  401c14:	cbz	x27, 401c1c <ferror@plt+0xefc>
  401c18:	str	w19, [x27]
  401c1c:	cmp	x19, #0x4
  401c20:	b.cc	401f1c <ferror@plt+0x11fc>  // b.lo, b.ul, b.last
  401c24:	b	401c40 <ferror@plt+0xf20>
  401c28:	cbz	x26, 402048 <ferror@plt+0x1328>
  401c2c:	cbz	x27, 402048 <ferror@plt+0x1328>
  401c30:	ldr	x20, [x26]
  401c34:	ldrsw	x19, [x27]
  401c38:	cmp	x19, #0x4
  401c3c:	b.cc	401f1c <ferror@plt+0x11fc>  // b.lo, b.ul, b.last
  401c40:	ldrb	w8, [x20]
  401c44:	cmp	w8, #0x36
  401c48:	b.ne	401ea4 <ferror@plt+0x1184>  // b.any
  401c4c:	ldrb	w9, [x20, #1]
  401c50:	cmp	w9, #0x4
  401c54:	b.ne	401ea4 <ferror@plt+0x1184>  // b.any
  401c58:	ldrb	w8, [x20, #2]
  401c5c:	cmp	w8, #0x6
  401c60:	b.cs	4020c4 <ferror@plt+0x13a4>  // b.hs, b.nlast
  401c64:	ldrb	w9, [x20, #3]
  401c68:	tst	w8, #0x1
  401c6c:	mov	w10, #0x200                 	// #512
  401c70:	mov	w11, #0x100                 	// #256
  401c74:	mov	w22, wzr
  401c78:	csel	x11, x11, x10, eq  // eq = none
  401c7c:	and	w27, w8, #0x6
  401c80:	mov	w8, #0x8                   	// #8
  401c84:	mov	w21, #0x4                   	// #4
  401c88:	cbz	x9, 401f10 <ferror@plt+0x11f0>
  401c8c:	mul	x28, x9, x11
  401c90:	add	x9, x21, x28
  401c94:	cmp	x9, x19
  401c98:	str	x11, [sp, #24]
  401c9c:	b.hi	402084 <ferror@plt+0x1364>  // b.pmore
  401ca0:	cbnz	w27, 401cac <ferror@plt+0xf8c>
  401ca4:	cmp	x9, x19
  401ca8:	b.ne	402084 <ferror@plt+0x1364>  // b.any
  401cac:	cbz	x26, 401cc0 <ferror@plt+0xfa0>
  401cb0:	cbz	x25, 401cc0 <ferror@plt+0xfa0>
  401cb4:	ldr	x9, [x26]
  401cb8:	add	x9, x9, x21
  401cbc:	str	x9, [x25]
  401cc0:	cbz	x24, 401cc8 <ferror@plt+0xfa8>
  401cc4:	str	w28, [x24]
  401cc8:	ldr	x24, [x29, #96]
  401ccc:	cbz	x23, 401cd8 <ferror@plt+0xfb8>
  401cd0:	ldr	x9, [sp, #24]
  401cd4:	str	w9, [x23]
  401cd8:	ldr	x9, [sp, #16]
  401cdc:	cbz	x9, 401ce4 <ferror@plt+0xfc4>
  401ce0:	str	w8, [x9]
  401ce4:	cbz	x24, 401f6c <ferror@plt+0x124c>
  401ce8:	ldr	x8, [sp, #8]
  401cec:	ldr	x23, [sp, #24]
  401cf0:	ldr	x0, [x24]
  401cf4:	sxtw	x25, w8
  401cf8:	add	x8, x23, x25
  401cfc:	add	x8, x8, x8, lsl #1
  401d00:	lsl	x1, x8, #3
  401d04:	bl	4028c0 <ferror@plt+0x1ba0>
  401d08:	str	x0, [x24]
  401d0c:	cbz	w27, 401f54 <ferror@plt+0x1234>
  401d10:	add	x8, x20, x21
  401d14:	mov	w9, #0x18                  	// #24
  401d18:	add	x8, x8, x28
  401d1c:	madd	x9, x25, x9, x0
  401d20:	str	x25, [sp, #16]
  401d24:	str	x8, [sp, #32]
  401d28:	stp	x9, xzr, [x9, #8]
  401d2c:	str	xzr, [x9]
  401d30:	ldr	x8, [sp, #32]
  401d34:	add	x25, x20, x19
  401d38:	cmp	x25, x8
  401d3c:	b.eq	401e98 <ferror@plt+0x1178>  // b.none
  401d40:	mov	x26, xzr
  401d44:	add	x21, x9, #0x8
  401d48:	mov	w27, #0xfffe                	// #65534
  401d4c:	mov	w28, #0xffff                	// #65535
  401d50:	mov	w23, wzr
  401d54:	b	401d68 <ferror@plt+0x1048>
  401d58:	mov	w23, #0x1                   	// #1
  401d5c:	cmp	x25, x9
  401d60:	mov	x8, x9
  401d64:	b.eq	401e98 <ferror@plt+0x1178>  // b.none
  401d68:	cbz	w22, 401dac <ferror@plt+0x108c>
  401d6c:	add	x9, x8, #0x1
  401d70:	str	x9, [sp, #32]
  401d74:	ldrb	w10, [x8]
  401d78:	cmp	w10, #0xfe
  401d7c:	b.eq	401d58 <ferror@plt+0x1038>  // b.none
  401d80:	cmp	w10, #0xff
  401d84:	b.eq	401e5c <ferror@plt+0x113c>  // b.none
  401d88:	sub	w1, w25, w8
  401d8c:	add	x0, sp, #0x20
  401d90:	sub	x2, x29, #0x4
  401d94:	str	x8, [sp, #32]
  401d98:	bl	402720 <ferror@plt+0x1a00>
  401d9c:	ldur	w8, [x29, #-4]
  401da0:	cbnz	w8, 401fa0 <ferror@plt+0x1280>
  401da4:	mov	x19, x0
  401da8:	b	401de4 <ferror@plt+0x10c4>
  401dac:	sub	w9, w25, w8
  401db0:	cmp	w9, #0x1
  401db4:	b.le	401fbc <ferror@plt+0x129c>
  401db8:	add	x9, x8, #0x1
  401dbc:	str	x9, [sp, #32]
  401dc0:	mov	x9, x8
  401dc4:	ldrb	w19, [x9], #2
  401dc8:	str	x9, [sp, #32]
  401dcc:	ldrb	w8, [x8, #1]
  401dd0:	bfi	w19, w8, #8, #8
  401dd4:	cmp	w19, w27
  401dd8:	b.eq	401d58 <ferror@plt+0x1038>  // b.none
  401ddc:	cmp	w19, w28
  401de0:	b.eq	401e5c <ferror@plt+0x113c>  // b.none
  401de4:	cmp	w23, #0x1
  401de8:	b.gt	401e24 <ferror@plt+0x1104>
  401dec:	mov	w0, #0x18                  	// #24
  401df0:	bl	4028a4 <ferror@plt+0x1b84>
  401df4:	mov	x20, x0
  401df8:	mov	w0, #0x18                  	// #24
  401dfc:	bl	4028a4 <ferror@plt+0x1b84>
  401e00:	str	w19, [x0, #16]
  401e04:	stp	xzr, x0, [x0]
  401e08:	str	x0, [x20, #16]
  401e0c:	ldr	x8, [x21]
  401e10:	str	x8, [x20, #8]
  401e14:	str	x20, [x8]
  401e18:	str	xzr, [x20]
  401e1c:	str	x20, [x21]
  401e20:	b	401e4c <ferror@plt+0x112c>
  401e24:	ldr	x8, [x21]
  401e28:	ldr	x8, [x8, #16]
  401e2c:	mov	x20, x8
  401e30:	ldr	x8, [x8]
  401e34:	cbnz	x8, 401e2c <ferror@plt+0x110c>
  401e38:	mov	w0, #0x18                  	// #24
  401e3c:	bl	4028a4 <ferror@plt+0x1b84>
  401e40:	str	w19, [x0, #16]
  401e44:	stp	xzr, x20, [x0]
  401e48:	str	x0, [x20]
  401e4c:	ldr	x9, [sp, #32]
  401e50:	cmp	w23, #0x0
  401e54:	csinc	w23, wzr, w23, eq  // eq = none
  401e58:	b	401d5c <ferror@plt+0x103c>
  401e5c:	ldr	x8, [sp, #24]
  401e60:	add	x26, x26, #0x1
  401e64:	cmp	x26, x8
  401e68:	b.eq	401f40 <ferror@plt+0x1220>  // b.none
  401e6c:	ldr	x9, [sp, #16]
  401e70:	ldr	x8, [x24]
  401e74:	mov	w10, #0x18                  	// #24
  401e78:	add	x9, x26, x9
  401e7c:	madd	x9, x9, x10, x8
  401e80:	stp	x9, xzr, [x9, #8]
  401e84:	str	xzr, [x9]
  401e88:	ldr	x8, [sp, #32]
  401e8c:	add	x21, x9, #0x8
  401e90:	cmp	x25, x8
  401e94:	b.ne	401d50 <ferror@plt+0x1030>  // b.any
  401e98:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401e9c:	add	x1, x1, #0xee5
  401ea0:	b	402010 <ferror@plt+0x12f0>
  401ea4:	cmp	x19, #0x20
  401ea8:	mov	w0, #0xffffffff            	// #-1
  401eac:	b.cc	401f20 <ferror@plt+0x1200>  // b.lo, b.ul, b.last
  401eb0:	cmp	w8, #0x72
  401eb4:	b.ne	401f20 <ferror@plt+0x1200>  // b.any
  401eb8:	ldrb	w8, [x20, #1]
  401ebc:	cmp	w8, #0xb5
  401ec0:	b.ne	401f1c <ferror@plt+0x11fc>  // b.any
  401ec4:	ldrb	w8, [x20, #2]
  401ec8:	cmp	w8, #0x4a
  401ecc:	b.ne	401f1c <ferror@plt+0x11fc>  // b.any
  401ed0:	ldrb	w8, [x20, #3]
  401ed4:	cmp	w8, #0x86
  401ed8:	b.ne	401f1c <ferror@plt+0x11fc>  // b.any
  401edc:	ldp	q0, q1, [x20]
  401ee0:	stp	q0, q1, [sp, #32]
  401ee4:	ldr	w21, [sp, #36]
  401ee8:	cbnz	w21, 402104 <ferror@plt+0x13e4>
  401eec:	ldr	w11, [sp, #48]
  401ef0:	cbz	x11, 40213c <ferror@plt+0x141c>
  401ef4:	ldrb	w10, [sp, #44]
  401ef8:	ldr	w21, [sp, #40]
  401efc:	ldr	w9, [sp, #52]
  401f00:	ldr	w8, [sp, #60]
  401f04:	and	w27, w10, #0x1
  401f08:	mov	w22, #0x1                   	// #1
  401f0c:	cbnz	x9, 401c8c <ferror@plt+0xf6c>
  401f10:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401f14:	add	x1, x1, #0xdfa
  401f18:	b	401fd0 <ferror@plt+0x12b0>
  401f1c:	mov	w0, #0xffffffff            	// #-1
  401f20:	ldp	x20, x19, [sp, #160]
  401f24:	ldp	x22, x21, [sp, #144]
  401f28:	ldp	x24, x23, [sp, #128]
  401f2c:	ldp	x26, x25, [sp, #112]
  401f30:	ldp	x28, x27, [sp, #96]
  401f34:	ldp	x29, x30, [sp, #80]
  401f38:	add	sp, sp, #0xb0
  401f3c:	ret
  401f40:	cmp	x9, x25
  401f44:	b.eq	401f6c <ferror@plt+0x124c>  // b.none
  401f48:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401f4c:	add	x1, x1, #0xe41
  401f50:	b	401fd0 <ferror@plt+0x12b0>
  401f54:	mov	w9, #0x18                  	// #24
  401f58:	subs	x8, x23, #0x1
  401f5c:	madd	x9, x25, x9, x0
  401f60:	stp	x9, xzr, [x9, #8]
  401f64:	str	xzr, [x9]
  401f68:	b.ne	401f74 <ferror@plt+0x1254>  // b.any
  401f6c:	mov	w0, wzr
  401f70:	b	401f20 <ferror@plt+0x1200>
  401f74:	add	x9, x25, x25, lsl #1
  401f78:	lsl	x9, x9, #3
  401f7c:	mov	w0, wzr
  401f80:	ldr	x10, [x24]
  401f84:	subs	x8, x8, #0x1
  401f88:	add	x10, x10, x9
  401f8c:	str	xzr, [x10, #24]!
  401f90:	add	x9, x9, #0x18
  401f94:	stp	x10, xzr, [x10, #8]
  401f98:	b.ne	401f80 <ferror@plt+0x1260>  // b.any
  401f9c:	b	401f20 <ferror@plt+0x1200>
  401fa0:	cmn	w8, #0x2
  401fa4:	b.eq	401ffc <ferror@plt+0x12dc>  // b.none
  401fa8:	cmn	w8, #0x1
  401fac:	b.ne	402008 <ferror@plt+0x12e8>  // b.any
  401fb0:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401fb4:	add	x1, x1, #0xf1c
  401fb8:	b	402010 <ferror@plt+0x12f0>
  401fbc:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401fc0:	add	x1, x1, #0xf42
  401fc4:	b	402010 <ferror@plt+0x12f0>
  401fc8:	adrp	x1, 402000 <ferror@plt+0x12e0>
  401fcc:	add	x1, x1, #0xd5d
  401fd0:	mov	w2, #0x5                   	// #5
  401fd4:	mov	x0, xzr
  401fd8:	bl	400cf0 <dcgettext@plt>
  401fdc:	adrp	x8, 414000 <ferror@plt+0x132e0>
  401fe0:	adrp	x9, 414000 <ferror@plt+0x132e0>
  401fe4:	ldr	x8, [x8, #248]
  401fe8:	ldr	x3, [x9, #288]
  401fec:	mov	x2, x0
  401ff0:	mov	w1, #0x1                   	// #1
  401ff4:	mov	x0, x8
  401ff8:	b	40203c <ferror@plt+0x131c>
  401ffc:	adrp	x1, 402000 <ferror@plt+0x12e0>
  402000:	add	x1, x1, #0xefe
  402004:	b	402010 <ferror@plt+0x12f0>
  402008:	adrp	x1, 402000 <ferror@plt+0x12e0>
  40200c:	add	x1, x1, #0xf2a
  402010:	mov	w2, #0x5                   	// #5
  402014:	mov	x0, xzr
  402018:	bl	400cf0 <dcgettext@plt>
  40201c:	adrp	x8, 414000 <ferror@plt+0x132e0>
  402020:	ldr	x19, [x8, #248]
  402024:	mov	x20, x0
  402028:	bl	402810 <ferror@plt+0x1af0>
  40202c:	mov	x3, x0
  402030:	mov	w1, #0x1                   	// #1
  402034:	mov	x0, x19
  402038:	mov	x2, x20
  40203c:	bl	400c60 <__fprintf_chk@plt>
  402040:	mov	w0, #0x41                  	// #65
  402044:	bl	400b60 <exit@plt>
  402048:	adrp	x1, 402000 <ferror@plt+0x12e0>
  40204c:	add	x1, x1, #0xd7a
  402050:	mov	w2, #0x5                   	// #5
  402054:	mov	x0, xzr
  402058:	bl	400cf0 <dcgettext@plt>
  40205c:	adrp	x8, 414000 <ferror@plt+0x132e0>
  402060:	adrp	x9, 414000 <ferror@plt+0x132e0>
  402064:	ldr	x8, [x8, #248]
  402068:	ldr	x3, [x9, #288]
  40206c:	mov	x2, x0
  402070:	mov	w1, #0x1                   	// #1
  402074:	mov	x0, x8
  402078:	bl	400c60 <__fprintf_chk@plt>
  40207c:	mov	w0, #0x46                  	// #70
  402080:	bl	400b60 <exit@plt>
  402084:	adrp	x1, 402000 <ferror@plt+0x12e0>
  402088:	add	x1, x1, #0xe1a
  40208c:	mov	w2, #0x5                   	// #5
  402090:	mov	x0, xzr
  402094:	bl	400cf0 <dcgettext@plt>
  402098:	adrp	x8, 414000 <ferror@plt+0x132e0>
  40209c:	adrp	x9, 414000 <ferror@plt+0x132e0>
  4020a0:	ldr	x8, [x8, #248]
  4020a4:	ldr	x3, [x9, #288]
  4020a8:	mov	x2, x0
  4020ac:	mov	w1, #0x1                   	// #1
  4020b0:	mov	x0, x8
  4020b4:	mov	x4, x19
  4020b8:	bl	400c60 <__fprintf_chk@plt>
  4020bc:	mov	w0, #0x41                  	// #65
  4020c0:	bl	400b60 <exit@plt>
  4020c4:	adrp	x1, 402000 <ferror@plt+0x12e0>
  4020c8:	add	x1, x1, #0xd97
  4020cc:	mov	w2, #0x5                   	// #5
  4020d0:	mov	x0, xzr
  4020d4:	bl	400cf0 <dcgettext@plt>
  4020d8:	adrp	x8, 414000 <ferror@plt+0x132e0>
  4020dc:	adrp	x9, 414000 <ferror@plt+0x132e0>
  4020e0:	ldr	x8, [x8, #248]
  4020e4:	ldr	x3, [x9, #288]
  4020e8:	ldrb	w4, [x20, #2]
  4020ec:	mov	x2, x0
  4020f0:	mov	w1, #0x1                   	// #1
  4020f4:	mov	x0, x8
  4020f8:	bl	400c60 <__fprintf_chk@plt>
  4020fc:	mov	w0, #0x41                  	// #65
  402100:	bl	400b60 <exit@plt>
  402104:	adrp	x1, 402000 <ferror@plt+0x12e0>
  402108:	add	x1, x1, #0xdbb
  40210c:	mov	w2, #0x5                   	// #5
  402110:	mov	x0, xzr
  402114:	bl	400cf0 <dcgettext@plt>
  402118:	adrp	x8, 414000 <ferror@plt+0x132e0>
  40211c:	adrp	x9, 414000 <ferror@plt+0x132e0>
  402120:	ldr	x8, [x8, #248]
  402124:	ldr	x3, [x9, #288]
  402128:	mov	x2, x0
  40212c:	mov	w1, #0x1                   	// #1
  402130:	mov	x0, x8
  402134:	mov	w4, w21
  402138:	b	4020f8 <ferror@plt+0x13d8>
  40213c:	adrp	x1, 402000 <ferror@plt+0x12e0>
  402140:	add	x1, x1, #0xddd
  402144:	b	401fd0 <ferror@plt+0x12b0>
  402148:	sub	sp, sp, #0x40
  40214c:	stp	x29, x30, [sp, #16]
  402150:	stp	x22, x21, [sp, #32]
  402154:	stp	x20, x19, [sp, #48]
  402158:	add	x29, sp, #0x10
  40215c:	tbnz	w1, #31, 40228c <ferror@plt+0x156c>
  402160:	mov	w19, w2
  402164:	mov	x3, x0
  402168:	cbz	w2, 402180 <ferror@plt+0x1460>
  40216c:	cmp	w1, #0x80
  402170:	b.cs	402194 <ferror@plt+0x1474>  // b.hs, b.nlast
  402174:	mov	w9, #0x5                   	// #5
  402178:	mov	w8, #0x5                   	// #5
  40217c:	b	4021cc <ferror@plt+0x14ac>
  402180:	lsr	w8, w1, #8
  402184:	mov	w9, #0x4                   	// #4
  402188:	strb	w8, [sp, #13]
  40218c:	mov	w8, #0x4                   	// #4
  402190:	b	4021cc <ferror@plt+0x14ac>
  402194:	mov	w8, #0x5                   	// #5
  402198:	mov	w9, #0x3f                  	// #63
  40219c:	add	x10, sp, #0x8
  4021a0:	mov	w11, #0x80                  	// #128
  4021a4:	asr	w9, w9, #1
  4021a8:	bfxil	w11, w1, #0, #6
  4021ac:	lsr	w1, w1, #6
  4021b0:	strb	w11, [x10, w8, sxtw]
  4021b4:	bics	wzr, w1, w9
  4021b8:	sub	w8, w8, #0x1
  4021bc:	b.ne	4021a0 <ferror@plt+0x1480>  // b.any
  4021c0:	mvn	w9, w9
  4021c4:	add	w1, w1, w9, lsl #1
  4021c8:	sxtw	x9, w8
  4021cc:	mov	w11, #0x6                   	// #6
  4021d0:	add	x10, sp, #0x8
  4021d4:	sxtw	x20, w8
  4021d8:	sub	w8, w11, w8
  4021dc:	strb	w1, [x10, x9]
  4021e0:	add	x0, x10, x20
  4021e4:	sxtw	x1, w8
  4021e8:	mov	w2, #0x1                   	// #1
  4021ec:	bl	400ce0 <fwrite@plt>
  4021f0:	cmp	x0, #0x1
  4021f4:	b.ne	4022cc <ferror@plt+0x15ac>  // b.any
  4021f8:	adrp	x8, 414000 <ferror@plt+0x132e0>
  4021fc:	ldr	w8, [x8, #276]
  402200:	cbz	w8, 402278 <ferror@plt+0x1558>
  402204:	adrp	x1, 402000 <ferror@plt+0x12e0>
  402208:	add	x1, x1, #0xe93
  40220c:	mov	w0, #0x1                   	// #1
  402210:	bl	400be0 <__printf_chk@plt>
  402214:	cbz	w19, 402224 <ferror@plt+0x1504>
  402218:	cmp	w20, #0x5
  40221c:	b.le	40223c <ferror@plt+0x151c>
  402220:	b	402268 <ferror@plt+0x1548>
  402224:	adrp	x1, 402000 <ferror@plt+0x12e0>
  402228:	add	x1, x1, #0xe95
  40222c:	mov	w0, #0x1                   	// #1
  402230:	bl	400be0 <__printf_chk@plt>
  402234:	cmp	w20, #0x5
  402238:	b.gt	402268 <ferror@plt+0x1548>
  40223c:	adrp	x19, 402000 <ferror@plt+0x12e0>
  402240:	add	x21, sp, #0x8
  402244:	add	x19, x19, #0xe98
  402248:	ldrb	w2, [x21, x20]
  40224c:	mov	w0, #0x1                   	// #1
  402250:	mov	x1, x19
  402254:	add	x22, x20, #0x1
  402258:	bl	400be0 <__printf_chk@plt>
  40225c:	cmp	x20, #0x5
  402260:	mov	x20, x22
  402264:	b.lt	402248 <ferror@plt+0x1528>  // b.tstop
  402268:	adrp	x1, 402000 <ferror@plt+0x12e0>
  40226c:	add	x1, x1, #0xe9e
  402270:	mov	w0, #0x1                   	// #1
  402274:	bl	400be0 <__printf_chk@plt>
  402278:	ldp	x20, x19, [sp, #48]
  40227c:	ldp	x22, x21, [sp, #32]
  402280:	ldp	x29, x30, [sp, #16]
  402284:	add	sp, sp, #0x40
  402288:	ret
  40228c:	adrp	x8, 414000 <ferror@plt+0x132e0>
  402290:	ldr	x19, [x8, #248]
  402294:	adrp	x8, 402000 <ferror@plt+0x12e0>
  402298:	add	x8, x8, #0xe63
  40229c:	mov	w2, #0x5                   	// #5
  4022a0:	mov	x0, xzr
  4022a4:	mov	w20, w1
  4022a8:	mov	x1, x8
  4022ac:	bl	400cf0 <dcgettext@plt>
  4022b0:	mov	x2, x0
  4022b4:	mov	w1, #0x1                   	// #1
  4022b8:	mov	x0, x19
  4022bc:	mov	w3, w20
  4022c0:	bl	400c60 <__fprintf_chk@plt>
  4022c4:	mov	w0, #0x1                   	// #1
  4022c8:	bl	400b60 <exit@plt>
  4022cc:	adrp	x0, 402000 <ferror@plt+0x12e0>
  4022d0:	add	x0, x0, #0xe86
  4022d4:	bl	400b70 <perror@plt>
  4022d8:	mov	w0, #0x1                   	// #1
  4022dc:	bl	400b60 <exit@plt>
  4022e0:	sub	sp, sp, #0x20
  4022e4:	stp	x29, x30, [sp, #16]
  4022e8:	add	x29, sp, #0x10
  4022ec:	cmp	w1, #0x0
  4022f0:	mov	w8, #0xfffffffe            	// #-2
  4022f4:	mov	x3, x0
  4022f8:	cinc	w8, w8, eq  // eq = none
  4022fc:	cbz	w2, 402310 <ferror@plt+0x15f0>
  402300:	sturb	w8, [x29, #-4]
  402304:	sub	x0, x29, #0x4
  402308:	mov	w1, #0x1                   	// #1
  40230c:	b	40231c <ferror@plt+0x15fc>
  402310:	add	x0, sp, #0x8
  402314:	mov	w1, #0x2                   	// #2
  402318:	strh	w8, [sp, #8]
  40231c:	mov	w2, #0x1                   	// #1
  402320:	bl	400ce0 <fwrite@plt>
  402324:	cmp	w0, #0x1
  402328:	b.ne	402338 <ferror@plt+0x1618>  // b.any
  40232c:	ldp	x29, x30, [sp, #16]
  402330:	add	sp, sp, #0x20
  402334:	ret
  402338:	adrp	x0, 402000 <ferror@plt+0x12e0>
  40233c:	add	x0, x0, #0xea0
  402340:	bl	400b70 <perror@plt>
  402344:	mov	w0, #0x1                   	// #1
  402348:	bl	400b60 <exit@plt>
  40234c:	sub	sp, sp, #0x40
  402350:	stp	x29, x30, [sp, #32]
  402354:	str	x19, [sp, #48]
  402358:	add	x29, sp, #0x20
  40235c:	add	w9, w1, #0x7
  402360:	add	w10, w1, #0xe
  402364:	cmp	w9, #0x0
  402368:	csel	w9, w10, w9, lt  // lt = tstop
  40236c:	cmp	w3, #0x100
  402370:	asr	w9, w9, #3
  402374:	cset	w10, ne  // ne = any
  402378:	cmp	w3, #0x200
  40237c:	mov	x8, x0
  402380:	cset	w11, ne  // ne = any
  402384:	cmp	w1, #0x8
  402388:	mul	w9, w9, w2
  40238c:	b.ne	4023c8 <ferror@plt+0x16a8>  // b.any
  402390:	and	w10, w10, w11
  402394:	cbnz	w10, 4023c8 <ferror@plt+0x16a8>
  402398:	ldr	w10, [x4]
  40239c:	cmp	w10, #0x2
  4023a0:	b.eq	4023d0 <ferror@plt+0x16b0>  // b.none
  4023a4:	mov	w10, #0x436                 	// #1078
  4023a8:	cmp	w3, #0x200
  4023ac:	strh	w10, [sp]
  4023b0:	cset	w10, eq  // eq = none
  4023b4:	strb	w10, [sp, #2]
  4023b8:	tbnz	w5, #1, 402470 <ferror@plt+0x1750>
  4023bc:	tbz	w5, #0, 40247c <ferror@plt+0x175c>
  4023c0:	mov	w11, #0x2                   	// #2
  4023c4:	b	402474 <ferror@plt+0x1754>
  4023c8:	mov	w10, #0x2                   	// #2
  4023cc:	str	w10, [x4]
  4023d0:	mov	w10, #0xb572                	// #46450
  4023d4:	movk	w10, #0x864a, lsl #16
  4023d8:	str	x10, [sp]
  4023dc:	mov	w10, #0x20                  	// #32
  4023e0:	and	w11, w5, #0x1
  4023e4:	str	w10, [sp, #8]
  4023e8:	lsr	w10, w3, #8
  4023ec:	strb	w11, [sp, #12]
  4023f0:	lsr	w11, w3, #16
  4023f4:	lsr	w12, w3, #24
  4023f8:	strb	w9, [sp, #20]
  4023fc:	strb	w10, [sp, #17]
  402400:	lsr	w10, w9, #8
  402404:	strb	w11, [sp, #18]
  402408:	lsr	w11, w9, #16
  40240c:	lsr	w9, w9, #24
  402410:	strb	w12, [sp, #19]
  402414:	lsr	w12, w1, #8
  402418:	strb	w10, [sp, #21]
  40241c:	lsr	w10, w1, #16
  402420:	lsr	w13, w1, #24
  402424:	strb	w11, [sp, #22]
  402428:	lsr	w11, w2, #8
  40242c:	strb	w9, [sp, #23]
  402430:	lsr	w9, w2, #16
  402434:	lsr	w14, w2, #24
  402438:	sturh	wzr, [sp, #13]
  40243c:	strb	wzr, [sp, #15]
  402440:	strb	w3, [sp, #16]
  402444:	strb	w1, [sp, #28]
  402448:	strb	w2, [sp, #24]
  40244c:	strb	w12, [sp, #29]
  402450:	strb	w10, [sp, #30]
  402454:	strb	w13, [sp, #31]
  402458:	strb	w11, [sp, #25]
  40245c:	strb	w9, [sp, #26]
  402460:	strb	w14, [sp, #27]
  402464:	mov	x0, sp
  402468:	mov	w1, #0x20                  	// #32
  40246c:	b	402488 <ferror@plt+0x1768>
  402470:	mov	w11, #0x4                   	// #4
  402474:	orr	w10, w11, w10
  402478:	strb	w10, [sp, #2]
  40247c:	mov	x0, sp
  402480:	mov	w1, #0x4                   	// #4
  402484:	strb	w9, [sp, #3]
  402488:	mov	w2, #0x1                   	// #1
  40248c:	mov	x3, x8
  402490:	bl	400ce0 <fwrite@plt>
  402494:	cmp	w0, #0x1
  402498:	b.ne	4024ac <ferror@plt+0x178c>  // b.any
  40249c:	ldr	x19, [sp, #48]
  4024a0:	ldp	x29, x30, [sp, #32]
  4024a4:	add	sp, sp, #0x40
  4024a8:	ret
  4024ac:	adrp	x8, 414000 <ferror@plt+0x132e0>
  4024b0:	ldr	x19, [x8, #248]
  4024b4:	adrp	x1, 402000 <ferror@plt+0x12e0>
  4024b8:	add	x1, x1, #0xeb0
  4024bc:	mov	w2, #0x5                   	// #5
  4024c0:	mov	x0, xzr
  4024c4:	bl	400cf0 <dcgettext@plt>
  4024c8:	mov	x2, x0
  4024cc:	mov	w1, #0x1                   	// #1
  4024d0:	mov	x0, x19
  4024d4:	bl	400c60 <__fprintf_chk@plt>
  4024d8:	mov	w0, #0x4a                  	// #74
  4024dc:	bl	400b60 <exit@plt>
  4024e0:	sub	sp, sp, #0x80
  4024e4:	stp	x29, x30, [sp, #32]
  4024e8:	stp	x28, x27, [sp, #48]
  4024ec:	stp	x26, x25, [sp, #64]
  4024f0:	stp	x24, x23, [sp, #80]
  4024f4:	stp	x22, x21, [sp, #96]
  4024f8:	stp	x20, x19, [sp, #112]
  4024fc:	add	x29, sp, #0x20
  402500:	add	w8, w2, #0x7
  402504:	add	w9, w2, #0xe
  402508:	cmp	w8, #0x0
  40250c:	csel	w8, w9, w8, lt  // lt = tstop
  402510:	asr	w8, w8, #3
  402514:	mov	x19, x6
  402518:	mov	x20, x4
  40251c:	mov	x23, x1
  402520:	mov	x21, x0
  402524:	mul	w25, w8, w3
  402528:	str	w5, [sp, #12]
  40252c:	cbz	x6, 402584 <ferror@plt+0x1864>
  402530:	cmp	w20, #0x1
  402534:	b.lt	40258c <ferror@plt+0x186c>  // b.tstop
  402538:	mov	x8, xzr
  40253c:	and	x9, x20, #0xffffffff
  402540:	mov	w10, #0x18                  	// #24
  402544:	b	402554 <ferror@plt+0x1834>
  402548:	add	x8, x8, #0x1
  40254c:	cmp	x8, x9
  402550:	b.eq	40258c <ferror@plt+0x186c>  // b.none
  402554:	mul	x11, x8, x10
  402558:	ldr	x11, [x19, x11]
  40255c:	cbnz	x11, 40256c <ferror@plt+0x184c>
  402560:	b	402548 <ferror@plt+0x1828>
  402564:	ldr	x11, [x11]
  402568:	cbz	x11, 402548 <ferror@plt+0x1828>
  40256c:	ldr	x12, [x11, #16]
  402570:	cbz	x12, 402564 <ferror@plt+0x1844>
  402574:	ldr	x12, [x12]
  402578:	cbz	x12, 402564 <ferror@plt+0x1844>
  40257c:	mov	w5, #0x3                   	// #3
  402580:	b	402590 <ferror@plt+0x1870>
  402584:	mov	w5, wzr
  402588:	b	402590 <ferror@plt+0x1870>
  40258c:	mov	w5, #0x1                   	// #1
  402590:	add	x4, sp, #0xc
  402594:	mov	x0, x21
  402598:	mov	w1, w2
  40259c:	mov	w2, w3
  4025a0:	mov	w3, w20
  4025a4:	bl	40234c <ferror@plt+0x162c>
  4025a8:	ldr	w24, [sp, #12]
  4025ac:	sxtw	x1, w25
  4025b0:	mov	x0, x23
  4025b4:	mov	x2, x20
  4025b8:	cmp	w24, #0x2
  4025bc:	mov	x3, x21
  4025c0:	cset	w22, eq  // eq = none
  4025c4:	bl	400ce0 <fwrite@plt>
  4025c8:	cmp	x0, x20
  4025cc:	b.ne	4026ec <ferror@plt+0x19cc>  // b.any
  4025d0:	add	x8, x19, #0x1
  4025d4:	cmp	x8, #0x2
  4025d8:	b.cc	4026b4 <ferror@plt+0x1994>  // b.lo, b.ul, b.last
  4025dc:	cbz	x20, 4026b4 <ferror@plt+0x1994>
  4025e0:	mov	x23, xzr
  4025e4:	mov	w28, #0xfe                  	// #254
  4025e8:	mov	w26, #0xfffe                	// #65534
  4025ec:	mov	w8, #0x18                  	// #24
  4025f0:	mul	x8, x23, x8
  4025f4:	ldr	x27, [x19, x8]
  4025f8:	cbnz	x27, 402620 <ferror@plt+0x1900>
  4025fc:	cmp	w24, #0x2
  402600:	b.ne	402684 <ferror@plt+0x1964>  // b.any
  402604:	mov	w8, #0xff                  	// #255
  402608:	sturb	w8, [x29, #-12]
  40260c:	sub	x0, x29, #0xc
  402610:	mov	w1, #0x1                   	// #1
  402614:	b	402694 <ferror@plt+0x1974>
  402618:	ldr	x27, [x27]
  40261c:	cbz	x27, 4025fc <ferror@plt+0x18dc>
  402620:	ldr	x25, [x27, #16]
  402624:	cbz	x25, 402618 <ferror@plt+0x18f8>
  402628:	ldr	x8, [x25]
  40262c:	cbz	x8, 402668 <ferror@plt+0x1948>
  402630:	cmp	w24, #0x2
  402634:	b.ne	402648 <ferror@plt+0x1928>  // b.any
  402638:	sturb	w28, [x29, #-4]
  40263c:	sub	x0, x29, #0x4
  402640:	mov	w1, #0x1                   	// #1
  402644:	b	402654 <ferror@plt+0x1934>
  402648:	sub	x0, x29, #0x8
  40264c:	mov	w1, #0x2                   	// #2
  402650:	sturh	w26, [x29, #-8]
  402654:	mov	w2, #0x1                   	// #1
  402658:	mov	x3, x21
  40265c:	bl	400ce0 <fwrite@plt>
  402660:	cmp	w0, #0x1
  402664:	b.ne	4026d8 <ferror@plt+0x19b8>  // b.any
  402668:	ldr	w1, [x25, #16]
  40266c:	mov	x0, x21
  402670:	mov	w2, w22
  402674:	bl	402148 <ferror@plt+0x1428>
  402678:	ldr	x25, [x25]
  40267c:	cbnz	x25, 402668 <ferror@plt+0x1948>
  402680:	b	402618 <ferror@plt+0x18f8>
  402684:	mov	w8, #0xffff                	// #65535
  402688:	add	x0, sp, #0x10
  40268c:	mov	w1, #0x2                   	// #2
  402690:	strh	w8, [sp, #16]
  402694:	mov	w2, #0x1                   	// #1
  402698:	mov	x3, x21
  40269c:	bl	400ce0 <fwrite@plt>
  4026a0:	cmp	w0, #0x1
  4026a4:	b.ne	4026d8 <ferror@plt+0x19b8>  // b.any
  4026a8:	add	x23, x23, #0x1
  4026ac:	cmp	x23, x20
  4026b0:	b.ne	4025ec <ferror@plt+0x18cc>  // b.any
  4026b4:	mov	w0, w22
  4026b8:	ldp	x20, x19, [sp, #112]
  4026bc:	ldp	x22, x21, [sp, #96]
  4026c0:	ldp	x24, x23, [sp, #80]
  4026c4:	ldp	x26, x25, [sp, #64]
  4026c8:	ldp	x28, x27, [sp, #48]
  4026cc:	ldp	x29, x30, [sp, #32]
  4026d0:	add	sp, sp, #0x80
  4026d4:	ret
  4026d8:	adrp	x0, 402000 <ferror@plt+0x12e0>
  4026dc:	add	x0, x0, #0xea0
  4026e0:	bl	400b70 <perror@plt>
  4026e4:	mov	w0, #0x1                   	// #1
  4026e8:	bl	400b60 <exit@plt>
  4026ec:	adrp	x8, 414000 <ferror@plt+0x132e0>
  4026f0:	ldr	x19, [x8, #248]
  4026f4:	adrp	x1, 402000 <ferror@plt+0x12e0>
  4026f8:	add	x1, x1, #0xece
  4026fc:	mov	w2, #0x5                   	// #5
  402700:	mov	x0, xzr
  402704:	bl	400cf0 <dcgettext@plt>
  402708:	mov	x2, x0
  40270c:	mov	w1, #0x1                   	// #1
  402710:	mov	x0, x19
  402714:	bl	400c60 <__fprintf_chk@plt>
  402718:	mov	w0, #0x4a                  	// #74
  40271c:	bl	400b60 <exit@plt>
  402720:	ldr	x9, [x0]
  402724:	mov	x8, x9
  402728:	ldrb	w11, [x8], #1
  40272c:	tbnz	w11, #7, 402740 <ferror@plt+0x1a20>
  402730:	mov	w10, wzr
  402734:	mov	w12, #0x17f                 	// #383
  402738:	cbnz	w1, 402760 <ferror@plt+0x1a40>
  40273c:	b	402778 <ferror@plt+0x1a58>
  402740:	mov	w10, wzr
  402744:	mov	w12, #0x80                  	// #128
  402748:	asr	w12, w12, #1
  40274c:	tst	w12, w11
  402750:	add	w10, w10, #0x1
  402754:	b.ne	402748 <ferror@plt+0x1a28>  // b.any
  402758:	add	w12, w12, #0xff
  40275c:	cbz	w1, 402778 <ferror@plt+0x1a58>
  402760:	cmp	w10, w1
  402764:	b.le	402778 <ferror@plt+0x1a58>
  402768:	mov	x0, xzr
  40276c:	mov	w8, #0xfffffffe            	// #-2
  402770:	str	w8, [x2]
  402774:	ret
  402778:	and	w11, w12, w11
  40277c:	cbz	w10, 4027cc <ferror@plt+0x1aac>
  402780:	subs	w12, w10, #0x1
  402784:	b.ne	402798 <ferror@plt+0x1a78>  // b.any
  402788:	mov	x0, xzr
  40278c:	mov	w8, #0xffffffff            	// #-1
  402790:	str	w8, [x2]
  402794:	ret
  402798:	sub	w10, w10, #0x2
  40279c:	add	x9, x10, x9
  4027a0:	add	x9, x9, #0x2
  4027a4:	ldrb	w10, [x8]
  4027a8:	and	w13, w10, #0xc0
  4027ac:	cmp	w13, #0x80
  4027b0:	b.ne	402788 <ferror@plt+0x1a68>  // b.any
  4027b4:	bfi	w10, w11, #6, #26
  4027b8:	subs	w12, w12, #0x1
  4027bc:	add	x8, x8, #0x1
  4027c0:	mov	w11, w10
  4027c4:	b.ne	4027a4 <ferror@plt+0x1a84>  // b.any
  4027c8:	mov	x8, x9
  4027cc:	str	x8, [x0]
  4027d0:	mov	w0, w11
  4027d4:	str	wzr, [x2]
  4027d8:	ret
  4027dc:	stp	x29, x30, [sp, #-32]!
  4027e0:	str	x19, [sp, #16]
  4027e4:	mov	x29, sp
  4027e8:	mov	w1, #0x2f                  	// #47
  4027ec:	mov	x19, x0
  4027f0:	bl	400c10 <strrchr@plt>
  4027f4:	cmp	x0, #0x0
  4027f8:	csinc	x8, x19, x0, eq  // eq = none
  4027fc:	ldr	x19, [sp, #16]
  402800:	adrp	x9, 414000 <ferror@plt+0x132e0>
  402804:	str	x8, [x9, #288]
  402808:	ldp	x29, x30, [sp], #32
  40280c:	ret
  402810:	adrp	x8, 414000 <ferror@plt+0x132e0>
  402814:	ldr	x0, [x8, #288]
  402818:	ret
  40281c:	stp	x29, x30, [sp, #-16]!
  402820:	mov	x29, sp
  402824:	adrp	x1, 402000 <ferror@plt+0x12e0>
  402828:	add	x1, x1, #0xf60
  40282c:	mov	w2, #0x5                   	// #5
  402830:	mov	x0, xzr
  402834:	bl	400cf0 <dcgettext@plt>
  402838:	adrp	x8, 414000 <ferror@plt+0x132e0>
  40283c:	ldr	x2, [x8, #288]
  402840:	adrp	x3, 402000 <ferror@plt+0x12e0>
  402844:	mov	x1, x0
  402848:	add	x3, x3, #0xf6c
  40284c:	mov	w0, #0x1                   	// #1
  402850:	bl	400be0 <__printf_chk@plt>
  402854:	mov	w0, wzr
  402858:	bl	400b60 <exit@plt>
  40285c:	stp	x29, x30, [sp, #-32]!
  402860:	str	x19, [sp, #16]
  402864:	mov	x29, sp
  402868:	adrp	x8, 414000 <ferror@plt+0x132e0>
  40286c:	ldr	x19, [x8, #248]
  402870:	adrp	x1, 402000 <ferror@plt+0x12e0>
  402874:	add	x1, x1, #0xf76
  402878:	mov	w2, #0x5                   	// #5
  40287c:	mov	x0, xzr
  402880:	bl	400cf0 <dcgettext@plt>
  402884:	adrp	x8, 414000 <ferror@plt+0x132e0>
  402888:	ldr	x3, [x8, #288]
  40288c:	mov	x2, x0
  402890:	mov	w1, #0x1                   	// #1
  402894:	mov	x0, x19
  402898:	bl	400c60 <__fprintf_chk@plt>
  40289c:	mov	w0, #0x47                  	// #71
  4028a0:	bl	400b60 <exit@plt>
  4028a4:	stp	x29, x30, [sp, #-16]!
  4028a8:	mov	x29, sp
  4028ac:	bl	400ba0 <malloc@plt>
  4028b0:	cbz	x0, 4028bc <ferror@plt+0x1b9c>
  4028b4:	ldp	x29, x30, [sp], #16
  4028b8:	ret
  4028bc:	bl	40285c <ferror@plt+0x1b3c>
  4028c0:	stp	x29, x30, [sp, #-16]!
  4028c4:	mov	x29, sp
  4028c8:	bl	400bf0 <realloc@plt>
  4028cc:	cbz	x0, 4028d8 <ferror@plt+0x1bb8>
  4028d0:	ldp	x29, x30, [sp], #16
  4028d4:	ret
  4028d8:	bl	40285c <ferror@plt+0x1b3c>
  4028dc:	stp	x29, x30, [sp, #-16]!
  4028e0:	mov	x29, sp
  4028e4:	bl	400c00 <strdup@plt>
  4028e8:	cbz	x0, 4028f4 <ferror@plt+0x1bd4>
  4028ec:	ldp	x29, x30, [sp], #16
  4028f0:	ret
  4028f4:	bl	40285c <ferror@plt+0x1b3c>
  4028f8:	stp	x29, x30, [sp, #-16]!
  4028fc:	mov	x29, sp
  402900:	bl	400cc0 <strndup@plt>
  402904:	cbz	x0, 402910 <ferror@plt+0x1bf0>
  402908:	ldp	x29, x30, [sp], #16
  40290c:	ret
  402910:	bl	40285c <ferror@plt+0x1b3c>
  402914:	cbz	x0, 402928 <ferror@plt+0x1c08>
  402918:	stp	x29, x30, [sp, #-16]!
  40291c:	mov	x29, sp
  402920:	bl	400cb0 <free@plt>
  402924:	ldp	x29, x30, [sp], #16
  402928:	mov	x0, xzr
  40292c:	ret
  402930:	stp	x29, x30, [sp, #-64]!
  402934:	mov	x29, sp
  402938:	stp	x19, x20, [sp, #16]
  40293c:	adrp	x20, 413000 <ferror@plt+0x122e0>
  402940:	add	x20, x20, #0xdf0
  402944:	stp	x21, x22, [sp, #32]
  402948:	adrp	x21, 413000 <ferror@plt+0x122e0>
  40294c:	add	x21, x21, #0xde8
  402950:	sub	x20, x20, x21
  402954:	mov	w22, w0
  402958:	stp	x23, x24, [sp, #48]
  40295c:	mov	x23, x1
  402960:	mov	x24, x2
  402964:	bl	400b28 <exit@plt-0x38>
  402968:	cmp	xzr, x20, asr #3
  40296c:	b.eq	402998 <ferror@plt+0x1c78>  // b.none
  402970:	asr	x20, x20, #3
  402974:	mov	x19, #0x0                   	// #0
  402978:	ldr	x3, [x21, x19, lsl #3]
  40297c:	mov	x2, x24
  402980:	add	x19, x19, #0x1
  402984:	mov	x1, x23
  402988:	mov	w0, w22
  40298c:	blr	x3
  402990:	cmp	x20, x19
  402994:	b.ne	402978 <ferror@plt+0x1c58>  // b.any
  402998:	ldp	x19, x20, [sp, #16]
  40299c:	ldp	x21, x22, [sp, #32]
  4029a0:	ldp	x23, x24, [sp, #48]
  4029a4:	ldp	x29, x30, [sp], #64
  4029a8:	ret
  4029ac:	nop
  4029b0:	ret

Disassembly of section .fini:

00000000004029b4 <.fini>:
  4029b4:	stp	x29, x30, [sp, #-16]!
  4029b8:	mov	x29, sp
  4029bc:	ldp	x29, x30, [sp], #16
  4029c0:	ret
