# Adder-Multiplier VHDL (Vivado)

## Overview
The **Adder-Multiplier VHDL** project is a hardware implementation of arithmetic circuits using **VHDL** and designed for simulation and synthesis in **Xilinx Vivado**. It includes an **adder** and a **multiplier**, which can be synthesized for FPGA implementation.

---

## Features
- ✅ **Adder Implementation**: Performs binary addition.
- ✅ **Multiplier Implementation**: Implements binary multiplication.
- ✅ **Designed for Xilinx Vivado**: Optimized for synthesis and FPGA deployment.
- ✅ **Testbench Support**: Includes simulation testbenches for functional verification.
- ✅ **Waveform Analysis**: Supports Vivado’s **XSim** simulator for waveform analysis.
- ✅ **Parameterizable Design**: Allows different bit-width configurations.

---

## Installation & Setup

### **Prerequisites**
- **Xilinx Vivado 2020.1+**
- **Supported FPGA Board** ( Artix-7)

### **Clone the Repository**
```bash
git clone https://github.com/ale27pop/Adder-Multiplier-VHDL.git
cd Adder-Multiplier-VHDL
