{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588715113530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588715113538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 16:45:13 2020 " "Processing started: Tue May 05 16:45:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588715113538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715113538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715113538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588715114082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588715114082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE row_accumulator.sv(14) " "Verilog HDL Declaration information at row_accumulator.sv(14): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588715124191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipelines/row_accumulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pipelines/row_accumulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier1 " "Found entity 1: multiplier1" {  } { { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588715124192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipelines/mult.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pipelines/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT " "Found entity 1: MULT" {  } { { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588715124195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipelines/lib.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pipelines/lib.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "src/pipelines/lib.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/lib.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588715124198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588715124202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "row_len_done ROW_LEN_DONE cisr_receivers.sv(259) " "Verilog HDL Declaration information at cisr_receivers.sv(259): object \"row_len_done\" differs only in case from object \"ROW_LEN_DONE\" in the same scope" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588715124204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cisr_receivers.sv 3 3 " "Found 3 design units, including 3 entities, in source file src/cisr_receivers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 row_length_receiver " "Found entity 1: row_length_receiver" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588715124205 ""} { "Info" "ISGN_ENTITY_NAME" "2 value_index_receiver " "Found entity 2: value_index_receiver" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588715124205 ""} { "Info" "ISGN_ENTITY_NAME" "3 cisr_decoder " "Found entity 3: cisr_decoder" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588715124205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE_COMPLETE write_complete ft_245_state_machine.v(67) " "Verilog HDL Declaration information at ft_245_state_machine.v(67): object \"WRITE_COMPLETE\" differs only in case from object \"write_complete\" in the same scope" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588715124207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/ft_245_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/ft_245_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 ft_245_state_machine " "Found entity 1: ft_245_state_machine" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588715124208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/eptwireor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/eptwireor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eptWireOR " "Found entity 1: eptWireOR" {  } { { "src/active_transfer/eptWireOR.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/eptWireOR.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588715124210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/endpoint_registers.vqm 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/endpoint_registers.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 endpoint_registers " "Found entity 1: endpoint_registers" {  } { { "src/active_transfer/endpoint_registers.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 22 27 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588715124216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/active_trigger.vqm 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/active_trigger.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_trigger " "Found entity 1: active_trigger" {  } { { "src/active_transfer/active_trigger.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 22 23 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588715124219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/active_transfer_library.v 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/active_transfer_library.v" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer_library " "Found entity 1: active_transfer_library" {  } { { "src/active_transfer/active_transfer_library.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_transfer_library.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588715124222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/active_transfer.vqm 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/active_transfer.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer " "Found entity 1: active_transfer" {  } { { "src/active_transfer/active_transfer.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_transfer.vqm" 22 24 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588715124225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/active_control_register.vqm 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/active_control_register.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_control_register " "Found entity 1: active_control_register" {  } { { "src/active_transfer/active_control_register.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_control_register.vqm" 22 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588715124227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/active_block.vqm 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/active_block.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_block " "Found entity 1: active_block" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 22 21 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588715124231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/peripherals/led_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/peripherals/led_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_controller " "Found entity 1: led_controller" {  } { { "src/peripherals/led_controller.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/peripherals/led_controller.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588715124233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124233 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.sv(245) " "Verilog HDL information at top.sv(245): always construct contains both blocking and non-blocking assignments" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 245 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588715124236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE top.sv(160) " "Verilog HDL Declaration information at top.sv(160): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 160 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588715124236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588715124236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588715124382 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger_out top.sv(45) " "Verilog HDL or VHDL warning at top.sv(45): object \"trigger_out\" assigned a value but never read" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588715124389 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_trigger top.sv(46) " "Verilog HDL or VHDL warning at top.sv(46): object \"rst_trigger\" assigned a value but never read" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588715124389 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(260) " "Verilog HDL assignment warning at top.sv(260): truncated value with size 32 to match size of target (8)" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588715124389 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(272) " "Verilog HDL assignment warning at top.sv(272): truncated value with size 32 to match size of target (8)" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588715124389 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK top.sv(37) " "Output port \"SD_CLK\" at top.sv(37) has no driver" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588715124389 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_controller led_controller:LED_Control " "Elaborating entity \"led_controller\" for hierarchy \"led_controller:LED_Control\"" {  } { { "src/top.sv" "LED_Control" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588715124390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer_library active_transfer_library:Active_Transfer_Controller " "Elaborating entity \"active_transfer_library\" for hierarchy \"active_transfer_library:Active_Transfer_Controller\"" {  } { { "src/top.sv" "Active_Transfer_Controller" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588715124392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft_245_state_machine active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST " "Elaborating entity \"ft_245_state_machine\" for hierarchy \"active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\"" {  } { { "src/active_transfer/active_transfer_library.v" "FT_245_STATE_MACHINE_INST" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_transfer_library.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588715124393 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usb_rxf_reg ft_245_state_machine.v(96) " "Verilog HDL warning at ft_245_state_machine.v(96): object usb_rxf_reg used but never assigned" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 96 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1588715124395 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_DATA_IN ft_245_state_machine.v(162) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(162): variable \"USB_DATA_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588715124395 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_REGISTER_DECODE ft_245_state_machine.v(164) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(164): variable \"USB_REGISTER_DECODE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588715124395 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "USB_REGISTER_DECODE ft_245_state_machine.v(157) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(157): inferring latch(es) for variable \"USB_REGISTER_DECODE\", which holds its previous value in one or more paths through the always construct" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588715124395 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "USB_RD_N ft_245_state_machine.v(340) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(340): inferring latch(es) for variable \"USB_RD_N\", which holds its previous value in one or more paths through the always construct" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 340 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588715124395 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_WR ft_245_state_machine.v(423) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(423): variable \"USB_WR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 423 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588715124395 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_RD_N ft_245_state_machine.v(340) " "Inferred latch for \"USB_RD_N\" at ft_245_state_machine.v(340)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124395 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[0\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[0\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124395 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[1\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[1\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124395 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[2\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[2\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124395 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[3\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[3\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124395 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[4\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[4\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124395 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[5\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[5\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124395 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[6\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[6\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124395 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[7\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[7\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124395 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_BYTE_READY ft_245_state_machine.v(118) " "Inferred latch for \"DATA_BYTE_READY\" at ft_245_state_machine.v(118)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715124396 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endpoint_registers active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST " "Elaborating entity \"endpoint_registers\" for hierarchy \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\"" {  } { { "src/active_transfer/active_transfer_library.v" "ENDPOINT_REGISTERS_INST" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_transfer_library.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588715124396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eptWireOR eptWireOR:wireOR " "Elaborating entity \"eptWireOR\" for hierarchy \"eptWireOR:wireOR\"" {  } { { "src/top.sv" "wireOR" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588715124399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_trigger active_trigger:ACTIVE_TRIGGER_INST " "Elaborating entity \"active_trigger\" for hierarchy \"active_trigger:ACTIVE_TRIGGER_INST\"" {  } { { "src/top.sv" "ACTIVE_TRIGGER_INST" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588715124401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_length_receiver row_length_receiver:Row_Length_Receiver " "Elaborating entity \"row_length_receiver\" for hierarchy \"row_length_receiver:Row_Length_Receiver\"" {  } { { "src/top.sv" "Row_Length_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588715124403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cisr_receivers.sv(88) " "Verilog HDL assignment warning at cisr_receivers.sv(88): truncated value with size 32 to match size of target (2)" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588715124405 "|top|row_length_receiver:Row_Length_Receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cisr_receivers.sv(91) " "Verilog HDL assignment warning at cisr_receivers.sv(91): truncated value with size 32 to match size of target (8)" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588715124405 "|top|row_length_receiver:Row_Length_Receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_block row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver " "Elaborating entity \"active_block\" for hierarchy \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\"" {  } { { "src/cisr_receivers.sv" "Block_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588715124406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "value_index_receiver value_index_receiver:Value_Index_Receiver " "Elaborating entity \"value_index_receiver\" for hierarchy \"value_index_receiver:Value_Index_Receiver\"" {  } { { "src/top.sv" "Value_Index_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588715124408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cisr_receivers.sv(223) " "Verilog HDL assignment warning at cisr_receivers.sv(223): truncated value with size 32 to match size of target (2)" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588715124414 "|top|value_index_receiver:Value_Index_Receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cisr_receivers.sv(226) " "Verilog HDL assignment warning at cisr_receivers.sv(226): truncated value with size 32 to match size of target (8)" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588715124414 "|top|value_index_receiver:Value_Index_Receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cisr_decoder cisr_decoder:CISR_Decoder " "Elaborating entity \"cisr_decoder\" for hierarchy \"cisr_decoder:CISR_Decoder\"" {  } { { "src/top.sv" "CISR_Decoder" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588715124415 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cisr_receivers.sv(301) " "Verilog HDL assignment warning at cisr_receivers.sv(301): truncated value with size 32 to match size of target (16)" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588715124438 "|top|cisr_decoder:CISR_Decoder"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "row_len_fifo " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"row_len_fifo\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588715124438 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "transfer_to_host Block_Receiver 32 8 " "Port \"transfer_to_host\" on the entity instantiation of \"Block_Receiver\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "src/cisr_receivers.sv" "Block_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 158 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588715124714 "|top|value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "uc_length Block_Receiver 32 8 " "Port \"uc_length\" on the entity instantiation of \"Block_Receiver\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "src/cisr_receivers.sv" "Block_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 158 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588715124715 "|top|value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "transfer_to_host Block_Receiver 32 8 " "Port \"transfer_to_host\" on the entity instantiation of \"Block_Receiver\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "src/cisr_receivers.sv" "Block_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588715124717 "|top|row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "uc_length Block_Receiver 32 8 " "Port \"uc_length\" on the entity instantiation of \"Block_Receiver\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "src/cisr_receivers.sv" "Block_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588715124717 "|top|row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "trigger_to_host ACTIVE_TRIGGER_INST 32 8 " "Port \"trigger_to_host\" on the entity instantiation of \"ACTIVE_TRIGGER_INST\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "src/top.sv" "ACTIVE_TRIGGER_INST" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 114 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588715124719 "|top|active_trigger:ACTIVE_TRIGGER_INST"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588715153385 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1588715153451 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1588715153451 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 48 -1 0 } } { "src/peripherals/led_controller.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/peripherals/led_controller.sv" 43 -1 0 } } { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 362 -1 0 } } { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 95 -1 0 } } { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 297 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1588715153508 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1588715153508 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bc_out\[0\] GND " "Pin \"bc_out\[0\]\" is stuck at GND" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588715159921 "|top|bc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] VCC " "Pin \"LED\[0\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588715159921 "|top|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588715159921 "|top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588715159921 "|top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] VCC " "Pin \"LED\[3\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588715159921 "|top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588715159921 "|top|SD_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588715159921 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588715160140 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588715164691 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[7\]~reg0_ICOMBOUT " "Logic cell \"value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[7\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[7\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[6\]~reg0_ICOMBOUT " "Logic cell \"value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[6\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[6\]~1" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[2\]~reg0_ICOMBOUT " "Logic cell \"value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[2\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[2\]~5" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[0\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[0\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "address_from_device\[0\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 357 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[0\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[0\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[0\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[1\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[1\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "address_from_device\[1\]~1" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 357 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[1\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[1\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[1\]~1" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[2\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[2\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[2\]~2" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[3\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[3\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "length_from_device\[3\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[3\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[3\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[3\]~3" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[4\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[4\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "length_from_device\[4\]~1" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[4\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[4\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[4\]~4" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[5\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[5\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[5\]~5" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[6\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[6\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[6\]~6" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[7\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[7\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[7\]~7" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|ept_length\[0\]~reg0_ICOMBOUT " "Logic cell \"value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|ept_length\[0\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "ept_length\[0\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 44 26 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|ept_length\[4\]~reg0_ICOMBOUT " "Logic cell \"value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|ept_length\[4\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "ept_length\[4\]~4" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 44 26 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[2\]~reg0_ICOMBOUT " "Logic cell \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[2\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[2\]~5" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[6\]~reg0_ICOMBOUT " "Logic cell \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[6\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[6\]~1" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[7\]~reg0_ICOMBOUT " "Logic cell \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[7\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[7\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[4\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[4\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[4\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[5\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[5\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[5\]~1" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[2\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[2\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[2\]~2" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[3\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[3\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[3\]~3" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[7\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[7\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[7\]~4" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[6\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[6\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[6\]~5" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[0\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[0\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[0\]~6" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[1\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[1\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[1\]~7" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|ept_length\[0\]~reg0_ICOMBOUT " "Logic cell \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|ept_length\[0\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "ept_length\[0\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 44 26 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|ept_length\[4\]~reg0_ICOMBOUT " "Logic cell \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|ept_length\[4\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "ept_length\[4\]~4" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 44 26 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[2\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[2\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "control_multiplexor\[2\]~3" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 348 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[0\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[0\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "control_multiplexor\[0\]~4" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 348 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[1\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[1\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "control_multiplexor\[1\]~5" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 348 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715164728 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1588715164728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715164885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588715165368 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588715165368 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[0\] " "No output dependent on input pin \"SD_DATA\[0\]\"" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715165838 "|top|SD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[1\] " "No output dependent on input pin \"SD_DATA\[1\]\"" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715165838 "|top|SD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[2\] " "No output dependent on input pin \"SD_DATA\[2\]\"" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715165838 "|top|SD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[3\] " "No output dependent on input pin \"SD_DATA\[3\]\"" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588715165838 "|top|SD_DATA[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588715165838 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6267 " "Implemented 6267 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588715165839 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588715165839 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1588715165839 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6208 " "Implemented 6208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588715165839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588715165839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588715165923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 16:46:05 2020 " "Processing ended: Tue May 05 16:46:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588715165923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588715165923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588715165923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588715165923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1588715167354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588715167361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 16:46:06 2020 " "Processing started: Tue May 05 16:46:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588715167361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588715167361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588715167361 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588715167511 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1588715167511 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1588715167511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588715167668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588715167668 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588715167720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588715167787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588715167788 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588715167955 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588715167962 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588715168204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588715168204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588715168204 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588715168204 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 10358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588715168240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 10360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588715168240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 10362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588715168240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 10364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588715168240 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1588715168240 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588715168246 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1588715169606 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588715169612 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aa\[1\] " "Node: aa\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|WRITE_EN~reg0 aa\[1\] " "Register active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|WRITE_EN~reg0 is being clocked by aa\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588715169635 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588715169635 "|top|aa[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\] active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Latch active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\] is being clocked by active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588715169635 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588715169635 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "aa\[1\] " "Virtual clock aa\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1588715169675 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1588715169676 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588715169676 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588715169676 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.151        aa\[1\] " "  15.151        aa\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588715169676 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1588715169676 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aa\[1\]~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node aa\[1\]~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588715170252 ""}  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 10351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588715170252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]  " "Automatically promoted node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588715170252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete~0 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete~0" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 9398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|next\[2\]~8 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|next\[2\]~8" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 9400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_reg~1 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_reg~1" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 9711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_cntr\[7\]~12 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_cntr\[7\]~12" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 294 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 9784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170252 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588715170252 ""}  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 2493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588715170252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aa\[0\]~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Automatically promoted node aa\[0\]~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588715170252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_to_device\[7\]~0_I " "Destination node active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_to_device\[7\]~0_I" {  } { { "src/active_transfer/endpoint_registers.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 1691 37 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 1922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_l " "Destination node rst_l" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 2775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[6\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[6\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 2507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[7\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[7\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 2508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 2506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[4\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[4\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 2505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[3\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[3\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 2504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 2503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1588715170252 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588715170252 ""}  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 10352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588715170252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_l  " "Automatically promoted node rst_l " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588715170253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[0\]~0_I " "Destination node value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[0\]~0_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 1301 39 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~2_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~2_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 597 24 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~14_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~14_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 751 25 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~13_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~13_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 739 25 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~3_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~3_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 610 24 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~8_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~8_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 675 24 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~9_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~9_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 688 24 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[0\]~0_I " "Destination node row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[0\]~0_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 1301 39 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 1403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_trigger:ACTIVE_TRIGGER_INST\|xint\[10\]~0_I " "Destination node active_trigger:ACTIVE_TRIGGER_INST\|xint\[10\]~0_I" {  } { { "src/active_transfer/active_trigger.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 527 26 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 1700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588715170253 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588715170253 ""}  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 2775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588715170253 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588715170987 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588715170994 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588715170994 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588715171003 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588715171015 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588715171027 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588715171027 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588715171034 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588715171203 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1588715171209 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588715171209 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588715171407 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1588715171421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588715172342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588715174130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588715174338 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588715177095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588715177096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588715178182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Router estimated average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588715180208 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588715180208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588715180780 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1588715180780 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588715180780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588715180784 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588715181065 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588715181107 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588715181946 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588715181950 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588715183066 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588715184373 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone IV E " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DATA\[0\] 3.3-V LVTTL 55 " "Pin SD_DATA\[0\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DATA\[1\] 3.3-V LVTTL 50 " "Pin SD_DATA\[1\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DATA\[2\] 3.3-V LVTTL 53 " "Pin SD_DATA\[2\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DATA\[3\] 3.3-V LVTTL 66 " "Pin SD_DATA\[3\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL 67 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at 67" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[0\] 3.3-V LVTTL 43 " "Pin bd_inout\[0\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[0\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[1\] 3.3-V LVTTL 38 " "Pin bd_inout\[1\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[1\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[2\] 3.3-V LVTTL 39 " "Pin bd_inout\[2\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[2\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[3\] 3.3-V LVTTL 34 " "Pin bd_inout\[3\] uses I/O standard 3.3-V LVTTL at 34" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[3\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[4\] 3.3-V LVTTL 33 " "Pin bd_inout\[4\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[4] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[4\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[5\] 3.3-V LVTTL 32 " "Pin bd_inout\[5\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[5] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[5\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[6\] 3.3-V LVTTL 30 " "Pin bd_inout\[6\] uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[6] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[6\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[7\] 3.3-V LVTTL 28 " "Pin bd_inout\[7\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[7] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[7\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bc_in\[0\] 3.3-V LVTTL 10 " "Pin bc_in\[0\] uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bc_in[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bc_in\[0\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aa\[1\] 3.3-V LVTTL 23 " "Pin aa\[1\] uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { aa[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aa\[1\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aa\[0\] 3.3-V LVTTL 89 " "Pin aa\[0\] uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { aa[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aa\[0\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[0\] 3.3-V LVTTL 24 " "Pin BUTTON\[0\] uses I/O standard 3.3-V LVTTL at 24" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BUTTON[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[1\] 3.3-V LVTTL 25 " "Pin BUTTON\[1\] uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BUTTON[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bc_in\[1\] 3.3-V LVTTL 11 " "Pin bc_in\[1\] uses I/O standard 3.3-V LVTTL at 11" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bc_in[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bc_in\[1\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588715184924 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1588715184924 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588715184926 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1588715184926 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588715185300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5572 " "Peak virtual memory: 5572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588715186689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 16:46:26 2020 " "Processing ended: Tue May 05 16:46:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588715186689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588715186689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588715186689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588715186689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588715187869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588715187876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 16:46:27 2020 " "Processing started: Tue May 05 16:46:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588715187876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588715187876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588715187876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1588715188354 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1588715188855 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588715188886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588715189671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 16:46:29 2020 " "Processing ended: Tue May 05 16:46:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588715189671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588715189671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588715189671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588715189671 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1588715190356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588715191099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588715191107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 16:46:30 2020 " "Processing started: Tue May 05 16:46:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588715191107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588715191107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588715191107 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1588715191260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588715191576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588715191577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588715191638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588715191638 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1588715191993 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1588715192152 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aa\[1\] " "Node: aa\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|WRITE_EN~reg0 aa\[1\] " "Register active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|WRITE_EN~reg0 is being clocked by aa\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588715192180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588715192180 "|top|aa[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\] active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Latch active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\] is being clocked by active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588715192180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588715192180 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "aa\[1\] " "Virtual clock aa\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1588715192194 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588715192195 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588715192211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588715192213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588715192259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588715192268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588715192277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588715192286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588715192308 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588715192344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588715192382 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588715193560 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aa\[1\] " "Node: aa\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|WRITE_EN~reg0 aa\[1\] " "Register active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|WRITE_EN~reg0 is being clocked by aa\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588715193904 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588715193904 "|top|aa[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\] active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Latch active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\] is being clocked by active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588715193905 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588715193905 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "aa\[1\] " "Virtual clock aa\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1588715193907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588715193909 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588715193960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588715193969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588715193979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588715193989 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588715193998 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588715194023 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aa\[1\] " "Node: aa\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|WRITE_EN~reg0 aa\[1\] " "Register active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|WRITE_EN~reg0 is being clocked by aa\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588715194292 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588715194292 "|top|aa[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\] active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Latch active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\] is being clocked by active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588715194292 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588715194292 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "aa\[1\] " "Virtual clock aa\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1588715194295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588715194306 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588715194314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588715194323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588715194332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588715194341 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588715194849 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588715194856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588715195047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 16:46:35 2020 " "Processing ended: Tue May 05 16:46:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588715195047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588715195047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588715195047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588715195047 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus Prime Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588715195755 ""}
