module PPM (input logic forward, back, clk,output logic wave);

	logic Clk_out;
	// counter size calculation according to input and output frequencies
	parameter sys_clk = 50000000;	// 50 MHz system clock
	parameter clk_out = 1000000;	// 1 MHz clock output
	parameter max = sys_clk / (2*clk_out); // max-counter size

	reg [4:0]counter = 0; // 5-bit counter size

	always@(posedge clk) begin
		if (counter == max-1)
			begin
			counter <= 0;
			Clk_out <= ~Clk_out;
			end
		else
			begin
			counter <= counter + 1'd1;
			end
		Clk_out <= (counter == 5'd0);
		end
	
	logic count;
	always_ff@(posedge clk)
	begin
		count++;
		
	end
		