
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 100000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Clean RRIP Policies: 1302211013022110 Dirty RRIP Policies: 1312112013121120 PSEL Width: 10 Track Set: 4294967295 PSEL Mask: 1 Demote Mask: 2331044423310444DS Algo: 0Window size: 0
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /mnt/beegfs/iconst01/spec2017/Leela.trace.gz
NOT SORTED
TRACE STRING: /mnt/beegfs/iconst01/spec2017/Leela.trace.gz
SORTED
TRACE STRING: /mnt/beegfs/iconst01/spec2017/Leela.trace.gz
INITIAL
TRACE STRING: /mnt/beegfs/iconst01/spec2017/Leela.trace.gz

champsim_seed used: 483

CPU 0 L1D next line prefetcher
CPU 0 L2C IP-based stride prefetcher
Initialize DRRIP state
Assign rand_sets[0]: 454  LLC: 2048
rand_sets[0]: 454
Assign rand_sets[1]: 1662  LLC: 2048
rand_sets[1]: 1662
Assign rand_sets[2]: 1921  LLC: 2048
rand_sets[2]: 1921
Assign rand_sets[3]: 1131  LLC: 2048
rand_sets[3]: 1131
Assign rand_sets[4]: 331  LLC: 2048
rand_sets[4]: 331
Assign rand_sets[5]: 1531  LLC: 2048
rand_sets[5]: 1531
Assign rand_sets[6]: 482  LLC: 2048
rand_sets[6]: 482
Assign rand_sets[7]: 1275  LLC: 2048
rand_sets[7]: 1275
Assign rand_sets[8]: 1876  LLC: 2048
rand_sets[8]: 1876
Assign rand_sets[9]: 2038  LLC: 2048
rand_sets[9]: 2038
Assign rand_sets[10]: 701  LLC: 2048
rand_sets[10]: 701
Assign rand_sets[11]: 479  LLC: 2048
rand_sets[11]: 479
Assign rand_sets[12]: 892  LLC: 2048
rand_sets[12]: 892
Assign rand_sets[13]: 1820  LLC: 2048
rand_sets[13]: 1820
Assign rand_sets[14]: 1505  LLC: 2048
rand_sets[14]: 1505
Assign rand_sets[15]: 1159  LLC: 2048
rand_sets[15]: 1159
Assign rand_sets[16]: 513  LLC: 2048
rand_sets[16]: 513
Assign rand_sets[17]: 703  LLC: 2048
rand_sets[17]: 703
Assign rand_sets[18]: 561  LLC: 2048
rand_sets[18]: 561
Assign rand_sets[19]: 990  LLC: 2048
rand_sets[19]: 990
Assign rand_sets[20]: 342  LLC: 2048
rand_sets[20]: 342
Assign rand_sets[21]: 882  LLC: 2048
rand_sets[21]: 882
Assign rand_sets[22]: 15  LLC: 2048
rand_sets[22]: 15
Assign rand_sets[23]: 71  LLC: 2048
rand_sets[23]: 71
Assign rand_sets[24]: 1127  LLC: 2048
rand_sets[24]: 1127
Assign rand_sets[25]: 1382  LLC: 2048
rand_sets[25]: 1382
Assign rand_sets[26]: 647  LLC: 2048
rand_sets[26]: 647
Assign rand_sets[27]: 857  LLC: 2048
rand_sets[27]: 857
Assign rand_sets[28]: 1450  LLC: 2048
rand_sets[28]: 1450
Assign rand_sets[29]: 1160  LLC: 2048
rand_sets[29]: 1160
Assign rand_sets[30]: 1852  LLC: 2048
rand_sets[30]: 1852
Assign rand_sets[31]: 1881  LLC: 2048
rand_sets[31]: 1881
Assign rand_sets[32]: 1770  LLC: 2048
rand_sets[32]: 1770
Assign rand_sets[33]: 1622  LLC: 2048
rand_sets[33]: 1622
Assign rand_sets[34]: 275  LLC: 2048
rand_sets[34]: 275
Assign rand_sets[35]: 635  LLC: 2048
rand_sets[35]: 635
Assign rand_sets[36]: 466  LLC: 2048
rand_sets[36]: 466
Assign rand_sets[37]: 1413  LLC: 2048
rand_sets[37]: 1413
Assign rand_sets[38]: 417  LLC: 2048
rand_sets[38]: 417
Assign rand_sets[39]: 472  LLC: 2048
rand_sets[39]: 472
Assign rand_sets[40]: 1340  LLC: 2048
rand_sets[40]: 1340
Assign rand_sets[41]: 852  LLC: 2048
rand_sets[41]: 852
Assign rand_sets[42]: 1365  LLC: 2048
rand_sets[42]: 1365
Assign rand_sets[43]: 47  LLC: 2048
rand_sets[43]: 47
Assign rand_sets[44]: 823  LLC: 2048
rand_sets[44]: 823
Assign rand_sets[45]: 686  LLC: 2048
rand_sets[45]: 686
Assign rand_sets[46]: 1637  LLC: 2048
rand_sets[46]: 1637
Assign rand_sets[47]: 1115  LLC: 2048
rand_sets[47]: 1115
Assign rand_sets[48]: 986  LLC: 2048
rand_sets[48]: 986
Assign rand_sets[49]: 258  LLC: 2048
rand_sets[49]: 258
Assign rand_sets[50]: 633  LLC: 2048
rand_sets[50]: 633
Assign rand_sets[51]: 920  LLC: 2048
rand_sets[51]: 920
Assign rand_sets[52]: 204  LLC: 2048
rand_sets[52]: 204
Assign rand_sets[53]: 227  LLC: 2048
rand_sets[53]: 227
Assign rand_sets[54]: 1818  LLC: 2048
rand_sets[54]: 1818
Assign rand_sets[55]: 886  LLC: 2048
rand_sets[55]: 886
Assign rand_sets[56]: 1422  LLC: 2048
rand_sets[56]: 1422
Assign rand_sets[57]: 607  LLC: 2048
rand_sets[57]: 607
Assign rand_sets[58]: 217  LLC: 2048
rand_sets[58]: 217
Assign rand_sets[59]: 1945  LLC: 2048
rand_sets[59]: 1945
Assign rand_sets[60]: 143  LLC: 2048
rand_sets[60]: 143
Assign rand_sets[61]: 1311  LLC: 2048
rand_sets[61]: 1311
Assign rand_sets[62]: 319  LLC: 2048
rand_sets[62]: 319
Assign rand_sets[63]: 1846  LLC: 2048
rand_sets[63]: 1846
 CLEAN-RRIP-POLICY-1: 1-3-0-2-2-1-1-0- CLEAN-RRIP-POLICY-2: 1-3-0-2-2-1-1-0-
 DIRTY-RRIP-POLICY-1: 1-3-1-2-1-1-2-0- DIRTY-RRIP-POLICY-2: 1-3-1-2-1-1-2-0-
 PSEL width: 10
Heartbeat CPU 0 instructions: 10000000 cycles: 5810760 heartbeat IPC: 1.72095 cumulative IPC: 1.72095 (Simulation time: 0 hr 0 min 12 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 11606059 heartbeat IPC: 1.72554 cumulative IPC: 1.72324 (Simulation time: 0 hr 0 min 24 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 17388024 heartbeat IPC: 1.72952 cumulative IPC: 1.72533 (Simulation time: 0 hr 0 min 36 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 23169613 heartbeat IPC: 1.72963 cumulative IPC: 1.7264 (Simulation time: 0 hr 0 min 48 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 28984169 heartbeat IPC: 1.71982 cumulative IPC: 1.72508 (Simulation time: 0 hr 0 min 59 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 34769434 heartbeat IPC: 1.72853 cumulative IPC: 1.72565 (Simulation time: 0 hr 1 min 11 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 40536488 heartbeat IPC: 1.73399 cumulative IPC: 1.72684 (Simulation time: 0 hr 1 min 23 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 46308609 heartbeat IPC: 1.73247 cumulative IPC: 1.72754 (Simulation time: 0 hr 1 min 35 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 52118090 heartbeat IPC: 1.72132 cumulative IPC: 1.72685 (Simulation time: 0 hr 1 min 47 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 57935761 heartbeat IPC: 1.7189 cumulative IPC: 1.72605 (Simulation time: 0 hr 1 min 59 sec) 

Warmup complete CPU 0 instructions: 100000001 cycles: 57935762 (Simulation time: 0 hr 1 min 59 sec) 

Heartbeat CPU 0 instructions: 110000001 cycles: 76357533 heartbeat IPC: 0.542836 cumulative IPC: 0.542836 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 94734799 heartbeat IPC: 0.544151 cumulative IPC: 0.543492 (Simulation time: 0 hr 2 min 40 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 113054462 heartbeat IPC: 0.545862 cumulative IPC: 0.54428 (Simulation time: 0 hr 3 min 0 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 131289999 heartbeat IPC: 0.54838 cumulative IPC: 0.545299 (Simulation time: 0 hr 3 min 21 sec) 
Heartbeat CPU 0 instructions: 150000002 cycles: 149397556 heartbeat IPC: 0.552256 cumulative IPC: 0.546676 (Simulation time: 0 hr 3 min 41 sec) 
Heartbeat CPU 0 instructions: 160000000 cycles: 167549667 heartbeat IPC: 0.5509 cumulative IPC: 0.547376 (Simulation time: 0 hr 4 min 1 sec) 
Heartbeat CPU 0 instructions: 170000001 cycles: 185751302 heartbeat IPC: 0.549401 cumulative IPC: 0.547664 (Simulation time: 0 hr 4 min 21 sec) 
Heartbeat CPU 0 instructions: 180000000 cycles: 204052616 heartbeat IPC: 0.546409 cumulative IPC: 0.547507 (Simulation time: 0 hr 4 min 42 sec) 
Heartbeat CPU 0 instructions: 190000001 cycles: 222400299 heartbeat IPC: 0.545028 cumulative IPC: 0.54723 (Simulation time: 0 hr 5 min 2 sec) 
Heartbeat CPU 0 instructions: 200000000 cycles: 240604730 heartbeat IPC: 0.549317 cumulative IPC: 0.547438 (Simulation time: 0 hr 5 min 22 sec) 
Finished CPU 0 instructions: 100000000 cycles: 182668976 cumulative IPC: 0.547438 (Simulation time: 0 hr 5 min 22 sec) 

CPU 0 Branch Prediction Accuracy: 84.4206% MPKI: 17.8348
Number of Branches: 11447658 Number of Mispredictions: 1783477
Number of LOAD Instructions: 50081767
Number of LOAD Instructions (ROI): 50081767
Number of STORE Instructions: 16161151
Number of STORE Instructions (ROI): 16161151
Total Destination Memory Operands: 19012031
Total Destination Memory Operands (ROI): 19012031
Total Source Memory Operands: 50081767
Total Source Memory Operands (ROI): 50081767
Number of DEPENDED LOADS: 2591148
Number of DEPENDED LOADS (ROI): 2591148
Number of SQ_ADDED: 19012031
Number of SQ_ADDED (ROI): 19012031
Number of LQ_ADDED: 69001814
Number of LQ_ADDED (ROI): 69001814
Number of Instructions read from trace: 200000038

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.547438 instructions: 100000000 cycles: 182668976
ITLB TOTAL     ACCESS:   17661155  HIT:   17661155  MISS:          0
ITLB LOAD      ACCESS:   17661155  HIT:   17661155  MISS:          0
ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB TOTAL MSHR MERGED:          0
ITLB LOAD MSHR MERGED:          0
ITLB RFO MSHR MERGED:          0
ITLB PREFETCH MSHR MERGED:          0
ITLB WRITEBACK MSHR MERGED:          0
ITLB TOTAL ACCESSES:   17661155 HITS:   17661155 MISSES:          0
ITLB LOAD ACCESSES:   17661155 HITS:   17661155 MISSES:          0
ITLB RFO ACCESSES:          0 HITS:          0 MISSES:          0
ITLB PREFETCH ACCESSES:          0 HITS:          0 MISSES:          0
ITLB WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
ITLB RQ ACCESS:  100000008
ITLB RQ TO_CACHE:   17661155
ITLB RQ MERGED:   82338853
ITLB RQ FORWARD:          0
ITLB WQ ACCESS:          0
ITLB WQ TO_CACHE:          0
ITLB WQ MERGED:          0
ITLB WQ FORWARD:          0
DTLB TOTAL     ACCESS:   24292859  HIT:   24275369  MISS:      17490
DTLB LOAD      ACCESS:   16267729  HIT:   16250806  MISS:      16923
DTLB RFO       ACCESS:    8025130  HIT:    8024563  MISS:        567
DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB TOTAL MSHR MERGED:        483
DTLB LOAD MSHR MERGED:        428
DTLB RFO MSHR MERGED:         55
DTLB PREFETCH MSHR MERGED:          0
DTLB WRITEBACK MSHR MERGED:          0
DTLB TOTAL ACCESSES:   24293342 HITS:   24275369 MISSES:      17973
DTLB LOAD ACCESSES:   16268157 HITS:   16250806 MISSES:      17351
DTLB RFO ACCESSES:    8025185 HITS:    8024563 MISSES:        622
DTLB PREFETCH ACCESSES:          0 HITS:          0 MISSES:          0
DTLB WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
DTLB RQ ACCESS:   33079217
DTLB RQ TO_CACHE:   24293342
DTLB RQ MERGED:    8785875
DTLB RQ FORWARD:          0
DTLB WQ ACCESS:          0
DTLB WQ TO_CACHE:          0
DTLB WQ MERGED:          0
DTLB WQ FORWARD:          0
L1D TOTAL     ACCESS:   43966744  HIT:   43395438  MISS:     571306
L1D LOAD      ACCESS:   18222991  HIT:   17956459  MISS:     266532
L1D RFO       ACCESS:    9279576  HIT:    9207401  MISS:      72175
L1D PREFETCH  ACCESS:   16464177  HIT:   16231578  MISS:     232599
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   18231762  ISSUED:   17941658  USEFUL:     111901  USELESS:     120688
L1D TOTAL MSHR MERGED:      48548
L1D LOAD MSHR MERGED:       9459
L1D RFO MSHR MERGED:      23042
L1D PREFETCH MSHR MERGED:      16047
L1D WRITEBACK MSHR MERGED:          0
L1D TOTAL ACCESSES:   44016182 HITS:   43396328 MISSES:     619854
L1D LOAD ACCESSES:   18231762 HITS:   17956459 MISSES:     275303
L1D RFO ACCESSES:    9302364 HITS:    9207401 MISSES:      94963
L1D PREFETCH ACCESSES:   16482056 HITS:   16232468 MISSES:     249588
L1D WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
L1D RQ ACCESS:   23586268
L1D RQ TO_CACHE:   18231762
L1D RQ MERGED:    5354506
L1D RQ FORWARD:          0
L1D WQ ACCESS:    9492944
L1D WQ TO_CACHE:    9302364
L1D WQ MERGED:     190580
L1D WQ FORWARD:        890
L1I TOTAL     ACCESS:   22554539  HIT:   22536142  MISS:      18397
L1I LOAD      ACCESS:   22554539  HIT:   22536142  MISS:      18397
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL MSHR MERGED:      11113
L1I LOAD MSHR MERGED:      11113
L1I RFO MSHR MERGED:          0
L1I PREFETCH MSHR MERGED:          0
L1I WRITEBACK MSHR MERGED:          0
L1I TOTAL ACCESSES:   22565652 HITS:   22536142 MISSES:      29510
L1I LOAD ACCESSES:   22565652 HITS:   22536142 MISSES:      29510
L1I RFO ACCESSES:          0 HITS:          0 MISSES:          0
L1I PREFETCH ACCESSES:          0 HITS:          0 MISSES:          0
L1I WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
L1I RQ ACCESS:  100000008
L1I RQ TO_CACHE:   22565652
L1I RQ MERGED:   77434356
L1I RQ FORWARD:          0
L1I WQ ACCESS:          0
L1I WQ TO_CACHE:          0
L1I WQ MERGED:          0
L1I WQ FORWARD:          0
L2C TOTAL     ACCESS:     912519  HIT:     901536  MISS:      10983
L2C LOAD      ACCESS:     284238  HIT:     279609  MISS:       4629
L2C RFO       ACCESS:      71917  HIT:      71488  MISS:        429
L2C PREFETCH  ACCESS:     410390  HIT:     404498  MISS:       5892
L2C WRITEBACK ACCESS:     145974  HIT:     145941  MISS:         33
L2C PREFETCH  REQUESTED:     177783  ISSUED:     177783  USEFUL:       1969  USELESS:       4043
L2C TOTAL MSHR MERGED:        932
L2C LOAD MSHR MERGED:         59
L2C RFO MSHR MERGED:          0
L2C PREFETCH MSHR MERGED:        873
L2C WRITEBACK MSHR MERGED:          0
L2C TOTAL ACCESSES:     913460 HITS:     901545 MISSES:      11915
L2C LOAD ACCESSES:     284241 HITS:     279612 MISSES:       4629
L2C RFO ACCESSES:      71921 HITS:      71492 MISSES:        429
L2C PREFETCH ACCESSES:     411324 HITS:     404500 MISSES:       6824
L2C WRITEBACK ACCESSES:     145974 HITS:     145941 MISSES:         33
L2C RQ ACCESS:     356162
L2C RQ TO_CACHE:     356155
L2C RQ MERGED:          0
L2C RQ FORWARD:          0
L2C WQ ACCESS:     145974
L2C WQ TO_CACHE:     145974
L2C WQ MERGED:          0
L2C WQ FORWARD:          9
LLC TOTAL     ACCESS:      13362  HIT:      11371  MISS:       1991
LLC LOAD      ACCESS:       4570  HIT:       4136  MISS:        434
LLC RFO       ACCESS:        429  HIT:         20  MISS:        409
LLC PREFETCH  ACCESS:       5951  HIT:       4803  MISS:       1148
LLC WRITEBACK ACCESS:       2412  HIT:       2412  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        164  USELESS:          0
LLC TOTAL MSHR MERGED:          0
LLC LOAD MSHR MERGED:          0
LLC RFO MSHR MERGED:          0
LLC PREFETCH MSHR MERGED:          0
LLC WRITEBACK MSHR MERGED:          0
LLC TOTAL ACCESSES:      13362 HITS:      11371 MISSES:       1991
LLC LOAD ACCESSES:       4570 HITS:       4136 MISSES:        434
LLC RFO ACCESSES:        429 HITS:         20 MISSES:        409
LLC PREFETCH ACCESSES:       5951 HITS:       4803 MISSES:       1148
LLC WRITEBACK ACCESSES:       2412 HITS:       2412 MISSES:          0
LLC 0 RQ ACCESS:       4999
LLC 0 RQ TO_CACHE:       4999
LLC 0 RQ MERGED:          0
LLC 0 RQ FORWARD:          0
LLC WQ ACCESS:       2412
LLC WQ TO_CACHE:       2412
LLC WQ MERGED:          0
LLC WQ FORWARD:          0
Major fault: 0 Minor fault: 866
CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats
All Misses: 10052
All Hits: 20787
SD Algo Stats - Switches: 0 SRR-Repls: 3294 BRR-Repls: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1127  ROW_BUFFER_MISS:        864
 DBUS_CONGESTED:        341
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 11
LOADS RETIRED: 25009203
INSTR RETIRED: 100000000
