{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609079628772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609079628773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 11:33:48 2020 " "Processing started: Sun Dec 27 11:33:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609079628773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079628773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079628773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609079629382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609079629382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida_display.v 1 1 " "Found 1 design units, including 1 entities, in source file saida_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 saida_display " "Found entity 1: saida_display" {  } { { "saida_display.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/saida_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079644267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079644267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079644578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079644578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byte_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file byte_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_to_bcd " "Found entity 1: byte_to_bcd" {  } { { "byte_to_bcd.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/byte_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079644581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079644581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079644583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079644583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file bc_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 bc_registers " "Found entity 1: bc_registers" {  } { { "bc_registers.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/bc_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079644585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079644585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rd " "Found entity 1: mux_rd" {  } { { "mux_rd.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/mux_rd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079644587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079644587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_wd.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_wd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_wd " "Found entity 1: mux_wd" {  } { { "mux_wd.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/mux_wd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079644590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079644590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_op_b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_op_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_op_b " "Found entity 1: mux_op_b" {  } { { "mux_op_b.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/mux_op_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079644591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079644591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_out_module.v 1 1 " "Found 1 design units, including 1 entities, in source file in_out_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_out_module " "Found entity 1: in_out_module" {  } { { "in_out_module.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/in_out_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079644594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079644594 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_inst.v(15) " "Verilog HDL information at data_inst.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "data_inst.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609079644596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file data_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_inst " "Found entity 1: data_inst" {  } { { "data_inst.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079644597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079644597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079644599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079644599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udcpc.v 1 1 " "Found 1 design units, including 1 entities, in source file udcpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 udcpc " "Found entity 1: udcpc" {  } { { "udcpc.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/udcpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079644601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079644601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_process.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_process " "Found entity 1: unit_process" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079644604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079644604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_control " "Found entity 1: unit_control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079644608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079644608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079644610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079644610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "press_button.v 1 1 " "Found 1 design units, including 1 entities, in source file press_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 press_button " "Found entity 1: press_button" {  } { { "press_button.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/press_button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079644612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079644612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apresentacao.v 1 1 " "Found 1 design units, including 1 entities, in source file apresentacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 apresentacao " "Found entity 1: apresentacao" {  } { { "apresentacao.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/apresentacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079644615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079644615 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "apresentacao " "Elaborating entity \"apresentacao\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609079644885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:processador " "Elaborating entity \"processador\" for hierarchy \"processador:processador\"" {  } { { "apresentacao.v" "processador" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/apresentacao.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079644966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_process processador:processador\|unit_process:unit_process " "Elaborating entity \"unit_process\" for hierarchy \"processador:processador\|unit_process:unit_process\"" {  } { { "processador.v" "unit_process" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079644976 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bios_controll unit_process.v(144) " "Verilog HDL Always Construct warning at unit_process.v(144): variable \"bios_controll\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079644993 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bios_pc unit_process.v(146) " "Verilog HDL Always Construct warning at unit_process.v(146): variable \"bios_pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079644994 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc unit_process.v(150) " "Verilog HDL Always Construct warning at unit_process.v(150): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079644994 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_mem unit_process.v(174) " "Verilog HDL Always Construct warning at unit_process.v(174): inferring latch(es) for variable \"write_mem\", which holds its previous value in one or more paths through the always construct" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 174 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609079644998 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_inst unit_process.v(174) " "Verilog HDL Always Construct warning at unit_process.v(174): inferring latch(es) for variable \"write_inst\", which holds its previous value in one or more paths through the always construct" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 174 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609079644999 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bios_controll unit_process.v(196) " "Verilog HDL Always Construct warning at unit_process.v(196): variable \"bios_controll\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079644999 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alu_result unit_process.v(198) " "Verilog HDL Always Construct warning at unit_process.v(198): variable \"alu_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079644999 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc unit_process.v(202) " "Verilog HDL Always Construct warning at unit_process.v(202): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079644999 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bios_controll unit_process.v(208) " "Verilog HDL Always Construct warning at unit_process.v(208): variable \"bios_controll\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645000 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bios_pc unit_process.v(210) " "Verilog HDL Always Construct warning at unit_process.v(210): variable \"bios_pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645000 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc unit_process.v(214) " "Verilog HDL Always Construct warning at unit_process.v(214): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645000 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bios_controll unit_process.v(220) " "Verilog HDL Always Construct warning at unit_process.v(220): variable \"bios_controll\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645001 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bios_inst unit_process.v(222) " "Verilog HDL Always Construct warning at unit_process.v(222): variable \"bios_inst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645001 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "internal_inst unit_process.v(226) " "Verilog HDL Always Construct warning at unit_process.v(226): variable \"internal_inst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645001 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_inst unit_process.v(186) " "Inferred latch for \"write_inst\" at unit_process.v(186)" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079645014 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_mem unit_process.v(186) " "Inferred latch for \"write_mem\" at unit_process.v(186)" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079645014 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_inst processador:processador\|unit_process:unit_process\|data_inst:data_inst " "Elaborating entity \"data_inst\" for hierarchy \"processador:processador\|unit_process:unit_process\|data_inst:data_inst\"" {  } { { "unit_process.v" "data_inst" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079645097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udcpc processador:processador\|unit_process:unit_process\|udcpc:udcpc " "Elaborating entity \"udcpc\" for hierarchy \"processador:processador\|unit_process:unit_process\|udcpc:udcpc\"" {  } { { "unit_process.v" "udcpc" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079645204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rd processador:processador\|unit_process:unit_process\|mux_rd:mux_rd " "Elaborating entity \"mux_rd\" for hierarchy \"processador:processador\|unit_process:unit_process\|mux_rd:mux_rd\"" {  } { { "unit_process.v" "mux_rd" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079645219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_wd processador:processador\|unit_process:unit_process\|mux_wd:mux_wd " "Elaborating entity \"mux_wd\" for hierarchy \"processador:processador\|unit_process:unit_process\|mux_wd:mux_wd\"" {  } { { "unit_process.v" "mux_wd" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079645247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc_registers processador:processador\|unit_process:unit_process\|bc_registers:bc_registers " "Elaborating entity \"bc_registers\" for hierarchy \"processador:processador\|unit_process:unit_process\|bc_registers:bc_registers\"" {  } { { "unit_process.v" "bc_registers" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079645276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_op_b processador:processador\|unit_process:unit_process\|mux_op_b:mux_op_b " "Elaborating entity \"mux_op_b\" for hierarchy \"processador:processador\|unit_process:unit_process\|mux_op_b:mux_op_b\"" {  } { { "unit_process.v" "mux_op_b" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079645336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processador:processador\|unit_process:unit_process\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"processador:processador\|unit_process:unit_process\|alu:alu\"" {  } { { "unit_process.v" "alu" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079645345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory processador:processador\|unit_process:unit_process\|memory:memory " "Elaborating entity \"memory\" for hierarchy \"processador:processador\|unit_process:unit_process\|memory:memory\"" {  } { { "unit_process.v" "memory" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079645352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_out_module processador:processador\|unit_process:unit_process\|in_out_module:in_out_module " "Elaborating entity \"in_out_module\" for hierarchy \"processador:processador\|unit_process:unit_process\|in_out_module:in_out_module\"" {  } { { "unit_process.v" "in_out_module" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079645361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_control processador:processador\|unit_control:unit_control " "Elaborating entity \"unit_control\" for hierarchy \"processador:processador\|unit_control:unit_control\"" {  } { { "processador.v" "unit_control" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079645408 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(143) " "Verilog HDL Always Construct warning at unit_control.v(143): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645420 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(145) " "Verilog HDL Always Construct warning at unit_control.v(145): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645421 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(147) " "Verilog HDL Always Construct warning at unit_control.v(147): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645421 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(149) " "Verilog HDL Always Construct warning at unit_control.v(149): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645422 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(151) " "Verilog HDL Always Construct warning at unit_control.v(151): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645422 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(153) " "Verilog HDL Always Construct warning at unit_control.v(153): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645423 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(155) " "Verilog HDL Always Construct warning at unit_control.v(155): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645423 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(164) " "Verilog HDL Always Construct warning at unit_control.v(164): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645425 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(169) " "Verilog HDL Always Construct warning at unit_control.v(169): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645425 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "unit_control.v(113) " "Verilog HDL Case Statement information at unit_control.v(113): all case item expressions in this case statement are onehot" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 113 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1609079645427 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(224) " "Verilog HDL Always Construct warning at unit_control.v(224): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645429 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation unit_control.v(226) " "Verilog HDL Always Construct warning at unit_control.v(226): variable \"operation\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645430 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(231) " "Verilog HDL Always Construct warning at unit_control.v(231): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645430 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(233) " "Verilog HDL Always Construct warning at unit_control.v(233): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645430 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(237) " "Verilog HDL Always Construct warning at unit_control.v(237): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645431 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(239) " "Verilog HDL Always Construct warning at unit_control.v(239): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645431 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(244) " "Verilog HDL Always Construct warning at unit_control.v(244): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645431 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(254) " "Verilog HDL Always Construct warning at unit_control.v(254): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645432 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(256) " "Verilog HDL Always Construct warning at unit_control.v(256): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645432 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(261) " "Verilog HDL Always Construct warning at unit_control.v(261): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645432 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(263) " "Verilog HDL Always Construct warning at unit_control.v(263): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645433 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(274) " "Verilog HDL Always Construct warning at unit_control.v(274): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645433 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation unit_control.v(276) " "Verilog HDL Always Construct warning at unit_control.v(276): variable \"operation\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645433 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(293) " "Verilog HDL Always Construct warning at unit_control.v(293): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645434 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(295) " "Verilog HDL Always Construct warning at unit_control.v(295): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 295 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645434 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(297) " "Verilog HDL Always Construct warning at unit_control.v(297): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645434 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(311) " "Verilog HDL Always Construct warning at unit_control.v(311): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 311 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645435 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(314) " "Verilog HDL Always Construct warning at unit_control.v(314): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645436 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation unit_control.v(316) " "Verilog HDL Always Construct warning at unit_control.v(316): variable \"operation\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 316 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645436 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(335) " "Verilog HDL Always Construct warning at unit_control.v(335): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645437 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(337) " "Verilog HDL Always Construct warning at unit_control.v(337): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645437 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(339) " "Verilog HDL Always Construct warning at unit_control.v(339): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645437 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(341) " "Verilog HDL Always Construct warning at unit_control.v(341): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609079645437 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida_display saida_display:saida_display " "Elaborating entity \"saida_display\" for hierarchy \"saida_display:saida_display\"" {  } { { "apresentacao.v" "saida_display" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/apresentacao.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079645471 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dado_bcd.v 1 1 " "Using design file dado_bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dado_bcd " "Found entity 1: dado_bcd" {  } { { "dado_bcd.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/dado_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079645498 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609079645498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dado_bcd saida_display:saida_display\|dado_bcd:dado_bcd " "Elaborating entity \"dado_bcd\" for hierarchy \"saida_display:saida_display\|dado_bcd:dado_bcd\"" {  } { { "saida_display.v" "dado_bcd" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/saida_display.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079645499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display saida_display:saida_display\|display:disp1 " "Elaborating entity \"display\" for hierarchy \"saida_display:saida_display\|display:disp1\"" {  } { { "saida_display.v" "disp1" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/saida_display.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079645560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "press_button press_button:press_button " "Elaborating entity \"press_button\" for hierarchy \"press_button:press_button\"" {  } { { "apresentacao.v" "press_button" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/apresentacao.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079645578 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[3\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[3\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 57 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609079647710 "|apresentacao|processador:processador|unit_process:unit_process|instruction[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[1\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[1\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 57 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609079647710 "|apresentacao|processador:processador|unit_process:unit_process|instruction[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[2\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[2\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 57 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609079647710 "|apresentacao|processador:processador|unit_process:unit_process|instruction[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[0\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[0\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 57 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609079647710 "|apresentacao|processador:processador|unit_process:unit_process|instruction[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|in_out_module:in_out_module\|Mux0 " "Found clock multiplexer processador:processador\|unit_process:unit_process\|in_out_module:in_out_module\|Mux0" {  } { { "in_out_module.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/in_out_module.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609079647710 "|apresentacao|processador:processador|unit_process:unit_process|in_out_module:in_out_module|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[22\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[22\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 57 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609079647710 "|apresentacao|processador:processador|unit_process:unit_process|instruction[22]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[21\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[21\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 57 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609079647710 "|apresentacao|processador:processador|unit_process:unit_process|instruction[21]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[20\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[20\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 57 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609079647710 "|apresentacao|processador:processador|unit_process:unit_process|instruction[20]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[19\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[19\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 57 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609079647710 "|apresentacao|processador:processador|unit_process:unit_process|instruction[19]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[18\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[18\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 57 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609079647710 "|apresentacao|processador:processador|unit_process:unit_process|instruction[18]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[17\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[17\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 57 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609079647710 "|apresentacao|processador:processador|unit_process:unit_process|instruction[17]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[16\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[16\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 57 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609079647710 "|apresentacao|processador:processador|unit_process:unit_process|instruction[16]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[15\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[15\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 57 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609079647710 "|apresentacao|processador:processador|unit_process:unit_process|instruction[15]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[14\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[14\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 57 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609079647710 "|apresentacao|processador:processador|unit_process:unit_process|instruction[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[13\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[13\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 57 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609079647710 "|apresentacao|processador:processador|unit_process:unit_process|instruction[13]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1609079647710 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "processador:processador\|unit_process:unit_process\|memory:memory\|data_rtl_0 " "Inferred dual-clock RAM node \"processador:processador\|unit_process:unit_process\|memory:memory\|data_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1609079650410 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processador:processador\|unit_process:unit_process\|memory:memory\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"processador:processador\|unit_process:unit_process\|memory:memory\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609079672037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609079672037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609079672037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609079672037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609079672037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609079672037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609079672037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609079672037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609079672037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609079672037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609079672037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609079672037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609079672037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609079672037 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609079672037 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609079672037 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "processador:processador\|unit_process:unit_process\|alu:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processador:processador\|unit_process:unit_process\|alu:alu\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 82 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609079672039 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "processador:processador\|unit_process:unit_process\|alu:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"processador:processador\|unit_process:unit_process\|alu:alu\|Div0\"" {  } { { "alu.v" "Div0" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609079672039 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "processador:processador\|unit_process:unit_process\|alu:alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"processador:processador\|unit_process:unit_process\|alu:alu\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609079672039 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609079672039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:processador\|unit_process:unit_process\|memory:memory\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"processador:processador\|unit_process:unit_process\|memory:memory\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079672539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:processador\|unit_process:unit_process\|memory:memory\|altsyncram:data_rtl_0 " "Instantiated megafunction \"processador:processador\|unit_process:unit_process\|memory:memory\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672540 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609079672540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9d1 " "Found entity 1: altsyncram_c9d1" {  } { { "db/altsyncram_c9d1.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/altsyncram_c9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079672654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079672654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079672708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672708 ""}  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609079672708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079672772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079672772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079672795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Div0 " "Instantiated megafunction \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079672796 ""}  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609079672796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079672857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079672857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079672864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079672864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079672952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079672952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079673046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079673046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079673103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079673103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Mod0\"" {  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079673113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Mod0 " "Instantiated megafunction \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079673113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079673113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079673113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609079673113 ""}  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609079673113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609079673168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079673168 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1609079679079 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1609079679299 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1609079679299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:processador\|unit_process:unit_process\|write_inst " "Latch processador:processador\|unit_process:unit_process\|write_inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bios_controll " "Ports D and ENA on the latch are fed by the same signal bios_controll" {  } { { "apresentacao.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/apresentacao.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609079679368 ""}  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609079679368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:processador\|unit_process:unit_process\|write_mem " "Latch processador:processador\|unit_process:unit_process\|write_mem has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bios_controll " "Ports D and ENA on the latch are fed by the same signal bios_controll" {  } { { "apresentacao.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/apresentacao.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609079679368 ""}  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609079679368 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609079697363 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609079711082 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/output_files/processador.map.smsg " "Generated suppressed messages file /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/output_files/processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079711696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609079713384 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609079713384 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19698 " "Implemented 19698 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609079715407 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609079715407 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19528 " "Implemented 19528 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609079715407 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1609079715407 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1609079715407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609079715407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1120 " "Peak virtual memory: 1120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609079715456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 11:35:15 2020 " "Processing ended: Sun Dec 27 11:35:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609079715456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609079715456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609079715456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609079715456 ""}
