#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb 25 08:57:30 2018
# Process ID: 1370
# Current directory: /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_2/video_digip_2.runs/design_1_xlconstant_0_0_synth_1
# Command line: vivado -log design_1_xlconstant_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlconstant_0_0.tcl
# Log file: /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_2/video_digip_2.runs/design_1_xlconstant_0_0_synth_1/design_1_xlconstant_0_0.vds
# Journal file: /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_2/video_digip_2.runs/design_1_xlconstant_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_xlconstant_0_0.tcl -notrace
Command: synth_design -top design_1_xlconstant_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1402 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1243.820 ; gain = 80.996 ; free physical = 180 ; free virtual = 6552
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_2/video_digip_2.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_2/video_digip_2.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1983 - type: integer 
	Parameter CONST_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_2/video_digip_2.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (2#1) [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_2/video_digip_2.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1285.359 ; gain = 122.535 ; free physical = 224 ; free virtual = 6476
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1285.359 ; gain = 122.535 ; free physical = 312 ; free virtual = 6565
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1538.730 ; gain = 0.000 ; free physical = 179 ; free virtual = 5774
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1538.730 ; gain = 375.906 ; free physical = 200 ; free virtual = 5812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1538.730 ; gain = 375.906 ; free physical = 200 ; free virtual = 5811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1538.730 ; gain = 375.906 ; free physical = 198 ; free virtual = 5809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1538.730 ; gain = 375.906 ; free physical = 197 ; free virtual = 5809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3330] design design_1_xlconstant_0_0 has an empty top module
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[10] driven by constant 1
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[9] driven by constant 1
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[8] driven by constant 1
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 1538.730 ; gain = 375.906 ; free physical = 158 ; free virtual = 5772
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1556.715 ; gain = 393.891 ; free physical = 271 ; free virtual = 5715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1556.715 ; gain = 393.891 ; free physical = 271 ; free virtual = 5715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1565.727 ; gain = 402.902 ; free physical = 269 ; free virtual = 5713
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1565.730 ; gain = 402.906 ; free physical = 256 ; free virtual = 5700
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1565.730 ; gain = 402.906 ; free physical = 255 ; free virtual = 5699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1565.730 ; gain = 402.906 ; free physical = 255 ; free virtual = 5699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1565.730 ; gain = 402.906 ; free physical = 254 ; free virtual = 5698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1565.730 ; gain = 402.906 ; free physical = 254 ; free virtual = 5698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1565.730 ; gain = 402.906 ; free physical = 253 ; free virtual = 5697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1565.730 ; gain = 402.906 ; free physical = 252 ; free virtual = 5696
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1565.730 ; gain = 149.535 ; free physical = 287 ; free virtual = 5731
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1565.734 ; gain = 402.906 ; free physical = 287 ; free virtual = 5731
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:01:03 . Memory (MB): peak = 1575.730 ; gain = 426.277 ; free physical = 242 ; free virtual = 5658
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_2/video_digip_2.runs/design_1_xlconstant_0_0_synth_1/design_1_xlconstant_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_2/video_digip_2.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_2/video_digip_2.runs/design_1_xlconstant_0_0_synth_1/design_1_xlconstant_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xlconstant_0_0_utilization_synth.rpt -pb design_1_xlconstant_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1575.734 ; gain = 0.000 ; free physical = 234 ; free virtual = 5650
INFO: [Common 17-206] Exiting Vivado at Sun Feb 25 08:58:49 2018...
