
System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e2c  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000105c  08009fe8  08009fe8  00019fe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800b044  0800b044  0001b044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800b048  0800b048  0001b048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20040000  0800b04c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 ._os_stack    00008000  20000000  20000000  00030000  2**0
                  ALLOC
  7 ._system_pool 00008000  20008000  20008000  00030000  2**0
                  ALLOC
  8 .ram2         00000000  10000000  10000000  00020068  2**0
                  CONTENTS
  9 .bss          0004516c  20040068  0800b0b4  00020068  2**2
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001b677  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000041f5  00000000  00000000  0003b70f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000012f8  00000000  00000000  0003f908  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000010b8  00000000  00000000  00040c00  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00009a86  00000000  00000000  00041cb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000695b  00000000  00000000  0004b73e  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00052099  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004904  00000000  00000000  00052118  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000024  00000000  00000000  00056a1c  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000003f  00000000  00000000  00056a40  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040068 	.word	0x20040068
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08009fd0 	.word	0x08009fd0

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	2004006c 	.word	0x2004006c
 80001f8:	08009fd0 	.word	0x08009fd0

080001fc <strcmp>:
 80001fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000200:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000204:	2a01      	cmp	r2, #1
 8000206:	bf28      	it	cs
 8000208:	429a      	cmpcs	r2, r3
 800020a:	d0f7      	beq.n	80001fc <strcmp>
 800020c:	1ad0      	subs	r0, r2, r3
 800020e:	4770      	bx	lr

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
  return uwTick;
 8000224:	4b03      	ldr	r3, [pc, #12]	; (8000234 <HAL_GetTick+0x14>)
 8000226:	681b      	ldr	r3, [r3, #0]
}
 8000228:	4618      	mov	r0, r3
 800022a:	46bd      	mov	sp, r7
 800022c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	200851cc 	.word	0x200851cc

08000238 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800023c:	4b04      	ldr	r3, [pc, #16]	; (8000250 <NVIC_GetPriorityGrouping+0x18>)
 800023e:	68db      	ldr	r3, [r3, #12]
 8000240:	0a1b      	lsrs	r3, r3, #8
 8000242:	f003 0307 	and.w	r3, r3, #7
}
 8000246:	4618      	mov	r0, r3
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	e000ed00 	.word	0xe000ed00

08000254 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	4603      	mov	r3, r0
 800025c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800025e:	4909      	ldr	r1, [pc, #36]	; (8000284 <NVIC_EnableIRQ+0x30>)
 8000260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000264:	095b      	lsrs	r3, r3, #5
 8000266:	79fa      	ldrb	r2, [r7, #7]
 8000268:	f002 021f 	and.w	r2, r2, #31
 800026c:	2001      	movs	r0, #1
 800026e:	fa00 f202 	lsl.w	r2, r0, r2
 8000272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000276:	bf00      	nop
 8000278:	370c      	adds	r7, #12
 800027a:	46bd      	mov	sp, r7
 800027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	e000e100 	.word	0xe000e100

08000288 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000288:	b480      	push	{r7}
 800028a:	b083      	sub	sp, #12
 800028c:	af00      	add	r7, sp, #0
 800028e:	4603      	mov	r3, r0
 8000290:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000292:	4909      	ldr	r1, [pc, #36]	; (80002b8 <NVIC_DisableIRQ+0x30>)
 8000294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000298:	095b      	lsrs	r3, r3, #5
 800029a:	79fa      	ldrb	r2, [r7, #7]
 800029c:	f002 021f 	and.w	r2, r2, #31
 80002a0:	2001      	movs	r0, #1
 80002a2:	fa00 f202 	lsl.w	r2, r0, r2
 80002a6:	3320      	adds	r3, #32
 80002a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002ac:	bf00      	nop
 80002ae:	370c      	adds	r7, #12
 80002b0:	46bd      	mov	sp, r7
 80002b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b6:	4770      	bx	lr
 80002b8:	e000e100 	.word	0xe000e100

080002bc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002bc:	b480      	push	{r7}
 80002be:	b083      	sub	sp, #12
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	4603      	mov	r3, r0
 80002c4:	6039      	str	r1, [r7, #0]
 80002c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80002c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	da0b      	bge.n	80002e8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d0:	490d      	ldr	r1, [pc, #52]	; (8000308 <NVIC_SetPriority+0x4c>)
 80002d2:	79fb      	ldrb	r3, [r7, #7]
 80002d4:	f003 030f 	and.w	r3, r3, #15
 80002d8:	3b04      	subs	r3, #4
 80002da:	683a      	ldr	r2, [r7, #0]
 80002dc:	b2d2      	uxtb	r2, r2
 80002de:	0112      	lsls	r2, r2, #4
 80002e0:	b2d2      	uxtb	r2, r2
 80002e2:	440b      	add	r3, r1
 80002e4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002e6:	e009      	b.n	80002fc <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e8:	4908      	ldr	r1, [pc, #32]	; (800030c <NVIC_SetPriority+0x50>)
 80002ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ee:	683a      	ldr	r2, [r7, #0]
 80002f0:	b2d2      	uxtb	r2, r2
 80002f2:	0112      	lsls	r2, r2, #4
 80002f4:	b2d2      	uxtb	r2, r2
 80002f6:	440b      	add	r3, r1
 80002f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80002fc:	bf00      	nop
 80002fe:	370c      	adds	r7, #12
 8000300:	46bd      	mov	sp, r7
 8000302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000306:	4770      	bx	lr
 8000308:	e000ed00 	.word	0xe000ed00
 800030c:	e000e100 	.word	0xe000e100

08000310 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000310:	b480      	push	{r7}
 8000312:	b089      	sub	sp, #36	; 0x24
 8000314:	af00      	add	r7, sp, #0
 8000316:	60f8      	str	r0, [r7, #12]
 8000318:	60b9      	str	r1, [r7, #8]
 800031a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	f003 0307 	and.w	r3, r3, #7
 8000322:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000324:	69fb      	ldr	r3, [r7, #28]
 8000326:	f1c3 0307 	rsb	r3, r3, #7
 800032a:	2b04      	cmp	r3, #4
 800032c:	bf28      	it	cs
 800032e:	2304      	movcs	r3, #4
 8000330:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000332:	69fb      	ldr	r3, [r7, #28]
 8000334:	3304      	adds	r3, #4
 8000336:	2b06      	cmp	r3, #6
 8000338:	d902      	bls.n	8000340 <NVIC_EncodePriority+0x30>
 800033a:	69fb      	ldr	r3, [r7, #28]
 800033c:	3b03      	subs	r3, #3
 800033e:	e000      	b.n	8000342 <NVIC_EncodePriority+0x32>
 8000340:	2300      	movs	r3, #0
 8000342:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000344:	2201      	movs	r2, #1
 8000346:	69bb      	ldr	r3, [r7, #24]
 8000348:	fa02 f303 	lsl.w	r3, r2, r3
 800034c:	1e5a      	subs	r2, r3, #1
 800034e:	68bb      	ldr	r3, [r7, #8]
 8000350:	401a      	ands	r2, r3
 8000352:	697b      	ldr	r3, [r7, #20]
 8000354:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000356:	2101      	movs	r1, #1
 8000358:	697b      	ldr	r3, [r7, #20]
 800035a:	fa01 f303 	lsl.w	r3, r1, r3
 800035e:	1e59      	subs	r1, r3, #1
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000364:	4313      	orrs	r3, r2
         );
}
 8000366:	4618      	mov	r0, r3
 8000368:	3724      	adds	r7, #36	; 0x24
 800036a:	46bd      	mov	sp, r7
 800036c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000370:	4770      	bx	lr

08000372 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000372:	b580      	push	{r7, lr}
 8000374:	b086      	sub	sp, #24
 8000376:	af00      	add	r7, sp, #0
 8000378:	4603      	mov	r3, r0
 800037a:	60b9      	str	r1, [r7, #8]
 800037c:	607a      	str	r2, [r7, #4]
 800037e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000380:	2300      	movs	r3, #0
 8000382:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000384:	f7ff ff58 	bl	8000238 <NVIC_GetPriorityGrouping>
 8000388:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800038a:	687a      	ldr	r2, [r7, #4]
 800038c:	68b9      	ldr	r1, [r7, #8]
 800038e:	6978      	ldr	r0, [r7, #20]
 8000390:	f7ff ffbe 	bl	8000310 <NVIC_EncodePriority>
 8000394:	4602      	mov	r2, r0
 8000396:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800039a:	4611      	mov	r1, r2
 800039c:	4618      	mov	r0, r3
 800039e:	f7ff ff8d 	bl	80002bc <NVIC_SetPriority>
}
 80003a2:	bf00      	nop
 80003a4:	3718      	adds	r7, #24
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bd80      	pop	{r7, pc}

080003aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80003aa:	b580      	push	{r7, lr}
 80003ac:	b082      	sub	sp, #8
 80003ae:	af00      	add	r7, sp, #0
 80003b0:	4603      	mov	r3, r0
 80003b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80003b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003b8:	4618      	mov	r0, r3
 80003ba:	f7ff ff4b 	bl	8000254 <NVIC_EnableIRQ>
}
 80003be:	bf00      	nop
 80003c0:	3708      	adds	r7, #8
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bd80      	pop	{r7, pc}

080003c6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80003c6:	b580      	push	{r7, lr}
 80003c8:	b082      	sub	sp, #8
 80003ca:	af00      	add	r7, sp, #0
 80003cc:	4603      	mov	r3, r0
 80003ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80003d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003d4:	4618      	mov	r0, r3
 80003d6:	f7ff ff57 	bl	8000288 <NVIC_DisableIRQ>
}
 80003da:	bf00      	nop
 80003dc:	3708      	adds	r7, #8
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}

080003e2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80003e2:	b580      	push	{r7, lr}
 80003e4:	b084      	sub	sp, #16
 80003e6:	af00      	add	r7, sp, #0
 80003e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80003ea:	2300      	movs	r3, #0
 80003ec:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80003f4:	b2db      	uxtb	r3, r3
 80003f6:	2b02      	cmp	r3, #2
 80003f8:	d005      	beq.n	8000406 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	2204      	movs	r2, #4
 80003fe:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000400:	2301      	movs	r3, #1
 8000402:	73fb      	strb	r3, [r7, #15]
 8000404:	e047      	b.n	8000496 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	687a      	ldr	r2, [r7, #4]
 800040c:	6812      	ldr	r2, [r2, #0]
 800040e:	6812      	ldr	r2, [r2, #0]
 8000410:	f022 020e 	bic.w	r2, r2, #14
 8000414:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	687a      	ldr	r2, [r7, #4]
 800041c:	6812      	ldr	r2, [r2, #0]
 800041e:	6812      	ldr	r2, [r2, #0]
 8000420:	f022 0201 	bic.w	r2, r2, #1
 8000424:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800042a:	687a      	ldr	r2, [r7, #4]
 800042c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800042e:	6812      	ldr	r2, [r2, #0]
 8000430:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000434:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800043a:	687a      	ldr	r2, [r7, #4]
 800043c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800043e:	f002 021c 	and.w	r2, r2, #28
 8000442:	2101      	movs	r1, #1
 8000444:	fa01 f202 	lsl.w	r2, r1, r2
 8000448:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800044e:	687a      	ldr	r2, [r7, #4]
 8000450:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8000452:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000458:	2b00      	cmp	r3, #0
 800045a:	d00c      	beq.n	8000476 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000460:	687a      	ldr	r2, [r7, #4]
 8000462:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8000464:	6812      	ldr	r2, [r2, #0]
 8000466:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800046a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000470:	687a      	ldr	r2, [r7, #4]
 8000472:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8000474:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	2201      	movs	r2, #1
 800047a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	2200      	movs	r2, #0
 8000482:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800048a:	2b00      	cmp	r3, #0
 800048c:	d003      	beq.n	8000496 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000492:	6878      	ldr	r0, [r7, #4]
 8000494:	4798      	blx	r3
    }
  }
  return status;
 8000496:	7bfb      	ldrb	r3, [r7, #15]
}
 8000498:	4618      	mov	r0, r3
 800049a:	3710      	adds	r7, #16
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}

080004a0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80004a0:	b480      	push	{r7}
 80004a2:	b083      	sub	sp, #12
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80004ae:	b2db      	uxtb	r3, r3
}
 80004b0:	4618      	mov	r0, r3
 80004b2:	370c      	adds	r7, #12
 80004b4:	46bd      	mov	sp, r7
 80004b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ba:	4770      	bx	lr

080004bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004bc:	b480      	push	{r7}
 80004be:	b087      	sub	sp, #28
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
 80004c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80004c6:	2300      	movs	r3, #0
 80004c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80004ca:	e166      	b.n	800079a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80004cc:	683b      	ldr	r3, [r7, #0]
 80004ce:	681a      	ldr	r2, [r3, #0]
 80004d0:	2101      	movs	r1, #1
 80004d2:	697b      	ldr	r3, [r7, #20]
 80004d4:	fa01 f303 	lsl.w	r3, r1, r3
 80004d8:	4013      	ands	r3, r2
 80004da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	2b00      	cmp	r3, #0
 80004e0:	f000 8158 	beq.w	8000794 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80004e4:	683b      	ldr	r3, [r7, #0]
 80004e6:	685b      	ldr	r3, [r3, #4]
 80004e8:	f003 0303 	and.w	r3, r3, #3
 80004ec:	2b01      	cmp	r3, #1
 80004ee:	d005      	beq.n	80004fc <HAL_GPIO_Init+0x40>
 80004f0:	683b      	ldr	r3, [r7, #0]
 80004f2:	685b      	ldr	r3, [r3, #4]
 80004f4:	f003 0303 	and.w	r3, r3, #3
 80004f8:	2b02      	cmp	r3, #2
 80004fa:	d130      	bne.n	800055e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	689b      	ldr	r3, [r3, #8]
 8000500:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000502:	697b      	ldr	r3, [r7, #20]
 8000504:	005b      	lsls	r3, r3, #1
 8000506:	2203      	movs	r2, #3
 8000508:	fa02 f303 	lsl.w	r3, r2, r3
 800050c:	43db      	mvns	r3, r3
 800050e:	693a      	ldr	r2, [r7, #16]
 8000510:	4013      	ands	r3, r2
 8000512:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000514:	683b      	ldr	r3, [r7, #0]
 8000516:	68da      	ldr	r2, [r3, #12]
 8000518:	697b      	ldr	r3, [r7, #20]
 800051a:	005b      	lsls	r3, r3, #1
 800051c:	fa02 f303 	lsl.w	r3, r2, r3
 8000520:	693a      	ldr	r2, [r7, #16]
 8000522:	4313      	orrs	r3, r2
 8000524:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	693a      	ldr	r2, [r7, #16]
 800052a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	685b      	ldr	r3, [r3, #4]
 8000530:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000532:	2201      	movs	r2, #1
 8000534:	697b      	ldr	r3, [r7, #20]
 8000536:	fa02 f303 	lsl.w	r3, r2, r3
 800053a:	43db      	mvns	r3, r3
 800053c:	693a      	ldr	r2, [r7, #16]
 800053e:	4013      	ands	r3, r2
 8000540:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000542:	683b      	ldr	r3, [r7, #0]
 8000544:	685b      	ldr	r3, [r3, #4]
 8000546:	091b      	lsrs	r3, r3, #4
 8000548:	f003 0201 	and.w	r2, r3, #1
 800054c:	697b      	ldr	r3, [r7, #20]
 800054e:	fa02 f303 	lsl.w	r3, r2, r3
 8000552:	693a      	ldr	r2, [r7, #16]
 8000554:	4313      	orrs	r3, r2
 8000556:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	693a      	ldr	r2, [r7, #16]
 800055c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800055e:	683b      	ldr	r3, [r7, #0]
 8000560:	685b      	ldr	r3, [r3, #4]
 8000562:	f003 0303 	and.w	r3, r3, #3
 8000566:	2b03      	cmp	r3, #3
 8000568:	d017      	beq.n	800059a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	68db      	ldr	r3, [r3, #12]
 800056e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000570:	697b      	ldr	r3, [r7, #20]
 8000572:	005b      	lsls	r3, r3, #1
 8000574:	2203      	movs	r2, #3
 8000576:	fa02 f303 	lsl.w	r3, r2, r3
 800057a:	43db      	mvns	r3, r3
 800057c:	693a      	ldr	r2, [r7, #16]
 800057e:	4013      	ands	r3, r2
 8000580:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	689a      	ldr	r2, [r3, #8]
 8000586:	697b      	ldr	r3, [r7, #20]
 8000588:	005b      	lsls	r3, r3, #1
 800058a:	fa02 f303 	lsl.w	r3, r2, r3
 800058e:	693a      	ldr	r2, [r7, #16]
 8000590:	4313      	orrs	r3, r2
 8000592:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	693a      	ldr	r2, [r7, #16]
 8000598:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800059a:	683b      	ldr	r3, [r7, #0]
 800059c:	685b      	ldr	r3, [r3, #4]
 800059e:	f003 0303 	and.w	r3, r3, #3
 80005a2:	2b02      	cmp	r3, #2
 80005a4:	d123      	bne.n	80005ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80005a6:	697b      	ldr	r3, [r7, #20]
 80005a8:	08da      	lsrs	r2, r3, #3
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	3208      	adds	r2, #8
 80005ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80005b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80005b4:	697b      	ldr	r3, [r7, #20]
 80005b6:	f003 0307 	and.w	r3, r3, #7
 80005ba:	009b      	lsls	r3, r3, #2
 80005bc:	220f      	movs	r2, #15
 80005be:	fa02 f303 	lsl.w	r3, r2, r3
 80005c2:	43db      	mvns	r3, r3
 80005c4:	693a      	ldr	r2, [r7, #16]
 80005c6:	4013      	ands	r3, r2
 80005c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	691a      	ldr	r2, [r3, #16]
 80005ce:	697b      	ldr	r3, [r7, #20]
 80005d0:	f003 0307 	and.w	r3, r3, #7
 80005d4:	009b      	lsls	r3, r3, #2
 80005d6:	fa02 f303 	lsl.w	r3, r2, r3
 80005da:	693a      	ldr	r2, [r7, #16]
 80005dc:	4313      	orrs	r3, r2
 80005de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80005e0:	697b      	ldr	r3, [r7, #20]
 80005e2:	08da      	lsrs	r2, r3, #3
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	3208      	adds	r2, #8
 80005e8:	6939      	ldr	r1, [r7, #16]
 80005ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	005b      	lsls	r3, r3, #1
 80005f8:	2203      	movs	r2, #3
 80005fa:	fa02 f303 	lsl.w	r3, r2, r3
 80005fe:	43db      	mvns	r3, r3
 8000600:	693a      	ldr	r2, [r7, #16]
 8000602:	4013      	ands	r3, r2
 8000604:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000606:	683b      	ldr	r3, [r7, #0]
 8000608:	685b      	ldr	r3, [r3, #4]
 800060a:	f003 0203 	and.w	r2, r3, #3
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	005b      	lsls	r3, r3, #1
 8000612:	fa02 f303 	lsl.w	r3, r2, r3
 8000616:	693a      	ldr	r2, [r7, #16]
 8000618:	4313      	orrs	r3, r2
 800061a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	693a      	ldr	r2, [r7, #16]
 8000620:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	685b      	ldr	r3, [r3, #4]
 8000626:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800062a:	2b00      	cmp	r3, #0
 800062c:	f000 80b2 	beq.w	8000794 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000630:	4a61      	ldr	r2, [pc, #388]	; (80007b8 <HAL_GPIO_Init+0x2fc>)
 8000632:	4b61      	ldr	r3, [pc, #388]	; (80007b8 <HAL_GPIO_Init+0x2fc>)
 8000634:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000636:	f043 0301 	orr.w	r3, r3, #1
 800063a:	6613      	str	r3, [r2, #96]	; 0x60
 800063c:	4b5e      	ldr	r3, [pc, #376]	; (80007b8 <HAL_GPIO_Init+0x2fc>)
 800063e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000640:	f003 0301 	and.w	r3, r3, #1
 8000644:	60bb      	str	r3, [r7, #8]
 8000646:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000648:	4a5c      	ldr	r2, [pc, #368]	; (80007bc <HAL_GPIO_Init+0x300>)
 800064a:	697b      	ldr	r3, [r7, #20]
 800064c:	089b      	lsrs	r3, r3, #2
 800064e:	3302      	adds	r3, #2
 8000650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000654:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000656:	697b      	ldr	r3, [r7, #20]
 8000658:	f003 0303 	and.w	r3, r3, #3
 800065c:	009b      	lsls	r3, r3, #2
 800065e:	220f      	movs	r2, #15
 8000660:	fa02 f303 	lsl.w	r3, r2, r3
 8000664:	43db      	mvns	r3, r3
 8000666:	693a      	ldr	r2, [r7, #16]
 8000668:	4013      	ands	r3, r2
 800066a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000672:	d02b      	beq.n	80006cc <HAL_GPIO_Init+0x210>
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a52      	ldr	r2, [pc, #328]	; (80007c0 <HAL_GPIO_Init+0x304>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d025      	beq.n	80006c8 <HAL_GPIO_Init+0x20c>
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	4a51      	ldr	r2, [pc, #324]	; (80007c4 <HAL_GPIO_Init+0x308>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d01f      	beq.n	80006c4 <HAL_GPIO_Init+0x208>
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	4a50      	ldr	r2, [pc, #320]	; (80007c8 <HAL_GPIO_Init+0x30c>)
 8000688:	4293      	cmp	r3, r2
 800068a:	d019      	beq.n	80006c0 <HAL_GPIO_Init+0x204>
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	4a4f      	ldr	r2, [pc, #316]	; (80007cc <HAL_GPIO_Init+0x310>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d013      	beq.n	80006bc <HAL_GPIO_Init+0x200>
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	4a4e      	ldr	r2, [pc, #312]	; (80007d0 <HAL_GPIO_Init+0x314>)
 8000698:	4293      	cmp	r3, r2
 800069a:	d00d      	beq.n	80006b8 <HAL_GPIO_Init+0x1fc>
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	4a4d      	ldr	r2, [pc, #308]	; (80007d4 <HAL_GPIO_Init+0x318>)
 80006a0:	4293      	cmp	r3, r2
 80006a2:	d007      	beq.n	80006b4 <HAL_GPIO_Init+0x1f8>
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	4a4c      	ldr	r2, [pc, #304]	; (80007d8 <HAL_GPIO_Init+0x31c>)
 80006a8:	4293      	cmp	r3, r2
 80006aa:	d101      	bne.n	80006b0 <HAL_GPIO_Init+0x1f4>
 80006ac:	2307      	movs	r3, #7
 80006ae:	e00e      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006b0:	2308      	movs	r3, #8
 80006b2:	e00c      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006b4:	2306      	movs	r3, #6
 80006b6:	e00a      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006b8:	2305      	movs	r3, #5
 80006ba:	e008      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006bc:	2304      	movs	r3, #4
 80006be:	e006      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006c0:	2303      	movs	r3, #3
 80006c2:	e004      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006c4:	2302      	movs	r3, #2
 80006c6:	e002      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006c8:	2301      	movs	r3, #1
 80006ca:	e000      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006cc:	2300      	movs	r3, #0
 80006ce:	697a      	ldr	r2, [r7, #20]
 80006d0:	f002 0203 	and.w	r2, r2, #3
 80006d4:	0092      	lsls	r2, r2, #2
 80006d6:	4093      	lsls	r3, r2
 80006d8:	693a      	ldr	r2, [r7, #16]
 80006da:	4313      	orrs	r3, r2
 80006dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80006de:	4937      	ldr	r1, [pc, #220]	; (80007bc <HAL_GPIO_Init+0x300>)
 80006e0:	697b      	ldr	r3, [r7, #20]
 80006e2:	089b      	lsrs	r3, r3, #2
 80006e4:	3302      	adds	r3, #2
 80006e6:	693a      	ldr	r2, [r7, #16]
 80006e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80006ec:	4b3b      	ldr	r3, [pc, #236]	; (80007dc <HAL_GPIO_Init+0x320>)
 80006ee:	689b      	ldr	r3, [r3, #8]
 80006f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006f2:	68fb      	ldr	r3, [r7, #12]
 80006f4:	43db      	mvns	r3, r3
 80006f6:	693a      	ldr	r2, [r7, #16]
 80006f8:	4013      	ands	r3, r2
 80006fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80006fc:	683b      	ldr	r3, [r7, #0]
 80006fe:	685b      	ldr	r3, [r3, #4]
 8000700:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000704:	2b00      	cmp	r3, #0
 8000706:	d003      	beq.n	8000710 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8000708:	693a      	ldr	r2, [r7, #16]
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	4313      	orrs	r3, r2
 800070e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000710:	4a32      	ldr	r2, [pc, #200]	; (80007dc <HAL_GPIO_Init+0x320>)
 8000712:	693b      	ldr	r3, [r7, #16]
 8000714:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000716:	4b31      	ldr	r3, [pc, #196]	; (80007dc <HAL_GPIO_Init+0x320>)
 8000718:	68db      	ldr	r3, [r3, #12]
 800071a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	43db      	mvns	r3, r3
 8000720:	693a      	ldr	r2, [r7, #16]
 8000722:	4013      	ands	r3, r2
 8000724:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	685b      	ldr	r3, [r3, #4]
 800072a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800072e:	2b00      	cmp	r3, #0
 8000730:	d003      	beq.n	800073a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8000732:	693a      	ldr	r2, [r7, #16]
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	4313      	orrs	r3, r2
 8000738:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800073a:	4a28      	ldr	r2, [pc, #160]	; (80007dc <HAL_GPIO_Init+0x320>)
 800073c:	693b      	ldr	r3, [r7, #16]
 800073e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000740:	4b26      	ldr	r3, [pc, #152]	; (80007dc <HAL_GPIO_Init+0x320>)
 8000742:	685b      	ldr	r3, [r3, #4]
 8000744:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	43db      	mvns	r3, r3
 800074a:	693a      	ldr	r2, [r7, #16]
 800074c:	4013      	ands	r3, r2
 800074e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	685b      	ldr	r3, [r3, #4]
 8000754:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000758:	2b00      	cmp	r3, #0
 800075a:	d003      	beq.n	8000764 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800075c:	693a      	ldr	r2, [r7, #16]
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	4313      	orrs	r3, r2
 8000762:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000764:	4a1d      	ldr	r2, [pc, #116]	; (80007dc <HAL_GPIO_Init+0x320>)
 8000766:	693b      	ldr	r3, [r7, #16]
 8000768:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800076a:	4b1c      	ldr	r3, [pc, #112]	; (80007dc <HAL_GPIO_Init+0x320>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	43db      	mvns	r3, r3
 8000774:	693a      	ldr	r2, [r7, #16]
 8000776:	4013      	ands	r3, r2
 8000778:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	685b      	ldr	r3, [r3, #4]
 800077e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000782:	2b00      	cmp	r3, #0
 8000784:	d003      	beq.n	800078e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000786:	693a      	ldr	r2, [r7, #16]
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	4313      	orrs	r3, r2
 800078c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800078e:	4a13      	ldr	r2, [pc, #76]	; (80007dc <HAL_GPIO_Init+0x320>)
 8000790:	693b      	ldr	r3, [r7, #16]
 8000792:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000794:	697b      	ldr	r3, [r7, #20]
 8000796:	3301      	adds	r3, #1
 8000798:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	681a      	ldr	r2, [r3, #0]
 800079e:	697b      	ldr	r3, [r7, #20]
 80007a0:	fa22 f303 	lsr.w	r3, r2, r3
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	f47f ae91 	bne.w	80004cc <HAL_GPIO_Init+0x10>
  }
}
 80007aa:	bf00      	nop
 80007ac:	371c      	adds	r7, #28
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	40021000 	.word	0x40021000
 80007bc:	40010000 	.word	0x40010000
 80007c0:	48000400 	.word	0x48000400
 80007c4:	48000800 	.word	0x48000800
 80007c8:	48000c00 	.word	0x48000c00
 80007cc:	48001000 	.word	0x48001000
 80007d0:	48001400 	.word	0x48001400
 80007d4:	48001800 	.word	0x48001800
 80007d8:	48001c00 	.word	0x48001c00
 80007dc:	40010400 	.word	0x40010400

080007e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b085      	sub	sp, #20
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	460b      	mov	r3, r1
 80007ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	691a      	ldr	r2, [r3, #16]
 80007f0:	887b      	ldrh	r3, [r7, #2]
 80007f2:	4013      	ands	r3, r2
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d002      	beq.n	80007fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80007f8:	2301      	movs	r3, #1
 80007fa:	73fb      	strb	r3, [r7, #15]
 80007fc:	e001      	b.n	8000802 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80007fe:	2300      	movs	r3, #0
 8000800:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000802:	7bfb      	ldrb	r3, [r7, #15]
}
 8000804:	4618      	mov	r0, r3
 8000806:	3714      	adds	r7, #20
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	460b      	mov	r3, r1
 800081a:	807b      	strh	r3, [r7, #2]
 800081c:	4613      	mov	r3, r2
 800081e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000820:	787b      	ldrb	r3, [r7, #1]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d003      	beq.n	800082e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000826:	887a      	ldrh	r2, [r7, #2]
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800082c:	e002      	b.n	8000834 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800082e:	887a      	ldrh	r2, [r7, #2]
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000834:	bf00      	nop
 8000836:	370c      	adds	r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr

08000840 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d101      	bne.n	8000852 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800084e:	2301      	movs	r3, #1
 8000850:	e0a6      	b.n	80009a0 <HAL_I2C_Init+0x160>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000858:	b2db      	uxtb	r3, r3
 800085a:	2b00      	cmp	r3, #0
 800085c:	d12c      	bne.n	80008b8 <HAL_I2C_Init+0x78>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	2200      	movs	r2, #0
 8000862:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    /* Init the I2C Callback settings */
    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	4a4f      	ldr	r2, [pc, #316]	; (80009a8 <HAL_I2C_Init+0x168>)
 800086a:	655a      	str	r2, [r3, #84]	; 0x54
    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	4a4f      	ldr	r2, [pc, #316]	; (80009ac <HAL_I2C_Init+0x16c>)
 8000870:	659a      	str	r2, [r3, #88]	; 0x58
    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	4a4e      	ldr	r2, [pc, #312]	; (80009b0 <HAL_I2C_Init+0x170>)
 8000876:	65da      	str	r2, [r3, #92]	; 0x5c
    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	4a4e      	ldr	r2, [pc, #312]	; (80009b4 <HAL_I2C_Init+0x174>)
 800087c:	661a      	str	r2, [r3, #96]	; 0x60
    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	4a4d      	ldr	r2, [pc, #308]	; (80009b8 <HAL_I2C_Init+0x178>)
 8000882:	665a      	str	r2, [r3, #100]	; 0x64
    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	4a4d      	ldr	r2, [pc, #308]	; (80009bc <HAL_I2C_Init+0x17c>)
 8000888:	669a      	str	r2, [r3, #104]	; 0x68
    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	4a4c      	ldr	r2, [pc, #304]	; (80009c0 <HAL_I2C_Init+0x180>)
 800088e:	66da      	str	r2, [r3, #108]	; 0x6c
    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	4a4c      	ldr	r2, [pc, #304]	; (80009c4 <HAL_I2C_Init+0x184>)
 8000894:	671a      	str	r2, [r3, #112]	; 0x70
    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	4a4b      	ldr	r2, [pc, #300]	; (80009c8 <HAL_I2C_Init+0x188>)
 800089a:	675a      	str	r2, [r3, #116]	; 0x74
    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	4a4b      	ldr	r2, [pc, #300]	; (80009cc <HAL_I2C_Init+0x18c>)
 80008a0:	679a      	str	r2, [r3, #120]	; 0x78

    if (hi2c->MspInitCallback == NULL)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d102      	bne.n	80008b0 <HAL_I2C_Init+0x70>
    {
      hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	4a48      	ldr	r2, [pc, #288]	; (80009d0 <HAL_I2C_Init+0x190>)
 80008ae:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80008b4:	6878      	ldr	r0, [r7, #4]
 80008b6:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	2224      	movs	r2, #36	; 0x24
 80008bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	687a      	ldr	r2, [r7, #4]
 80008c6:	6812      	ldr	r2, [r2, #0]
 80008c8:	6812      	ldr	r2, [r2, #0]
 80008ca:	f022 0201 	bic.w	r2, r2, #1
 80008ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	687a      	ldr	r2, [r7, #4]
 80008d6:	6852      	ldr	r2, [r2, #4]
 80008d8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80008dc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	687a      	ldr	r2, [r7, #4]
 80008e4:	6812      	ldr	r2, [r2, #0]
 80008e6:	6892      	ldr	r2, [r2, #8]
 80008e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80008ec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	68db      	ldr	r3, [r3, #12]
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	d107      	bne.n	8000906 <HAL_I2C_Init+0xc6>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	687a      	ldr	r2, [r7, #4]
 80008fc:	6892      	ldr	r2, [r2, #8]
 80008fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000902:	609a      	str	r2, [r3, #8]
 8000904:	e006      	b.n	8000914 <HAL_I2C_Init+0xd4>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	687a      	ldr	r2, [r7, #4]
 800090c:	6892      	ldr	r2, [r2, #8]
 800090e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000912:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	68db      	ldr	r3, [r3, #12]
 8000918:	2b02      	cmp	r3, #2
 800091a:	d104      	bne.n	8000926 <HAL_I2C_Init+0xe6>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000924:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681a      	ldr	r2, [r3, #0]
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	685b      	ldr	r3, [r3, #4]
 8000930:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000934:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000938:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	687a      	ldr	r2, [r7, #4]
 8000940:	6812      	ldr	r2, [r2, #0]
 8000942:	68d2      	ldr	r2, [r2, #12]
 8000944:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000948:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	687a      	ldr	r2, [r7, #4]
 8000950:	6911      	ldr	r1, [r2, #16]
 8000952:	687a      	ldr	r2, [r7, #4]
 8000954:	6952      	ldr	r2, [r2, #20]
 8000956:	4311      	orrs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000958:	687a      	ldr	r2, [r7, #4]
 800095a:	6992      	ldr	r2, [r2, #24]
 800095c:	0212      	lsls	r2, r2, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800095e:	430a      	orrs	r2, r1
 8000960:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	687a      	ldr	r2, [r7, #4]
 8000968:	69d1      	ldr	r1, [r2, #28]
 800096a:	687a      	ldr	r2, [r7, #4]
 800096c:	6a12      	ldr	r2, [r2, #32]
 800096e:	430a      	orrs	r2, r1
 8000970:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	687a      	ldr	r2, [r7, #4]
 8000978:	6812      	ldr	r2, [r2, #0]
 800097a:	6812      	ldr	r2, [r2, #0]
 800097c:	f042 0201 	orr.w	r2, r2, #1
 8000980:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	2200      	movs	r2, #0
 8000986:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	2220      	movs	r2, #32
 800098c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	2200      	movs	r2, #0
 8000994:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	2200      	movs	r2, #0
 800099a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800099e:	2300      	movs	r3, #0
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	3708      	adds	r7, #8
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	08006c31 	.word	0x08006c31
 80009ac:	08006cb1 	.word	0x08006cb1
 80009b0:	08000c93 	.word	0x08000c93
 80009b4:	08000ca7 	.word	0x08000ca7
 80009b8:	08000cd7 	.word	0x08000cd7
 80009bc:	08000ceb 	.word	0x08000ceb
 80009c0:	08000cff 	.word	0x08000cff
 80009c4:	08006d41 	.word	0x08006d41
 80009c8:	08000d13 	.word	0x08000d13
 80009cc:	08000cbb 	.word	0x08000cbb
 80009d0:	080009d5 	.word	0x080009d5

080009d4 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80009dc:	bf00      	nop
 80009de:	370c      	adds	r7, #12
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr

080009e8 <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b088      	sub	sp, #32
 80009ec:	af02      	add	r7, sp, #8
 80009ee:	60f8      	str	r0, [r7, #12]
 80009f0:	607a      	str	r2, [r7, #4]
 80009f2:	461a      	mov	r2, r3
 80009f4:	460b      	mov	r3, r1
 80009f6:	817b      	strh	r3, [r7, #10]
 80009f8:	4613      	mov	r3, r2
 80009fa:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	2b20      	cmp	r3, #32
 8000a06:	d153      	bne.n	8000ab0 <HAL_I2C_Master_Transmit_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	699b      	ldr	r3, [r3, #24]
 8000a0e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000a16:	d101      	bne.n	8000a1c <HAL_I2C_Master_Transmit_IT+0x34>
    {
      return HAL_BUSY;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	e04a      	b.n	8000ab2 <HAL_I2C_Master_Transmit_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000a22:	2b01      	cmp	r3, #1
 8000a24:	d101      	bne.n	8000a2a <HAL_I2C_Master_Transmit_IT+0x42>
 8000a26:	2302      	movs	r3, #2
 8000a28:	e043      	b.n	8000ab2 <HAL_I2C_Master_Transmit_IT+0xca>
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	2221      	movs	r2, #33	; 0x21
 8000a36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	2210      	movs	r2, #16
 8000a3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	2200      	movs	r2, #0
 8000a46:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	687a      	ldr	r2, [r7, #4]
 8000a4c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	893a      	ldrh	r2, [r7, #8]
 8000a52:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	4a19      	ldr	r2, [pc, #100]	; (8000abc <HAL_I2C_Master_Transmit_IT+0xd4>)
 8000a58:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	4a18      	ldr	r2, [pc, #96]	; (8000ac0 <HAL_I2C_Master_Transmit_IT+0xd8>)
 8000a5e:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a64:	b29b      	uxth	r3, r3
 8000a66:	2bff      	cmp	r3, #255	; 0xff
 8000a68:	d906      	bls.n	8000a78 <HAL_I2C_Master_Transmit_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	22ff      	movs	r2, #255	; 0xff
 8000a6e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8000a70:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000a74:	617b      	str	r3, [r7, #20]
 8000a76:	e007      	b.n	8000a88 <HAL_I2C_Master_Transmit_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a7c:	b29a      	uxth	r2, r3
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8000a82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000a86:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000a8c:	b2da      	uxtb	r2, r3
 8000a8e:	8979      	ldrh	r1, [r7, #10]
 8000a90:	4b0c      	ldr	r3, [pc, #48]	; (8000ac4 <HAL_I2C_Master_Transmit_IT+0xdc>)
 8000a92:	9300      	str	r3, [sp, #0]
 8000a94:	697b      	ldr	r3, [r7, #20]
 8000a96:	68f8      	ldr	r0, [r7, #12]
 8000a98:	f001 f9b0 	bl	8001dfc <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	68f8      	ldr	r0, [r7, #12]
 8000aa8:	f001 f9d8 	bl	8001e5c <I2C_Enable_IRQ>

    return HAL_OK;
 8000aac:	2300      	movs	r3, #0
 8000aae:	e000      	b.n	8000ab2 <HAL_I2C_Master_Transmit_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8000ab0:	2302      	movs	r3, #2
  }
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3718      	adds	r7, #24
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	ffff0000 	.word	0xffff0000
 8000ac0:	08000d3f 	.word	0x08000d3f
 8000ac4:	80002000 	.word	0x80002000

08000ac8 <HAL_I2C_Master_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                            uint16_t Size)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b088      	sub	sp, #32
 8000acc:	af02      	add	r7, sp, #8
 8000ace:	60f8      	str	r0, [r7, #12]
 8000ad0:	607a      	str	r2, [r7, #4]
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	460b      	mov	r3, r1
 8000ad6:	817b      	strh	r3, [r7, #10]
 8000ad8:	4613      	mov	r3, r2
 8000ada:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	2b20      	cmp	r3, #32
 8000ae6:	d153      	bne.n	8000b90 <HAL_I2C_Master_Receive_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	699b      	ldr	r3, [r3, #24]
 8000aee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000af2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000af6:	d101      	bne.n	8000afc <HAL_I2C_Master_Receive_IT+0x34>
    {
      return HAL_BUSY;
 8000af8:	2302      	movs	r3, #2
 8000afa:	e04a      	b.n	8000b92 <HAL_I2C_Master_Receive_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000b02:	2b01      	cmp	r3, #1
 8000b04:	d101      	bne.n	8000b0a <HAL_I2C_Master_Receive_IT+0x42>
 8000b06:	2302      	movs	r3, #2
 8000b08:	e043      	b.n	8000b92 <HAL_I2C_Master_Receive_IT+0xca>
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	2222      	movs	r2, #34	; 0x22
 8000b16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	2210      	movs	r2, #16
 8000b1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	2200      	movs	r2, #0
 8000b26:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	687a      	ldr	r2, [r7, #4]
 8000b2c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	893a      	ldrh	r2, [r7, #8]
 8000b32:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	4a19      	ldr	r2, [pc, #100]	; (8000b9c <HAL_I2C_Master_Receive_IT+0xd4>)
 8000b38:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	4a18      	ldr	r2, [pc, #96]	; (8000ba0 <HAL_I2C_Master_Receive_IT+0xd8>)
 8000b3e:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000b44:	b29b      	uxth	r3, r3
 8000b46:	2bff      	cmp	r3, #255	; 0xff
 8000b48:	d906      	bls.n	8000b58 <HAL_I2C_Master_Receive_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	22ff      	movs	r2, #255	; 0xff
 8000b4e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8000b50:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000b54:	617b      	str	r3, [r7, #20]
 8000b56:	e007      	b.n	8000b68 <HAL_I2C_Master_Receive_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000b5c:	b29a      	uxth	r2, r3
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8000b62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000b66:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000b6c:	b2da      	uxtb	r2, r3
 8000b6e:	8979      	ldrh	r1, [r7, #10]
 8000b70:	4b0c      	ldr	r3, [pc, #48]	; (8000ba4 <HAL_I2C_Master_Receive_IT+0xdc>)
 8000b72:	9300      	str	r3, [sp, #0]
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	68f8      	ldr	r0, [r7, #12]
 8000b78:	f001 f940 	bl	8001dfc <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	2200      	movs	r2, #0
 8000b80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8000b84:	2102      	movs	r1, #2
 8000b86:	68f8      	ldr	r0, [r7, #12]
 8000b88:	f001 f968 	bl	8001e5c <I2C_Enable_IRQ>

    return HAL_OK;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	e000      	b.n	8000b92 <HAL_I2C_Master_Receive_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8000b90:	2302      	movs	r3, #2
  }
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3718      	adds	r7, #24
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	ffff0000 	.word	0xffff0000
 8000ba0:	08000d3f 	.word	0x08000d3f
 8000ba4:	80002400 	.word	0x80002400

08000ba8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b084      	sub	sp, #16
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	699b      	ldr	r3, [r3, #24]
 8000bb6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d005      	beq.n	8000bd4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bcc:	68ba      	ldr	r2, [r7, #8]
 8000bce:	68f9      	ldr	r1, [r7, #12]
 8000bd0:	6878      	ldr	r0, [r7, #4]
 8000bd2:	4798      	blx	r3
  }
}
 8000bd4:	bf00      	nop
 8000bd6:	3710      	adds	r7, #16
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	699b      	ldr	r3, [r3, #24]
 8000bea:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d00f      	beq.n	8000c1e <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d00a      	beq.n	8000c1e <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c0c:	f043 0201 	orr.w	r2, r3, #1
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c1c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d00f      	beq.n	8000c48 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000c28:	693b      	ldr	r3, [r7, #16]
 8000c2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d00a      	beq.n	8000c48 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c36:	f043 0208 	orr.w	r2, r3, #8
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c46:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d00f      	beq.n	8000c72 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d00a      	beq.n	8000c72 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c60:	f043 0202 	orr.w	r2, r3, #2
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c70:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c76:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	f003 030b 	and.w	r3, r3, #11
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d003      	beq.n	8000c8a <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8000c82:	68f9      	ldr	r1, [r7, #12]
 8000c84:	6878      	ldr	r0, [r7, #4]
 8000c86:	f000 ff7d 	bl	8001b84 <I2C_ITError>
  }
}
 8000c8a:	bf00      	nop
 8000c8c:	3718      	adds	r7, #24
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000c92:	b480      	push	{r7}
 8000c94:	b083      	sub	sp, #12
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8000c9a:	bf00      	nop
 8000c9c:	370c      	adds	r7, #12
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr

08000ca6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000ca6:	b480      	push	{r7}
 8000ca8:	b083      	sub	sp, #12
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8000cae:	bf00      	nop
 8000cb0:	370c      	adds	r7, #12
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr

08000cba <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8000cba:	b480      	push	{r7}
 8000cbc:	b083      	sub	sp, #12
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	6078      	str	r0, [r7, #4]
 8000cc2:	460b      	mov	r3, r1
 8000cc4:	70fb      	strb	r3, [r7, #3]
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8000cca:	bf00      	nop
 8000ccc:	370c      	adds	r7, #12
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr

08000cd6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	b083      	sub	sp, #12
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8000cde:	bf00      	nop
 8000ce0:	370c      	adds	r7, #12
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr

08000cea <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000cea:	b480      	push	{r7}
 8000cec:	b083      	sub	sp, #12
 8000cee:	af00      	add	r7, sp, #0
 8000cf0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8000cf2:	bf00      	nop
 8000cf4:	370c      	adds	r7, #12
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr

08000cfe <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	b083      	sub	sp, #12
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8000d06:	bf00      	nop
 8000d08:	370c      	adds	r7, #12
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr

08000d12 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000d12:	b480      	push	{r7}
 8000d14:	b083      	sub	sp, #12
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8000d1a:	bf00      	nop
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr

08000d26 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8000d26:	b480      	push	{r7}
 8000d28:	b083      	sub	sp, #12
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	370c      	adds	r7, #12
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr

08000d3e <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	b088      	sub	sp, #32
 8000d42:	af02      	add	r7, sp, #8
 8000d44:	60f8      	str	r0, [r7, #12]
 8000d46:	60b9      	str	r1, [r7, #8]
 8000d48:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8000d4a:	68bb      	ldr	r3, [r7, #8]
 8000d4c:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000d54:	2b01      	cmp	r3, #1
 8000d56:	d101      	bne.n	8000d5c <I2C_Master_ISR_IT+0x1e>
 8000d58:	2302      	movs	r3, #2
 8000d5a:	e109      	b.n	8000f70 <I2C_Master_ISR_IT+0x232>
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	2201      	movs	r2, #1
 8000d60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	f003 0310 	and.w	r3, r3, #16
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d012      	beq.n	8000d94 <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d00d      	beq.n	8000d94 <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	2210      	movs	r2, #16
 8000d7e:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d84:	f043 0204 	orr.w	r2, r3, #4
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8000d8c:	68f8      	ldr	r0, [r7, #12]
 8000d8e:	f000 fff2 	bl	8001d76 <I2C_Flush_TXDR>
 8000d92:	e0da      	b.n	8000f4a <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	f003 0304 	and.w	r3, r3, #4
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d022      	beq.n	8000de4 <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d01d      	beq.n	8000de4 <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	f023 0304 	bic.w	r3, r3, #4
 8000dae:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000db4:	68fa      	ldr	r2, [r7, #12]
 8000db6:	6812      	ldr	r2, [r2, #0]
 8000db8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000dba:	b2d2      	uxtb	r2, r2
 8000dbc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dc2:	1c5a      	adds	r2, r3, #1
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000dcc:	3b01      	subs	r3, #1
 8000dce:	b29a      	uxth	r2, r3
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000dd8:	b29b      	uxth	r3, r3
 8000dda:	3b01      	subs	r3, #1
 8000ddc:	b29a      	uxth	r2, r3
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000de2:	e0b2      	b.n	8000f4a <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	f003 0302 	and.w	r3, r3, #2
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d01d      	beq.n	8000e2a <I2C_Master_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d018      	beq.n	8000e2a <I2C_Master_ISR_IT+0xec>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	68fa      	ldr	r2, [r7, #12]
 8000dfe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000e00:	7812      	ldrb	r2, [r2, #0]
 8000e02:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e08:	1c5a      	adds	r2, r3, #1
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000e12:	3b01      	subs	r3, #1
 8000e14:	b29a      	uxth	r2, r3
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e1e:	b29b      	uxth	r3, r3
 8000e20:	3b01      	subs	r3, #1
 8000e22:	b29a      	uxth	r2, r3
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000e28:	e08f      	b.n	8000f4a <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d05d      	beq.n	8000ef0 <I2C_Master_ISR_IT+0x1b2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d058      	beq.n	8000ef0 <I2C_Master_ISR_IT+0x1b2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e42:	b29b      	uxth	r3, r3
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d041      	beq.n	8000ecc <I2C_Master_ISR_IT+0x18e>
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d13d      	bne.n	8000ecc <I2C_Master_ISR_IT+0x18e>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	b29b      	uxth	r3, r3
 8000e58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000e5c:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e62:	b29b      	uxth	r3, r3
 8000e64:	2bff      	cmp	r3, #255	; 0xff
 8000e66:	d90e      	bls.n	8000e86 <I2C_Master_ISR_IT+0x148>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	22ff      	movs	r2, #255	; 0xff
 8000e6c:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000e72:	b2da      	uxtb	r2, r3
 8000e74:	8a79      	ldrh	r1, [r7, #18]
 8000e76:	2300      	movs	r3, #0
 8000e78:	9300      	str	r3, [sp, #0]
 8000e7a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000e7e:	68f8      	ldr	r0, [r7, #12]
 8000e80:	f000 ffbc 	bl	8001dfc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000e84:	e033      	b.n	8000eee <I2C_Master_ISR_IT+0x1b0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e8a:	b29a      	uxth	r2, r3
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e94:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000e98:	d00c      	beq.n	8000eb4 <I2C_Master_ISR_IT+0x176>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000e9e:	b2da      	uxtb	r2, r3
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000ea4:	8a79      	ldrh	r1, [r7, #18]
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	9300      	str	r3, [sp, #0]
 8000eaa:	4603      	mov	r3, r0
 8000eac:	68f8      	ldr	r0, [r7, #12]
 8000eae:	f000 ffa5 	bl	8001dfc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000eb2:	e01c      	b.n	8000eee <I2C_Master_ISR_IT+0x1b0>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000eb8:	b2da      	uxtb	r2, r3
 8000eba:	8a79      	ldrh	r1, [r7, #18]
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	9300      	str	r3, [sp, #0]
 8000ec0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000ec4:	68f8      	ldr	r0, [r7, #12]
 8000ec6:	f000 ff99 	bl	8001dfc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000eca:	e010      	b.n	8000eee <I2C_Master_ISR_IT+0x1b0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ed6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000eda:	d003      	beq.n	8000ee4 <I2C_Master_ISR_IT+0x1a6>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8000edc:	68f8      	ldr	r0, [r7, #12]
 8000ede:	f000 fb88 	bl	80015f2 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000ee2:	e032      	b.n	8000f4a <I2C_Master_ISR_IT+0x20c>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8000ee4:	2140      	movs	r1, #64	; 0x40
 8000ee6:	68f8      	ldr	r0, [r7, #12]
 8000ee8:	f000 fe4c 	bl	8001b84 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000eec:	e02d      	b.n	8000f4a <I2C_Master_ISR_IT+0x20c>
 8000eee:	e02c      	b.n	8000f4a <I2C_Master_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d027      	beq.n	8000f4a <I2C_Master_ISR_IT+0x20c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d022      	beq.n	8000f4a <I2C_Master_ISR_IT+0x20c>
  {
    if (hi2c->XferCount == 0U)
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f08:	b29b      	uxth	r3, r3
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d119      	bne.n	8000f42 <I2C_Master_ISR_IT+0x204>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f18:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000f1c:	d015      	beq.n	8000f4a <I2C_Master_ISR_IT+0x20c>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f22:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000f26:	d108      	bne.n	8000f3a <I2C_Master_ISR_IT+0x1fc>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	68fa      	ldr	r2, [r7, #12]
 8000f2e:	6812      	ldr	r2, [r2, #0]
 8000f30:	6852      	ldr	r2, [r2, #4]
 8000f32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000f36:	605a      	str	r2, [r3, #4]
 8000f38:	e007      	b.n	8000f4a <I2C_Master_ISR_IT+0x20c>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8000f3a:	68f8      	ldr	r0, [r7, #12]
 8000f3c:	f000 fb59 	bl	80015f2 <I2C_ITMasterSeqCplt>
 8000f40:	e003      	b.n	8000f4a <I2C_Master_ISR_IT+0x20c>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8000f42:	2140      	movs	r1, #64	; 0x40
 8000f44:	68f8      	ldr	r0, [r7, #12]
 8000f46:	f000 fe1d 	bl	8001b84 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	f003 0320 	and.w	r3, r3, #32
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d008      	beq.n	8000f66 <I2C_Master_ISR_IT+0x228>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d003      	beq.n	8000f66 <I2C_Master_ISR_IT+0x228>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8000f5e:	6979      	ldr	r1, [r7, #20]
 8000f60:	68f8      	ldr	r0, [r7, #12]
 8000f62:	f000 fbe3 	bl	800172c <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	2200      	movs	r2, #0
 8000f6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8000f6e:	2300      	movs	r3, #0
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3718      	adds	r7, #24
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	60f8      	str	r0, [r7, #12]
 8000f80:	60b9      	str	r1, [r7, #8]
 8000f82:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f88:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d101      	bne.n	8000f9c <I2C_Slave_ISR_IT+0x24>
 8000f98:	2302      	movs	r3, #2
 8000f9a:	e0e1      	b.n	8001160 <I2C_Slave_ISR_IT+0x1e8>
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000fa4:	693b      	ldr	r3, [r7, #16]
 8000fa6:	f003 0320 	and.w	r3, r3, #32
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d008      	beq.n	8000fc0 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d003      	beq.n	8000fc0 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8000fb8:	6939      	ldr	r1, [r7, #16]
 8000fba:	68f8      	ldr	r0, [r7, #12]
 8000fbc:	f000 fc82 	bl	80018c4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	f003 0310 	and.w	r3, r3, #16
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d04b      	beq.n	8001062 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d046      	beq.n	8001062 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d128      	bne.n	8001030 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	2b28      	cmp	r3, #40	; 0x28
 8000fe8:	d108      	bne.n	8000ffc <I2C_Slave_ISR_IT+0x84>
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000ff0:	d104      	bne.n	8000ffc <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8000ff2:	6939      	ldr	r1, [r7, #16]
 8000ff4:	68f8      	ldr	r0, [r7, #12]
 8000ff6:	f000 fd6f 	bl	8001ad8 <I2C_ITListenCplt>
 8000ffa:	e031      	b.n	8001060 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001002:	b2db      	uxtb	r3, r3
 8001004:	2b29      	cmp	r3, #41	; 0x29
 8001006:	d10e      	bne.n	8001026 <I2C_Slave_ISR_IT+0xae>
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800100e:	d00a      	beq.n	8001026 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	2210      	movs	r2, #16
 8001016:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8001018:	68f8      	ldr	r0, [r7, #12]
 800101a:	f000 feac 	bl	8001d76 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800101e:	68f8      	ldr	r0, [r7, #12]
 8001020:	f000 fb26 	bl	8001670 <I2C_ITSlaveSeqCplt>
 8001024:	e01c      	b.n	8001060 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	2210      	movs	r2, #16
 800102c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800102e:	e08f      	b.n	8001150 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2210      	movs	r2, #16
 8001036:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103c:	f043 0204 	orr.w	r2, r3, #4
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d003      	beq.n	8001052 <I2C_Slave_ISR_IT+0xda>
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001050:	d17e      	bne.n	8001150 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001056:	4619      	mov	r1, r3
 8001058:	68f8      	ldr	r0, [r7, #12]
 800105a:	f000 fd93 	bl	8001b84 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800105e:	e077      	b.n	8001150 <I2C_Slave_ISR_IT+0x1d8>
 8001060:	e076      	b.n	8001150 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	f003 0304 	and.w	r3, r3, #4
 8001068:	2b00      	cmp	r3, #0
 800106a:	d02f      	beq.n	80010cc <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001072:	2b00      	cmp	r3, #0
 8001074:	d02a      	beq.n	80010cc <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800107a:	b29b      	uxth	r3, r3
 800107c:	2b00      	cmp	r3, #0
 800107e:	d018      	beq.n	80010b2 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001084:	68fa      	ldr	r2, [r7, #12]
 8001086:	6812      	ldr	r2, [r2, #0]
 8001088:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800108a:	b2d2      	uxtb	r2, r2
 800108c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001092:	1c5a      	adds	r2, r3, #1
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800109c:	3b01      	subs	r3, #1
 800109e:	b29a      	uxth	r2, r3
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	3b01      	subs	r3, #1
 80010ac:	b29a      	uxth	r2, r3
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d14b      	bne.n	8001154 <I2C_Slave_ISR_IT+0x1dc>
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80010c2:	d047      	beq.n	8001154 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80010c4:	68f8      	ldr	r0, [r7, #12]
 80010c6:	f000 fad3 	bl	8001670 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80010ca:	e043      	b.n	8001154 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80010cc:	693b      	ldr	r3, [r7, #16]
 80010ce:	f003 0308 	and.w	r3, r3, #8
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d009      	beq.n	80010ea <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d004      	beq.n	80010ea <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80010e0:	6939      	ldr	r1, [r7, #16]
 80010e2:	68f8      	ldr	r0, [r7, #12]
 80010e4:	f000 fa01 	bl	80014ea <I2C_ITAddrCplt>
 80010e8:	e035      	b.n	8001156 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	f003 0302 	and.w	r3, r3, #2
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d030      	beq.n	8001156 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d02b      	beq.n	8001156 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001102:	b29b      	uxth	r3, r3
 8001104:	2b00      	cmp	r3, #0
 8001106:	d018      	beq.n	800113a <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	68fa      	ldr	r2, [r7, #12]
 800110e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001110:	7812      	ldrb	r2, [r2, #0]
 8001112:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001118:	1c5a      	adds	r2, r3, #1
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001122:	b29b      	uxth	r3, r3
 8001124:	3b01      	subs	r3, #1
 8001126:	b29a      	uxth	r2, r3
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001130:	3b01      	subs	r3, #1
 8001132:	b29a      	uxth	r2, r3
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	851a      	strh	r2, [r3, #40]	; 0x28
 8001138:	e00d      	b.n	8001156 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001140:	d002      	beq.n	8001148 <I2C_Slave_ISR_IT+0x1d0>
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d106      	bne.n	8001156 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8001148:	68f8      	ldr	r0, [r7, #12]
 800114a:	f000 fa91 	bl	8001670 <I2C_ITSlaveSeqCplt>
 800114e:	e002      	b.n	8001156 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8001150:	bf00      	nop
 8001152:	e000      	b.n	8001156 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8001154:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	2200      	movs	r2, #0
 800115a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800115e:	2300      	movs	r3, #0
}
 8001160:	4618      	mov	r0, r3
 8001162:	3718      	adds	r7, #24
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b088      	sub	sp, #32
 800116c:	af02      	add	r7, sp, #8
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	60b9      	str	r1, [r7, #8]
 8001172:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800117a:	2b01      	cmp	r3, #1
 800117c:	d101      	bne.n	8001182 <I2C_Master_ISR_DMA+0x1a>
 800117e:	2302      	movs	r3, #2
 8001180:	e0d9      	b.n	8001336 <I2C_Master_ISR_DMA+0x1ce>
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	2201      	movs	r2, #1
 8001186:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	f003 0310 	and.w	r3, r3, #16
 8001190:	2b00      	cmp	r3, #0
 8001192:	d016      	beq.n	80011c2 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800119a:	2b00      	cmp	r3, #0
 800119c:	d011      	beq.n	80011c2 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2210      	movs	r2, #16
 80011a4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011aa:	f043 0204 	orr.w	r2, r3, #4
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80011b2:	2120      	movs	r1, #32
 80011b4:	68f8      	ldr	r0, [r7, #12]
 80011b6:	f000 fe51 	bl	8001e5c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80011ba:	68f8      	ldr	r0, [r7, #12]
 80011bc:	f000 fddb 	bl	8001d76 <I2C_Flush_TXDR>
 80011c0:	e0b4      	b.n	800132c <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d071      	beq.n	80012b0 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d06c      	beq.n	80012b0 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	68fa      	ldr	r2, [r7, #12]
 80011dc:	6812      	ldr	r2, [r2, #0]
 80011de:	6812      	ldr	r2, [r2, #0]
 80011e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80011e4:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d04e      	beq.n	800128e <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80011fc:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001202:	b29b      	uxth	r3, r3
 8001204:	2bff      	cmp	r3, #255	; 0xff
 8001206:	d906      	bls.n	8001216 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	22ff      	movs	r2, #255	; 0xff
 800120c:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 800120e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001212:	617b      	str	r3, [r7, #20]
 8001214:	e010      	b.n	8001238 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800121a:	b29a      	uxth	r2, r3
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001224:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001228:	d003      	beq.n	8001232 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800122e:	617b      	str	r3, [r7, #20]
 8001230:	e002      	b.n	8001238 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8001232:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001236:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800123c:	b2da      	uxtb	r2, r3
 800123e:	8a79      	ldrh	r1, [r7, #18]
 8001240:	2300      	movs	r3, #0
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	68f8      	ldr	r0, [r7, #12]
 8001248:	f000 fdd8 	bl	8001dfc <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001250:	b29a      	uxth	r2, r3
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	b29a      	uxth	r2, r3
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001264:	b2db      	uxtb	r3, r3
 8001266:	2b22      	cmp	r3, #34	; 0x22
 8001268:	d108      	bne.n	800127c <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	68fa      	ldr	r2, [r7, #12]
 8001270:	6812      	ldr	r2, [r2, #0]
 8001272:	6812      	ldr	r2, [r2, #0]
 8001274:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001278:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800127a:	e057      	b.n	800132c <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	68fa      	ldr	r2, [r7, #12]
 8001282:	6812      	ldr	r2, [r2, #0]
 8001284:	6812      	ldr	r2, [r2, #0]
 8001286:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800128a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800128c:	e04e      	b.n	800132c <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001298:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800129c:	d003      	beq.n	80012a6 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800129e:	68f8      	ldr	r0, [r7, #12]
 80012a0:	f000 f9a7 	bl	80015f2 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80012a4:	e042      	b.n	800132c <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80012a6:	2140      	movs	r1, #64	; 0x40
 80012a8:	68f8      	ldr	r0, [r7, #12]
 80012aa:	f000 fc6b 	bl	8001b84 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80012ae:	e03d      	b.n	800132c <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d028      	beq.n	800130c <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d023      	beq.n	800130c <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d119      	bne.n	8001302 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012d8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80012dc:	d025      	beq.n	800132a <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012e2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80012e6:	d108      	bne.n	80012fa <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	68fa      	ldr	r2, [r7, #12]
 80012ee:	6812      	ldr	r2, [r2, #0]
 80012f0:	6852      	ldr	r2, [r2, #4]
 80012f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80012f6:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80012f8:	e017      	b.n	800132a <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80012fa:	68f8      	ldr	r0, [r7, #12]
 80012fc:	f000 f979 	bl	80015f2 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8001300:	e013      	b.n	800132a <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8001302:	2140      	movs	r1, #64	; 0x40
 8001304:	68f8      	ldr	r0, [r7, #12]
 8001306:	f000 fc3d 	bl	8001b84 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800130a:	e00e      	b.n	800132a <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	f003 0320 	and.w	r3, r3, #32
 8001312:	2b00      	cmp	r3, #0
 8001314:	d00a      	beq.n	800132c <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800131c:	2b00      	cmp	r3, #0
 800131e:	d005      	beq.n	800132c <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8001320:	68b9      	ldr	r1, [r7, #8]
 8001322:	68f8      	ldr	r0, [r7, #12]
 8001324:	f000 fa02 	bl	800172c <I2C_ITMasterCplt>
 8001328:	e000      	b.n	800132c <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 800132a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	2200      	movs	r2, #0
 8001330:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8001334:	2300      	movs	r3, #0
}
 8001336:	4618      	mov	r0, r3
 8001338:	3718      	adds	r7, #24
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b088      	sub	sp, #32
 8001342:	af00      	add	r7, sp, #0
 8001344:	60f8      	str	r0, [r7, #12]
 8001346:	60b9      	str	r1, [r7, #8]
 8001348:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800134e:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8001350:	2300      	movs	r3, #0
 8001352:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800135a:	2b01      	cmp	r3, #1
 800135c:	d101      	bne.n	8001362 <I2C_Slave_ISR_DMA+0x24>
 800135e:	2302      	movs	r3, #2
 8001360:	e0bf      	b.n	80014e2 <I2C_Slave_ISR_DMA+0x1a4>
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	2201      	movs	r2, #1
 8001366:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	f003 0320 	and.w	r3, r3, #32
 8001370:	2b00      	cmp	r3, #0
 8001372:	d008      	beq.n	8001386 <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800137a:	2b00      	cmp	r3, #0
 800137c:	d003      	beq.n	8001386 <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800137e:	68b9      	ldr	r1, [r7, #8]
 8001380:	68f8      	ldr	r0, [r7, #12]
 8001382:	f000 fa9f 	bl	80018c4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	f003 0310 	and.w	r3, r3, #16
 800138c:	2b00      	cmp	r3, #0
 800138e:	f000 8095 	beq.w	80014bc <I2C_Slave_ISR_DMA+0x17e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8001398:	2b00      	cmp	r3, #0
 800139a:	f000 808f 	beq.w	80014bc <I2C_Slave_ISR_DMA+0x17e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d104      	bne.n	80013b2 <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d07d      	beq.n	80014ae <I2C_Slave_ISR_DMA+0x170>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d00c      	beq.n	80013d4 <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d007      	beq.n	80013d4 <I2C_Slave_ISR_DMA+0x96>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d101      	bne.n	80013d4 <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 80013d0:	2301      	movs	r3, #1
 80013d2:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d00c      	beq.n	80013f6 <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d007      	beq.n	80013f6 <I2C_Slave_ISR_DMA+0xb8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d101      	bne.n	80013f6 <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 80013f2:	2301      	movs	r3, #1
 80013f4:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d128      	bne.n	800144e <I2C_Slave_ISR_DMA+0x110>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001402:	b2db      	uxtb	r3, r3
 8001404:	2b28      	cmp	r3, #40	; 0x28
 8001406:	d108      	bne.n	800141a <I2C_Slave_ISR_DMA+0xdc>
 8001408:	69bb      	ldr	r3, [r7, #24]
 800140a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800140e:	d104      	bne.n	800141a <I2C_Slave_ISR_DMA+0xdc>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8001410:	68b9      	ldr	r1, [r7, #8]
 8001412:	68f8      	ldr	r0, [r7, #12]
 8001414:	f000 fb60 	bl	8001ad8 <I2C_ITListenCplt>
 8001418:	e048      	b.n	80014ac <I2C_Slave_ISR_DMA+0x16e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001420:	b2db      	uxtb	r3, r3
 8001422:	2b29      	cmp	r3, #41	; 0x29
 8001424:	d10e      	bne.n	8001444 <I2C_Slave_ISR_DMA+0x106>
 8001426:	69bb      	ldr	r3, [r7, #24]
 8001428:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800142c:	d00a      	beq.n	8001444 <I2C_Slave_ISR_DMA+0x106>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2210      	movs	r2, #16
 8001434:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8001436:	68f8      	ldr	r0, [r7, #12]
 8001438:	f000 fc9d 	bl	8001d76 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800143c:	68f8      	ldr	r0, [r7, #12]
 800143e:	f000 f917 	bl	8001670 <I2C_ITSlaveSeqCplt>
 8001442:	e033      	b.n	80014ac <I2C_Slave_ISR_DMA+0x16e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2210      	movs	r2, #16
 800144a:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800144c:	e034      	b.n	80014b8 <I2C_Slave_ISR_DMA+0x17a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	2210      	movs	r2, #16
 8001454:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800145a:	f043 0204 	orr.w	r2, r3, #4
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001468:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800146a:	69bb      	ldr	r3, [r7, #24]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d003      	beq.n	8001478 <I2C_Slave_ISR_DMA+0x13a>
 8001470:	69bb      	ldr	r3, [r7, #24]
 8001472:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001476:	d11f      	bne.n	80014b8 <I2C_Slave_ISR_DMA+0x17a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001478:	7dfb      	ldrb	r3, [r7, #23]
 800147a:	2b21      	cmp	r3, #33	; 0x21
 800147c:	d002      	beq.n	8001484 <I2C_Slave_ISR_DMA+0x146>
 800147e:	7dfb      	ldrb	r3, [r7, #23]
 8001480:	2b29      	cmp	r3, #41	; 0x29
 8001482:	d103      	bne.n	800148c <I2C_Slave_ISR_DMA+0x14e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	2221      	movs	r2, #33	; 0x21
 8001488:	631a      	str	r2, [r3, #48]	; 0x30
 800148a:	e008      	b.n	800149e <I2C_Slave_ISR_DMA+0x160>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800148c:	7dfb      	ldrb	r3, [r7, #23]
 800148e:	2b22      	cmp	r3, #34	; 0x22
 8001490:	d002      	beq.n	8001498 <I2C_Slave_ISR_DMA+0x15a>
 8001492:	7dfb      	ldrb	r3, [r7, #23]
 8001494:	2b2a      	cmp	r3, #42	; 0x2a
 8001496:	d102      	bne.n	800149e <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	2222      	movs	r2, #34	; 0x22
 800149c:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014a2:	4619      	mov	r1, r3
 80014a4:	68f8      	ldr	r0, [r7, #12]
 80014a6:	f000 fb6d 	bl	8001b84 <I2C_ITError>
      if (treatdmanack == 1U)
 80014aa:	e005      	b.n	80014b8 <I2C_Slave_ISR_DMA+0x17a>
 80014ac:	e004      	b.n	80014b8 <I2C_Slave_ISR_DMA+0x17a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2210      	movs	r2, #16
 80014b4:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80014b6:	e00f      	b.n	80014d8 <I2C_Slave_ISR_DMA+0x19a>
      if (treatdmanack == 1U)
 80014b8:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80014ba:	e00d      	b.n	80014d8 <I2C_Slave_ISR_DMA+0x19a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	f003 0308 	and.w	r3, r3, #8
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d008      	beq.n	80014d8 <I2C_Slave_ISR_DMA+0x19a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d003      	beq.n	80014d8 <I2C_Slave_ISR_DMA+0x19a>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80014d0:	68b9      	ldr	r1, [r7, #8]
 80014d2:	68f8      	ldr	r0, [r7, #12]
 80014d4:	f000 f809 	bl	80014ea <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	2200      	movs	r2, #0
 80014dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3720      	adds	r7, #32
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b084      	sub	sp, #16
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6078      	str	r0, [r7, #4]
 80014f2:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001500:	2b28      	cmp	r3, #40	; 0x28
 8001502:	d16a      	bne.n	80015da <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	699b      	ldr	r3, [r3, #24]
 800150a:	0c1b      	lsrs	r3, r3, #16
 800150c:	b2db      	uxtb	r3, r3
 800150e:	f003 0301 	and.w	r3, r3, #1
 8001512:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	699b      	ldr	r3, [r3, #24]
 800151a:	0c1b      	lsrs	r3, r3, #16
 800151c:	b29b      	uxth	r3, r3
 800151e:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8001522:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	b29b      	uxth	r3, r3
 800152c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001530:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	b29b      	uxth	r3, r3
 800153a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800153e:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	2b02      	cmp	r3, #2
 8001546:	d138      	bne.n	80015ba <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8001548:	897b      	ldrh	r3, [r7, #10]
 800154a:	09db      	lsrs	r3, r3, #7
 800154c:	b29a      	uxth	r2, r3
 800154e:	89bb      	ldrh	r3, [r7, #12]
 8001550:	4053      	eors	r3, r2
 8001552:	b29b      	uxth	r3, r3
 8001554:	f003 0306 	and.w	r3, r3, #6
 8001558:	2b00      	cmp	r3, #0
 800155a:	d11c      	bne.n	8001596 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800155c:	897b      	ldrh	r3, [r7, #10]
 800155e:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001564:	1c5a      	adds	r2, r3, #1
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800156e:	2b02      	cmp	r3, #2
 8001570:	d13b      	bne.n	80015ea <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2200      	movs	r2, #0
 8001576:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	2208      	movs	r2, #8
 800157e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2200      	movs	r2, #0
 8001584:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800158c:	89ba      	ldrh	r2, [r7, #12]
 800158e:	7bf9      	ldrb	r1, [r7, #15]
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	4798      	blx	r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8001594:	e029      	b.n	80015ea <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8001596:	893b      	ldrh	r3, [r7, #8]
 8001598:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800159a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f000 fcc6 	bl	8001f30 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2200      	movs	r2, #0
 80015a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80015b0:	89ba      	ldrh	r2, [r7, #12]
 80015b2:	7bf9      	ldrb	r1, [r7, #15]
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	4798      	blx	r3
}
 80015b8:	e017      	b.n	80015ea <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80015ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f000 fcb6 	bl	8001f30 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2200      	movs	r2, #0
 80015c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80015d0:	89ba      	ldrh	r2, [r7, #12]
 80015d2:	7bf9      	ldrb	r1, [r7, #15]
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	4798      	blx	r3
}
 80015d8:	e007      	b.n	80015ea <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2208      	movs	r2, #8
 80015e0:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2200      	movs	r2, #0
 80015e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80015ea:	bf00      	nop
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}

080015f2 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80015f2:	b580      	push	{r7, lr}
 80015f4:	b082      	sub	sp, #8
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2200      	movs	r2, #0
 80015fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001608:	b2db      	uxtb	r3, r3
 800160a:	2b21      	cmp	r3, #33	; 0x21
 800160c:	d116      	bne.n	800163c <I2C_ITMasterSeqCplt+0x4a>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2220      	movs	r2, #32
 8001612:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2211      	movs	r2, #17
 800161a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2200      	movs	r2, #0
 8001620:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001622:	2101      	movs	r1, #1
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f000 fc83 	bl	8001f30 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2200      	movs	r2, #0
 800162e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001636:	6878      	ldr	r0, [r7, #4]
 8001638:	4798      	blx	r3
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800163a:	e015      	b.n	8001668 <I2C_ITMasterSeqCplt+0x76>
    hi2c->State         = HAL_I2C_STATE_READY;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2220      	movs	r2, #32
 8001640:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2212      	movs	r2, #18
 8001648:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2200      	movs	r2, #0
 800164e:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8001650:	2102      	movs	r1, #2
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f000 fc6c 	bl	8001f30 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2200      	movs	r2, #0
 800165c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->MasterRxCpltCallback(hi2c);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	4798      	blx	r3
}
 8001668:	bf00      	nop
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}

08001670 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800168e:	2b00      	cmp	r3, #0
 8001690:	d008      	beq.n	80016a4 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	6812      	ldr	r2, [r2, #0]
 800169a:	6812      	ldr	r2, [r2, #0]
 800169c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80016a0:	601a      	str	r2, [r3, #0]
 80016a2:	e00c      	b.n	80016be <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d007      	beq.n	80016be <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	687a      	ldr	r2, [r7, #4]
 80016b4:	6812      	ldr	r2, [r2, #0]
 80016b6:	6812      	ldr	r2, [r2, #0]
 80016b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80016bc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	2b29      	cmp	r3, #41	; 0x29
 80016c8:	d113      	bne.n	80016f2 <I2C_ITSlaveSeqCplt+0x82>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2228      	movs	r2, #40	; 0x28
 80016ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2221      	movs	r2, #33	; 0x21
 80016d6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80016d8:	2101      	movs	r1, #1
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f000 fc28 	bl	8001f30 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016ec:	6878      	ldr	r0, [r7, #4]
 80016ee:	4798      	blx	r3
  }
  else
  {
    /* Nothing to do */
  }
}
 80016f0:	e018      	b.n	8001724 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2b2a      	cmp	r3, #42	; 0x2a
 80016fc:	d112      	bne.n	8001724 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2228      	movs	r2, #40	; 0x28
 8001702:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2222      	movs	r2, #34	; 0x22
 800170a:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800170c:	2102      	movs	r1, #2
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f000 fc0e 	bl	8001f30 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	4798      	blx	r3
}
 8001724:	bf00      	nop
 8001726:	3710      	adds	r7, #16
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}

0800172c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2220      	movs	r2, #32
 8001740:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001748:	b2db      	uxtb	r3, r3
 800174a:	2b21      	cmp	r3, #33	; 0x21
 800174c:	d107      	bne.n	800175e <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800174e:	2101      	movs	r1, #1
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f000 fbed 	bl	8001f30 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2211      	movs	r2, #17
 800175a:	631a      	str	r2, [r3, #48]	; 0x30
 800175c:	e00c      	b.n	8001778 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001764:	b2db      	uxtb	r3, r3
 8001766:	2b22      	cmp	r3, #34	; 0x22
 8001768:	d106      	bne.n	8001778 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800176a:	2102      	movs	r1, #2
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f000 fbdf 	bl	8001f30 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2212      	movs	r2, #18
 8001776:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	6859      	ldr	r1, [r3, #4]
 8001782:	4b4e      	ldr	r3, [pc, #312]	; (80018bc <I2C_ITMasterCplt+0x190>)
 8001784:	400b      	ands	r3, r1
 8001786:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2200      	movs	r2, #0
 800178c:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a4b      	ldr	r2, [pc, #300]	; (80018c0 <I2C_ITMasterCplt+0x194>)
 8001792:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	f003 0310 	and.w	r3, r3, #16
 800179a:	2b00      	cmp	r3, #0
 800179c:	d009      	beq.n	80017b2 <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2210      	movs	r2, #16
 80017a4:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017aa:	f043 0204 	orr.w	r2, r3, #4
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	2b60      	cmp	r3, #96	; 0x60
 80017bc:	d10a      	bne.n	80017d4 <I2C_ITMasterCplt+0xa8>
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	f003 0304 	and.w	r3, r3, #4
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d005      	beq.n	80017d4 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80017d2:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f000 face 	bl	8001d76 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017de:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	2b60      	cmp	r3, #96	; 0x60
 80017ea:	d002      	beq.n	80017f2 <I2C_ITMasterCplt+0xc6>
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d006      	beq.n	8001800 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f6:	4619      	mov	r1, r3
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f000 f9c3 	bl	8001b84 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80017fe:	e058      	b.n	80018b2 <I2C_ITMasterCplt+0x186>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001806:	b2db      	uxtb	r3, r3
 8001808:	2b21      	cmp	r3, #33	; 0x21
 800180a:	d126      	bne.n	800185a <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2220      	movs	r2, #32
 8001810:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2200      	movs	r2, #0
 8001818:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001820:	b2db      	uxtb	r3, r3
 8001822:	2b40      	cmp	r3, #64	; 0x40
 8001824:	d10c      	bne.n	8001840 <I2C_ITMasterCplt+0x114>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2200      	movs	r2, #0
 800182a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2200      	movs	r2, #0
 8001832:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemTxCpltCallback(hi2c);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	4798      	blx	r3
}
 800183e:	e038      	b.n	80018b2 <I2C_ITMasterCplt+0x186>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2200      	movs	r2, #0
 8001844:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2200      	movs	r2, #0
 800184c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterTxCpltCallback(hi2c);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	4798      	blx	r3
}
 8001858:	e02b      	b.n	80018b2 <I2C_ITMasterCplt+0x186>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001860:	b2db      	uxtb	r3, r3
 8001862:	2b22      	cmp	r3, #34	; 0x22
 8001864:	d125      	bne.n	80018b2 <I2C_ITMasterCplt+0x186>
    hi2c->State = HAL_I2C_STATE_READY;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2220      	movs	r2, #32
 800186a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2200      	movs	r2, #0
 8001872:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800187a:	b2db      	uxtb	r3, r3
 800187c:	2b40      	cmp	r3, #64	; 0x40
 800187e:	d10c      	bne.n	800189a <I2C_ITMasterCplt+0x16e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2200      	movs	r2, #0
 8001884:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2200      	movs	r2, #0
 800188c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemRxCpltCallback(hi2c);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	4798      	blx	r3
}
 8001898:	e00b      	b.n	80018b2 <I2C_ITMasterCplt+0x186>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2200      	movs	r2, #0
 800189e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2200      	movs	r2, #0
 80018a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterRxCpltCallback(hi2c);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	4798      	blx	r3
}
 80018b2:	bf00      	nop
 80018b4:	3718      	adds	r7, #24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	fe00e800 	.word	0xfe00e800
 80018c0:	ffff0000 	.word	0xffff0000

080018c4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b086      	sub	sp, #24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018e0:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	2220      	movs	r2, #32
 80018e8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80018ea:	7bfb      	ldrb	r3, [r7, #15]
 80018ec:	2b21      	cmp	r3, #33	; 0x21
 80018ee:	d002      	beq.n	80018f6 <I2C_ITSlaveCplt+0x32>
 80018f0:	7bfb      	ldrb	r3, [r7, #15]
 80018f2:	2b29      	cmp	r3, #41	; 0x29
 80018f4:	d108      	bne.n	8001908 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80018f6:	f248 0101 	movw	r1, #32769	; 0x8001
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f000 fb18 	bl	8001f30 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2221      	movs	r2, #33	; 0x21
 8001904:	631a      	str	r2, [r3, #48]	; 0x30
 8001906:	e00d      	b.n	8001924 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001908:	7bfb      	ldrb	r3, [r7, #15]
 800190a:	2b22      	cmp	r3, #34	; 0x22
 800190c:	d002      	beq.n	8001914 <I2C_ITSlaveCplt+0x50>
 800190e:	7bfb      	ldrb	r3, [r7, #15]
 8001910:	2b2a      	cmp	r3, #42	; 0x2a
 8001912:	d107      	bne.n	8001924 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8001914:	f248 0102 	movw	r1, #32770	; 0x8002
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f000 fb09 	bl	8001f30 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2222      	movs	r2, #34	; 0x22
 8001922:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	687a      	ldr	r2, [r7, #4]
 800192a:	6812      	ldr	r2, [r2, #0]
 800192c:	6852      	ldr	r2, [r2, #4]
 800192e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001932:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	6859      	ldr	r1, [r3, #4]
 800193e:	4b64      	ldr	r3, [pc, #400]	; (8001ad0 <I2C_ITSlaveCplt+0x20c>)
 8001940:	400b      	ands	r3, r1
 8001942:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f000 fa16 	bl	8001d76 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d013      	beq.n	800197c <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	6812      	ldr	r2, [r2, #0]
 800195c:	6812      	ldr	r2, [r2, #0]
 800195e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001962:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001968:	2b00      	cmp	r3, #0
 800196a:	d01f      	beq.n	80019ac <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	b29a      	uxth	r2, r3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	855a      	strh	r2, [r3, #42]	; 0x2a
 800197a:	e017      	b.n	80019ac <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d012      	beq.n	80019ac <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	6812      	ldr	r2, [r2, #0]
 800198e:	6812      	ldr	r2, [r2, #0]
 8001990:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001994:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800199a:	2b00      	cmp	r3, #0
 800199c:	d006      	beq.n	80019ac <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	b29a      	uxth	r2, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	f003 0304 	and.w	r3, r3, #4
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d020      	beq.n	80019f8 <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	f023 0304 	bic.w	r3, r3, #4
 80019bc:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	6812      	ldr	r2, [r2, #0]
 80019c6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80019c8:	b2d2      	uxtb	r2, r2
 80019ca:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d0:	1c5a      	adds	r2, r3, #1
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d00c      	beq.n	80019f8 <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019e2:	3b01      	subs	r3, #1
 80019e4:	b29a      	uxth	r2, r3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	3b01      	subs	r3, #1
 80019f2:	b29a      	uxth	r2, r3
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d005      	beq.n	8001a0e <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a06:	f043 0204 	orr.w	r2, r3, #4
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2200      	movs	r2, #0
 8001a12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d010      	beq.n	8001a46 <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a28:	4619      	mov	r1, r3
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f000 f8aa 	bl	8001b84 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	2b28      	cmp	r3, #40	; 0x28
 8001a3a:	d144      	bne.n	8001ac6 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8001a3c:	6979      	ldr	r1, [r7, #20]
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f000 f84a 	bl	8001ad8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8001a44:	e03f      	b.n	8001ac6 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a4a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001a4e:	d015      	beq.n	8001a7c <I2C_ITSlaveCplt+0x1b8>
    I2C_ITSlaveSeqCplt(hi2c);
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f7ff fe0d 	bl	8001670 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4a1e      	ldr	r2, [pc, #120]	; (8001ad4 <I2C_ITSlaveCplt+0x210>)
 8001a5a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2220      	movs	r2, #32
 8001a60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2200      	movs	r2, #0
 8001a68:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ListenCpltCallback(hi2c);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	4798      	blx	r3
}
 8001a7a:	e024      	b.n	8001ac6 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	2b22      	cmp	r3, #34	; 0x22
 8001a86:	d10f      	bne.n	8001aa8 <I2C_ITSlaveCplt+0x1e4>
    hi2c->State = HAL_I2C_STATE_READY;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2220      	movs	r2, #32
 8001a8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2200      	movs	r2, #0
 8001a94:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	4798      	blx	r3
}
 8001aa6:	e00e      	b.n	8001ac6 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2220      	movs	r2, #32
 8001aac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2200      	movs	r2, #0
 8001aba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveTxCpltCallback(hi2c);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	4798      	blx	r3
}
 8001ac6:	bf00      	nop
 8001ac8:	3718      	adds	r7, #24
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	fe00e800 	.word	0xfe00e800
 8001ad4:	ffff0000 	.word	0xffff0000

08001ad8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4a26      	ldr	r2, [pc, #152]	; (8001b80 <I2C_ITListenCplt+0xa8>)
 8001ae6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2200      	movs	r2, #0
 8001aec:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2220      	movs	r2, #32
 8001af2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2200      	movs	r2, #0
 8001afa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2200      	movs	r2, #0
 8001b02:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	f003 0304 	and.w	r3, r3, #4
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d022      	beq.n	8001b54 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	6812      	ldr	r2, [r2, #0]
 8001b16:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001b18:	b2d2      	uxtb	r2, r2
 8001b1a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b20:	1c5a      	adds	r2, r3, #1
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d012      	beq.n	8001b54 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b32:	3b01      	subs	r3, #1
 8001b34:	b29a      	uxth	r2, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b3e:	b29b      	uxth	r3, r3
 8001b40:	3b01      	subs	r3, #1
 8001b42:	b29a      	uxth	r2, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b4c:	f043 0204 	orr.w	r2, r3, #4
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001b54:	f248 0103 	movw	r1, #32771	; 0x8003
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	f000 f9e9 	bl	8001f30 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2210      	movs	r2, #16
 8001b64:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	4798      	blx	r3
#else
  HAL_I2C_ListenCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	ffff0000 	.word	0xffff0000

08001b84 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
 8001b8c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a5d      	ldr	r2, [pc, #372]	; (8001d18 <I2C_ITError+0x194>)
 8001ba2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	431a      	orrs	r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8001bb6:	7bfb      	ldrb	r3, [r7, #15]
 8001bb8:	2b28      	cmp	r3, #40	; 0x28
 8001bba:	d005      	beq.n	8001bc8 <I2C_ITError+0x44>
 8001bbc:	7bfb      	ldrb	r3, [r7, #15]
 8001bbe:	2b29      	cmp	r3, #41	; 0x29
 8001bc0:	d002      	beq.n	8001bc8 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
 8001bc4:	2b2a      	cmp	r3, #42	; 0x2a
 8001bc6:	d10b      	bne.n	8001be0 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001bc8:	2103      	movs	r1, #3
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f000 f9b0 	bl	8001f30 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2228      	movs	r2, #40	; 0x28
 8001bd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	4a50      	ldr	r2, [pc, #320]	; (8001d1c <I2C_ITError+0x198>)
 8001bdc:	635a      	str	r2, [r3, #52]	; 0x34
 8001bde:	e011      	b.n	8001c04 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001be0:	f248 0103 	movw	r1, #32771	; 0x8003
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f000 f9a3 	bl	8001f30 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	2b60      	cmp	r3, #96	; 0x60
 8001bf4:	d003      	beq.n	8001bfe <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2220      	movs	r2, #32
 8001bfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c08:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d039      	beq.n	8001c86 <I2C_ITError+0x102>
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	2b11      	cmp	r3, #17
 8001c16:	d002      	beq.n	8001c1e <I2C_ITError+0x9a>
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	2b21      	cmp	r3, #33	; 0x21
 8001c1c:	d133      	bne.n	8001c86 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001c2c:	d107      	bne.n	8001c3e <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	6812      	ldr	r2, [r2, #0]
 8001c36:	6812      	ldr	r2, [r2, #0]
 8001c38:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001c3c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7fe fc2c 	bl	80004a0 <HAL_DMA_GetState>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d017      	beq.n	8001c7e <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c52:	4a33      	ldr	r2, [pc, #204]	; (8001d20 <I2C_ITError+0x19c>)
 8001c54:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7fe fbbd 	bl	80003e2 <HAL_DMA_Abort_IT>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d04d      	beq.n	8001d0a <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001c78:	4610      	mov	r0, r2
 8001c7a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001c7c:	e045      	b.n	8001d0a <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f000 f850 	bl	8001d24 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001c84:	e041      	b.n	8001d0a <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d039      	beq.n	8001d02 <I2C_ITError+0x17e>
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	2b12      	cmp	r3, #18
 8001c92:	d002      	beq.n	8001c9a <I2C_ITError+0x116>
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	2b22      	cmp	r3, #34	; 0x22
 8001c98:	d133      	bne.n	8001d02 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ca4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001ca8:	d107      	bne.n	8001cba <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	687a      	ldr	r2, [r7, #4]
 8001cb0:	6812      	ldr	r2, [r2, #0]
 8001cb2:	6812      	ldr	r2, [r2, #0]
 8001cb4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001cb8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f7fe fbee 	bl	80004a0 <HAL_DMA_GetState>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d017      	beq.n	8001cfa <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cce:	4a14      	ldr	r2, [pc, #80]	; (8001d20 <I2C_ITError+0x19c>)
 8001cd0:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7fe fb7f 	bl	80003e2 <HAL_DMA_Abort_IT>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d011      	beq.n	8001d0e <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001cf4:	4610      	mov	r0, r2
 8001cf6:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001cf8:	e009      	b.n	8001d0e <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f000 f812 	bl	8001d24 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001d00:	e005      	b.n	8001d0e <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f000 f80e 	bl	8001d24 <I2C_TreatErrorCallback>
  }
}
 8001d08:	e002      	b.n	8001d10 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001d0a:	bf00      	nop
 8001d0c:	e000      	b.n	8001d10 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001d0e:	bf00      	nop
}
 8001d10:	bf00      	nop
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	ffff0000 	.word	0xffff0000
 8001d1c:	08000f79 	.word	0x08000f79
 8001d20:	08001dbf 	.word	0x08001dbf

08001d24 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	2b60      	cmp	r3, #96	; 0x60
 8001d36:	d10f      	bne.n	8001d58 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2220      	movs	r2, #32
 8001d3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	4798      	blx	r3
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8001d56:	e00a      	b.n	8001d6e <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ErrorCallback(hi2c);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	4798      	blx	r3
}
 8001d6e:	bf00      	nop
 8001d70:	3708      	adds	r7, #8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}

08001d76 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001d76:	b480      	push	{r7}
 8001d78:	b083      	sub	sp, #12
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	699b      	ldr	r3, [r3, #24]
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d103      	bne.n	8001d94 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2200      	movs	r2, #0
 8001d92:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	699b      	ldr	r3, [r3, #24]
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d007      	beq.n	8001db2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	6812      	ldr	r2, [r2, #0]
 8001daa:	6992      	ldr	r2, [r2, #24]
 8001dac:	f042 0201 	orr.w	r2, r2, #1
 8001db0:	619a      	str	r2, [r3, #24]
  }
}
 8001db2:	bf00      	nop
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr

08001dbe <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b084      	sub	sp, #16
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dca:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d003      	beq.n	8001ddc <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dd8:	2200      	movs	r2, #0
 8001dda:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d003      	beq.n	8001dec <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001de8:	2200      	movs	r2, #0
 8001dea:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8001dec:	68f8      	ldr	r0, [r7, #12]
 8001dee:	f7ff ff99 	bl	8001d24 <I2C_TreatErrorCallback>
}
 8001df2:	bf00      	nop
 8001df4:	3710      	adds	r7, #16
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
	...

08001dfc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b087      	sub	sp, #28
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	607b      	str	r3, [r7, #4]
 8001e06:	460b      	mov	r3, r1
 8001e08:	817b      	strh	r3, [r7, #10]
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001e0e:	897b      	ldrh	r3, [r7, #10]
 8001e10:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001e14:	7a7b      	ldrb	r3, [r7, #9]
 8001e16:	041b      	lsls	r3, r3, #16
 8001e18:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001e1c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001e22:	6a3b      	ldr	r3, [r7, #32]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001e2a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	6859      	ldr	r1, [r3, #4]
 8001e36:	6a3b      	ldr	r3, [r7, #32]
 8001e38:	0d5b      	lsrs	r3, r3, #21
 8001e3a:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8001e3e:	4b06      	ldr	r3, [pc, #24]	; (8001e58 <I2C_TransferConfig+0x5c>)
 8001e40:	4303      	orrs	r3, r0
 8001e42:	43db      	mvns	r3, r3
 8001e44:	4019      	ands	r1, r3
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	430b      	orrs	r3, r1
 8001e4a:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001e4c:	bf00      	nop
 8001e4e:	371c      	adds	r7, #28
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr
 8001e58:	03ff63ff 	.word	0x03ff63ff

08001e5c <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b085      	sub	sp, #20
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	460b      	mov	r3, r1
 8001e66:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e70:	4a2d      	ldr	r2, [pc, #180]	; (8001f28 <I2C_Enable_IRQ+0xcc>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d004      	beq.n	8001e80 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8001e7a:	4a2c      	ldr	r2, [pc, #176]	; (8001f2c <I2C_Enable_IRQ+0xd0>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d11d      	bne.n	8001ebc <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001e80:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	da03      	bge.n	8001e90 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001e8e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001e90:	887b      	ldrh	r3, [r7, #2]
 8001e92:	2b10      	cmp	r3, #16
 8001e94:	d103      	bne.n	8001e9e <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001e9c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001e9e:	887b      	ldrh	r3, [r7, #2]
 8001ea0:	2b20      	cmp	r3, #32
 8001ea2:	d103      	bne.n	8001eac <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001eaa:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001eac:	887b      	ldrh	r3, [r7, #2]
 8001eae:	2b40      	cmp	r3, #64	; 0x40
 8001eb0:	d12c      	bne.n	8001f0c <I2C_Enable_IRQ+0xb0>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001eb8:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001eba:	e027      	b.n	8001f0c <I2C_Enable_IRQ+0xb0>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001ebc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	da03      	bge.n	8001ecc <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001eca:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001ecc:	887b      	ldrh	r3, [r7, #2]
 8001ece:	f003 0301 	and.w	r3, r3, #1
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d003      	beq.n	8001ede <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8001edc:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001ede:	887b      	ldrh	r3, [r7, #2]
 8001ee0:	f003 0302 	and.w	r3, r3, #2
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d003      	beq.n	8001ef0 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8001eee:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001ef0:	887b      	ldrh	r3, [r7, #2]
 8001ef2:	2b10      	cmp	r3, #16
 8001ef4:	d103      	bne.n	8001efe <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001efc:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001efe:	887b      	ldrh	r3, [r7, #2]
 8001f00:	2b20      	cmp	r3, #32
 8001f02:	d103      	bne.n	8001f0c <I2C_Enable_IRQ+0xb0>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	f043 0320 	orr.w	r3, r3, #32
 8001f0a:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	687a      	ldr	r2, [r7, #4]
 8001f12:	6812      	ldr	r2, [r2, #0]
 8001f14:	6811      	ldr	r1, [r2, #0]
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	601a      	str	r2, [r3, #0]
}
 8001f1c:	bf00      	nop
 8001f1e:	3714      	adds	r7, #20
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr
 8001f28:	08001169 	.word	0x08001169
 8001f2c:	0800133f 	.word	0x0800133f

08001f30 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	460b      	mov	r3, r1
 8001f3a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001f40:	887b      	ldrh	r3, [r7, #2]
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d00f      	beq.n	8001f6a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8001f50:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001f5e:	2b28      	cmp	r3, #40	; 0x28
 8001f60:	d003      	beq.n	8001f6a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001f68:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001f6a:	887b      	ldrh	r3, [r7, #2]
 8001f6c:	f003 0302 	and.w	r3, r3, #2
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d00f      	beq.n	8001f94 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8001f7a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001f88:	2b28      	cmp	r3, #40	; 0x28
 8001f8a:	d003      	beq.n	8001f94 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001f92:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001f94:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	da03      	bge.n	8001fa4 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001fa2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001fa4:	887b      	ldrh	r3, [r7, #2]
 8001fa6:	2b10      	cmp	r3, #16
 8001fa8:	d103      	bne.n	8001fb2 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001fb0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001fb2:	887b      	ldrh	r3, [r7, #2]
 8001fb4:	2b20      	cmp	r3, #32
 8001fb6:	d103      	bne.n	8001fc0 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	f043 0320 	orr.w	r3, r3, #32
 8001fbe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001fc0:	887b      	ldrh	r3, [r7, #2]
 8001fc2:	2b40      	cmp	r3, #64	; 0x40
 8001fc4:	d103      	bne.n	8001fce <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fcc:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	6812      	ldr	r2, [r2, #0]
 8001fd6:	6811      	ldr	r1, [r2, #0]
 8001fd8:	68fa      	ldr	r2, [r7, #12]
 8001fda:	43d2      	mvns	r2, r2
 8001fdc:	400a      	ands	r2, r1
 8001fde:	601a      	str	r2, [r3, #0]
}
 8001fe0:	bf00      	nop
 8001fe2:	3714      	adds	r7, #20
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2b20      	cmp	r3, #32
 8002000:	d138      	bne.n	8002074 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002008:	2b01      	cmp	r3, #1
 800200a:	d101      	bne.n	8002010 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800200c:	2302      	movs	r3, #2
 800200e:	e032      	b.n	8002076 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2201      	movs	r2, #1
 8002014:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2224      	movs	r2, #36	; 0x24
 800201c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	6812      	ldr	r2, [r2, #0]
 8002028:	6812      	ldr	r2, [r2, #0]
 800202a:	f022 0201 	bic.w	r2, r2, #1
 800202e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	6812      	ldr	r2, [r2, #0]
 8002038:	6812      	ldr	r2, [r2, #0]
 800203a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800203e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	6812      	ldr	r2, [r2, #0]
 8002048:	6811      	ldr	r1, [r2, #0]
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	430a      	orrs	r2, r1
 800204e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	6812      	ldr	r2, [r2, #0]
 8002058:	6812      	ldr	r2, [r2, #0]
 800205a:	f042 0201 	orr.w	r2, r2, #1
 800205e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2220      	movs	r2, #32
 8002064:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002070:	2300      	movs	r3, #0
 8002072:	e000      	b.n	8002076 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002074:	2302      	movs	r3, #2
  }
}
 8002076:	4618      	mov	r0, r3
 8002078:	370c      	adds	r7, #12
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr

08002082 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002082:	b480      	push	{r7}
 8002084:	b085      	sub	sp, #20
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
 800208a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002092:	b2db      	uxtb	r3, r3
 8002094:	2b20      	cmp	r3, #32
 8002096:	d139      	bne.n	800210c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d101      	bne.n	80020a6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80020a2:	2302      	movs	r3, #2
 80020a4:	e033      	b.n	800210e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2201      	movs	r2, #1
 80020aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2224      	movs	r2, #36	; 0x24
 80020b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	6812      	ldr	r2, [r2, #0]
 80020be:	6812      	ldr	r2, [r2, #0]
 80020c0:	f022 0201 	bic.w	r2, r2, #1
 80020c4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80020d4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	021b      	lsls	r3, r3, #8
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	4313      	orrs	r3, r2
 80020de:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	68fa      	ldr	r2, [r7, #12]
 80020e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	6812      	ldr	r2, [r2, #0]
 80020f0:	6812      	ldr	r2, [r2, #0]
 80020f2:	f042 0201 	orr.w	r2, r2, #1
 80020f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2220      	movs	r2, #32
 80020fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002108:	2300      	movs	r3, #0
 800210a:	e000      	b.n	800210e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800210c:	2302      	movs	r3, #2
  }
}
 800210e:	4618      	mov	r0, r3
 8002110:	3714      	adds	r7, #20
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
	...

0800211c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002120:	4b0d      	ldr	r3, [pc, #52]	; (8002158 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002128:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800212c:	d102      	bne.n	8002134 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800212e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002132:	e00b      	b.n	800214c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002134:	4b08      	ldr	r3, [pc, #32]	; (8002158 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002136:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800213a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800213e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002142:	d102      	bne.n	800214a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002144:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002148:	e000      	b.n	800214c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800214a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800214c:	4618      	mov	r0, r3
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	40007000 	.word	0x40007000

0800215c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800215c:	b480      	push	{r7}
 800215e:	b085      	sub	sp, #20
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d141      	bne.n	80021ee <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800216a:	4b4b      	ldr	r3, [pc, #300]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002172:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002176:	d131      	bne.n	80021dc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002178:	4a47      	ldr	r2, [pc, #284]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800217a:	4b47      	ldr	r3, [pc, #284]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800217c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002180:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002184:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002188:	4a43      	ldr	r2, [pc, #268]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800218a:	4b43      	ldr	r3, [pc, #268]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002192:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002196:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002198:	4b40      	ldr	r3, [pc, #256]	; (800229c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2232      	movs	r2, #50	; 0x32
 800219e:	fb02 f303 	mul.w	r3, r2, r3
 80021a2:	4a3f      	ldr	r2, [pc, #252]	; (80022a0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80021a4:	fba2 2303 	umull	r2, r3, r2, r3
 80021a8:	0c9b      	lsrs	r3, r3, #18
 80021aa:	3301      	adds	r3, #1
 80021ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021ae:	e002      	b.n	80021b6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	3b01      	subs	r3, #1
 80021b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021b6:	4b38      	ldr	r3, [pc, #224]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021b8:	695b      	ldr	r3, [r3, #20]
 80021ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021c2:	d102      	bne.n	80021ca <HAL_PWREx_ControlVoltageScaling+0x6e>
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d1f2      	bne.n	80021b0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80021ca:	4b33      	ldr	r3, [pc, #204]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021cc:	695b      	ldr	r3, [r3, #20]
 80021ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021d6:	d158      	bne.n	800228a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80021d8:	2303      	movs	r3, #3
 80021da:	e057      	b.n	800228c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80021dc:	4a2e      	ldr	r2, [pc, #184]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021de:	4b2e      	ldr	r3, [pc, #184]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80021e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021e8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80021ec:	e04d      	b.n	800228a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021f4:	d141      	bne.n	800227a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80021f6:	4b28      	ldr	r3, [pc, #160]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80021fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002202:	d131      	bne.n	8002268 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002204:	4a24      	ldr	r2, [pc, #144]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002206:	4b24      	ldr	r3, [pc, #144]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002208:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800220c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002210:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002214:	4a20      	ldr	r2, [pc, #128]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002216:	4b20      	ldr	r3, [pc, #128]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800221e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002222:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002224:	4b1d      	ldr	r3, [pc, #116]	; (800229c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	2232      	movs	r2, #50	; 0x32
 800222a:	fb02 f303 	mul.w	r3, r2, r3
 800222e:	4a1c      	ldr	r2, [pc, #112]	; (80022a0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002230:	fba2 2303 	umull	r2, r3, r2, r3
 8002234:	0c9b      	lsrs	r3, r3, #18
 8002236:	3301      	adds	r3, #1
 8002238:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800223a:	e002      	b.n	8002242 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	3b01      	subs	r3, #1
 8002240:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002242:	4b15      	ldr	r3, [pc, #84]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002244:	695b      	ldr	r3, [r3, #20]
 8002246:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800224a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800224e:	d102      	bne.n	8002256 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d1f2      	bne.n	800223c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002256:	4b10      	ldr	r3, [pc, #64]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002258:	695b      	ldr	r3, [r3, #20]
 800225a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800225e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002262:	d112      	bne.n	800228a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002264:	2303      	movs	r3, #3
 8002266:	e011      	b.n	800228c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002268:	4a0b      	ldr	r2, [pc, #44]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800226a:	4b0b      	ldr	r3, [pc, #44]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800226c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002270:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002274:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002278:	e007      	b.n	800228a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800227a:	4a07      	ldr	r2, [pc, #28]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800227c:	4b06      	ldr	r3, [pc, #24]	; (8002298 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002284:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002288:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800228a:	2300      	movs	r3, #0
}
 800228c:	4618      	mov	r0, r3
 800228e:	3714      	adds	r7, #20
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	40007000 	.word	0x40007000
 800229c:	20040064 	.word	0x20040064
 80022a0:	431bde83 	.word	0x431bde83

080022a4 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80022a8:	4a05      	ldr	r2, [pc, #20]	; (80022c0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80022aa:	4b05      	ldr	r3, [pc, #20]	; (80022c0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022b2:	6053      	str	r3, [r2, #4]
}
 80022b4:	bf00      	nop
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	40007000 	.word	0x40007000

080022c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b088      	sub	sp, #32
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d101      	bne.n	80022d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e33d      	b.n	8002952 <HAL_RCC_OscConfig+0x68e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022d6:	4ba1      	ldr	r3, [pc, #644]	; (800255c <HAL_RCC_OscConfig+0x298>)
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f003 030c 	and.w	r3, r3, #12
 80022de:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022e0:	4b9e      	ldr	r3, [pc, #632]	; (800255c <HAL_RCC_OscConfig+0x298>)
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	f003 0303 	and.w	r3, r3, #3
 80022e8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0310 	and.w	r3, r3, #16
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	f000 80d8 	beq.w	80024a8 <HAL_RCC_OscConfig+0x1e4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022f8:	69bb      	ldr	r3, [r7, #24]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d006      	beq.n	800230c <HAL_RCC_OscConfig+0x48>
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	2b0c      	cmp	r3, #12
 8002302:	f040 8081 	bne.w	8002408 <HAL_RCC_OscConfig+0x144>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	2b01      	cmp	r3, #1
 800230a:	d17d      	bne.n	8002408 <HAL_RCC_OscConfig+0x144>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800230c:	4b93      	ldr	r3, [pc, #588]	; (800255c <HAL_RCC_OscConfig+0x298>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 0302 	and.w	r3, r3, #2
 8002314:	2b00      	cmp	r3, #0
 8002316:	d005      	beq.n	8002324 <HAL_RCC_OscConfig+0x60>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d101      	bne.n	8002324 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e316      	b.n	8002952 <HAL_RCC_OscConfig+0x68e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a1a      	ldr	r2, [r3, #32]
 8002328:	4b8c      	ldr	r3, [pc, #560]	; (800255c <HAL_RCC_OscConfig+0x298>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0308 	and.w	r3, r3, #8
 8002330:	2b00      	cmp	r3, #0
 8002332:	d004      	beq.n	800233e <HAL_RCC_OscConfig+0x7a>
 8002334:	4b89      	ldr	r3, [pc, #548]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800233c:	e005      	b.n	800234a <HAL_RCC_OscConfig+0x86>
 800233e:	4b87      	ldr	r3, [pc, #540]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002340:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002344:	091b      	lsrs	r3, r3, #4
 8002346:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800234a:	429a      	cmp	r2, r3
 800234c:	d923      	bls.n	8002396 <HAL_RCC_OscConfig+0xd2>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6a1b      	ldr	r3, [r3, #32]
 8002352:	4618      	mov	r0, r3
 8002354:	f000 fcf0 	bl	8002d38 <RCC_SetFlashLatencyFromMSIRange>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e2f7      	b.n	8002952 <HAL_RCC_OscConfig+0x68e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002362:	4a7e      	ldr	r2, [pc, #504]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002364:	4b7d      	ldr	r3, [pc, #500]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f043 0308 	orr.w	r3, r3, #8
 800236c:	6013      	str	r3, [r2, #0]
 800236e:	497b      	ldr	r1, [pc, #492]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002370:	4b7a      	ldr	r3, [pc, #488]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6a1b      	ldr	r3, [r3, #32]
 800237c:	4313      	orrs	r3, r2
 800237e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002380:	4976      	ldr	r1, [pc, #472]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002382:	4b76      	ldr	r3, [pc, #472]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	69db      	ldr	r3, [r3, #28]
 800238e:	021b      	lsls	r3, r3, #8
 8002390:	4313      	orrs	r3, r2
 8002392:	604b      	str	r3, [r1, #4]
 8002394:	e025      	b.n	80023e2 <HAL_RCC_OscConfig+0x11e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002396:	4a71      	ldr	r2, [pc, #452]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002398:	4b70      	ldr	r3, [pc, #448]	; (800255c <HAL_RCC_OscConfig+0x298>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f043 0308 	orr.w	r3, r3, #8
 80023a0:	6013      	str	r3, [r2, #0]
 80023a2:	496e      	ldr	r1, [pc, #440]	; (800255c <HAL_RCC_OscConfig+0x298>)
 80023a4:	4b6d      	ldr	r3, [pc, #436]	; (800255c <HAL_RCC_OscConfig+0x298>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6a1b      	ldr	r3, [r3, #32]
 80023b0:	4313      	orrs	r3, r2
 80023b2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023b4:	4969      	ldr	r1, [pc, #420]	; (800255c <HAL_RCC_OscConfig+0x298>)
 80023b6:	4b69      	ldr	r3, [pc, #420]	; (800255c <HAL_RCC_OscConfig+0x298>)
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	69db      	ldr	r3, [r3, #28]
 80023c2:	021b      	lsls	r3, r3, #8
 80023c4:	4313      	orrs	r3, r2
 80023c6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d109      	bne.n	80023e2 <HAL_RCC_OscConfig+0x11e>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6a1b      	ldr	r3, [r3, #32]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f000 fcb0 	bl	8002d38 <RCC_SetFlashLatencyFromMSIRange>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <HAL_RCC_OscConfig+0x11e>
            {
              return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e2b7      	b.n	8002952 <HAL_RCC_OscConfig+0x68e>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023e2:	f000 fbe7 	bl	8002bb4 <HAL_RCC_GetSysClockFreq>
 80023e6:	4601      	mov	r1, r0
 80023e8:	4b5c      	ldr	r3, [pc, #368]	; (800255c <HAL_RCC_OscConfig+0x298>)
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	091b      	lsrs	r3, r3, #4
 80023ee:	f003 030f 	and.w	r3, r3, #15
 80023f2:	4a5b      	ldr	r2, [pc, #364]	; (8002560 <HAL_RCC_OscConfig+0x29c>)
 80023f4:	5cd3      	ldrb	r3, [r2, r3]
 80023f6:	f003 031f 	and.w	r3, r3, #31
 80023fa:	fa21 f303 	lsr.w	r3, r1, r3
 80023fe:	4a59      	ldr	r2, [pc, #356]	; (8002564 <HAL_RCC_OscConfig+0x2a0>)
 8002400:	6013      	str	r3, [r2, #0]
      	status = HAL_OK;
 8002402:	2300      	movs	r3, #0
 8002404:	73fb      	strb	r3, [r7, #15]
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002406:	e04f      	b.n	80024a8 <HAL_RCC_OscConfig+0x1e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	699b      	ldr	r3, [r3, #24]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d032      	beq.n	8002476 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002410:	4a52      	ldr	r2, [pc, #328]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002412:	4b52      	ldr	r3, [pc, #328]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f043 0301 	orr.w	r3, r3, #1
 800241a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800241c:	f7fd ff00 	bl	8000220 <HAL_GetTick>
 8002420:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002422:	e008      	b.n	8002436 <HAL_RCC_OscConfig+0x172>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002424:	f7fd fefc 	bl	8000220 <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	2b02      	cmp	r3, #2
 8002430:	d901      	bls.n	8002436 <HAL_RCC_OscConfig+0x172>
          {
            return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e28d      	b.n	8002952 <HAL_RCC_OscConfig+0x68e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002436:	4b49      	ldr	r3, [pc, #292]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	2b00      	cmp	r3, #0
 8002440:	d0f0      	beq.n	8002424 <HAL_RCC_OscConfig+0x160>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002442:	4a46      	ldr	r2, [pc, #280]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002444:	4b45      	ldr	r3, [pc, #276]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f043 0308 	orr.w	r3, r3, #8
 800244c:	6013      	str	r3, [r2, #0]
 800244e:	4943      	ldr	r1, [pc, #268]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002450:	4b42      	ldr	r3, [pc, #264]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6a1b      	ldr	r3, [r3, #32]
 800245c:	4313      	orrs	r3, r2
 800245e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002460:	493e      	ldr	r1, [pc, #248]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002462:	4b3e      	ldr	r3, [pc, #248]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	69db      	ldr	r3, [r3, #28]
 800246e:	021b      	lsls	r3, r3, #8
 8002470:	4313      	orrs	r3, r2
 8002472:	604b      	str	r3, [r1, #4]
 8002474:	e018      	b.n	80024a8 <HAL_RCC_OscConfig+0x1e4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002476:	4a39      	ldr	r2, [pc, #228]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002478:	4b38      	ldr	r3, [pc, #224]	; (800255c <HAL_RCC_OscConfig+0x298>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f023 0301 	bic.w	r3, r3, #1
 8002480:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002482:	f7fd fecd 	bl	8000220 <HAL_GetTick>
 8002486:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002488:	e008      	b.n	800249c <HAL_RCC_OscConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800248a:	f7fd fec9 	bl	8000220 <HAL_GetTick>
 800248e:	4602      	mov	r2, r0
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	2b02      	cmp	r3, #2
 8002496:	d901      	bls.n	800249c <HAL_RCC_OscConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e25a      	b.n	8002952 <HAL_RCC_OscConfig+0x68e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800249c:	4b2f      	ldr	r3, [pc, #188]	; (800255c <HAL_RCC_OscConfig+0x298>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 0302 	and.w	r3, r3, #2
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d1f0      	bne.n	800248a <HAL_RCC_OscConfig+0x1c6>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 0301 	and.w	r3, r3, #1
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d05a      	beq.n	800256a <HAL_RCC_OscConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	2b08      	cmp	r3, #8
 80024b8:	d005      	beq.n	80024c6 <HAL_RCC_OscConfig+0x202>
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	2b0c      	cmp	r3, #12
 80024be:	d10e      	bne.n	80024de <HAL_RCC_OscConfig+0x21a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	2b03      	cmp	r3, #3
 80024c4:	d10b      	bne.n	80024de <HAL_RCC_OscConfig+0x21a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024c6:	4b25      	ldr	r3, [pc, #148]	; (800255c <HAL_RCC_OscConfig+0x298>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d04a      	beq.n	8002568 <HAL_RCC_OscConfig+0x2a4>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d146      	bne.n	8002568 <HAL_RCC_OscConfig+0x2a4>
      {
        return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e239      	b.n	8002952 <HAL_RCC_OscConfig+0x68e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024e6:	d106      	bne.n	80024f6 <HAL_RCC_OscConfig+0x232>
 80024e8:	4a1c      	ldr	r2, [pc, #112]	; (800255c <HAL_RCC_OscConfig+0x298>)
 80024ea:	4b1c      	ldr	r3, [pc, #112]	; (800255c <HAL_RCC_OscConfig+0x298>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024f2:	6013      	str	r3, [r2, #0]
 80024f4:	e01d      	b.n	8002532 <HAL_RCC_OscConfig+0x26e>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024fe:	d10c      	bne.n	800251a <HAL_RCC_OscConfig+0x256>
 8002500:	4a16      	ldr	r2, [pc, #88]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002502:	4b16      	ldr	r3, [pc, #88]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800250a:	6013      	str	r3, [r2, #0]
 800250c:	4a13      	ldr	r2, [pc, #76]	; (800255c <HAL_RCC_OscConfig+0x298>)
 800250e:	4b13      	ldr	r3, [pc, #76]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002516:	6013      	str	r3, [r2, #0]
 8002518:	e00b      	b.n	8002532 <HAL_RCC_OscConfig+0x26e>
 800251a:	4a10      	ldr	r2, [pc, #64]	; (800255c <HAL_RCC_OscConfig+0x298>)
 800251c:	4b0f      	ldr	r3, [pc, #60]	; (800255c <HAL_RCC_OscConfig+0x298>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002524:	6013      	str	r3, [r2, #0]
 8002526:	4a0d      	ldr	r2, [pc, #52]	; (800255c <HAL_RCC_OscConfig+0x298>)
 8002528:	4b0c      	ldr	r3, [pc, #48]	; (800255c <HAL_RCC_OscConfig+0x298>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002530:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d007      	beq.n	800254a <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
          }
        }
#endif
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U) {};
 800253a:	bf00      	nop
 800253c:	4b07      	ldr	r3, [pc, #28]	; (800255c <HAL_RCC_OscConfig+0x298>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d0f9      	beq.n	800253c <HAL_RCC_OscConfig+0x278>
 8002548:	e00f      	b.n	800256a <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) {};
 800254a:	bf00      	nop
 800254c:	4b03      	ldr	r3, [pc, #12]	; (800255c <HAL_RCC_OscConfig+0x298>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d1f9      	bne.n	800254c <HAL_RCC_OscConfig+0x288>
 8002558:	e007      	b.n	800256a <HAL_RCC_OscConfig+0x2a6>
 800255a:	bf00      	nop
 800255c:	40021000 	.word	0x40021000
 8002560:	0800affc 	.word	0x0800affc
 8002564:	20040064 	.word	0x20040064
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002568:	bf00      	nop
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0302 	and.w	r3, r3, #2
 8002572:	2b00      	cmp	r3, #0
 8002574:	d048      	beq.n	8002608 <HAL_RCC_OscConfig+0x344>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	2b04      	cmp	r3, #4
 800257a:	d005      	beq.n	8002588 <HAL_RCC_OscConfig+0x2c4>
 800257c:	69bb      	ldr	r3, [r7, #24]
 800257e:	2b0c      	cmp	r3, #12
 8002580:	d119      	bne.n	80025b6 <HAL_RCC_OscConfig+0x2f2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	2b02      	cmp	r3, #2
 8002586:	d116      	bne.n	80025b6 <HAL_RCC_OscConfig+0x2f2>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002588:	4b82      	ldr	r3, [pc, #520]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002590:	2b00      	cmp	r3, #0
 8002592:	d005      	beq.n	80025a0 <HAL_RCC_OscConfig+0x2dc>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d101      	bne.n	80025a0 <HAL_RCC_OscConfig+0x2dc>
      {
        return HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e1d8      	b.n	8002952 <HAL_RCC_OscConfig+0x68e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025a0:	497c      	ldr	r1, [pc, #496]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 80025a2:	4b7c      	ldr	r3, [pc, #496]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	691b      	ldr	r3, [r3, #16]
 80025ae:	061b      	lsls	r3, r3, #24
 80025b0:	4313      	orrs	r3, r2
 80025b2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025b4:	e028      	b.n	8002608 <HAL_RCC_OscConfig+0x344>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d017      	beq.n	80025ee <HAL_RCC_OscConfig+0x32a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025be:	4a75      	ldr	r2, [pc, #468]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 80025c0:	4b74      	ldr	r3, [pc, #464]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025c8:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U){};
 80025ca:	bf00      	nop
 80025cc:	4b71      	ldr	r3, [pc, #452]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d0f9      	beq.n	80025cc <HAL_RCC_OscConfig+0x308>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025d8:	496e      	ldr	r1, [pc, #440]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 80025da:	4b6e      	ldr	r3, [pc, #440]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	691b      	ldr	r3, [r3, #16]
 80025e6:	061b      	lsls	r3, r3, #24
 80025e8:	4313      	orrs	r3, r2
 80025ea:	604b      	str	r3, [r1, #4]
 80025ec:	e00c      	b.n	8002608 <HAL_RCC_OscConfig+0x344>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025ee:	4a69      	ldr	r2, [pc, #420]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 80025f0:	4b68      	ldr	r3, [pc, #416]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025f8:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U){};
 80025fa:	bf00      	nop
 80025fc:	4b65      	ldr	r3, [pc, #404]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002604:	2b00      	cmp	r3, #0
 8002606:	d1f9      	bne.n	80025fc <HAL_RCC_OscConfig+0x338>
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0308 	and.w	r3, r3, #8
 8002610:	2b00      	cmp	r3, #0
 8002612:	d024      	beq.n	800265e <HAL_RCC_OscConfig+0x39a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	695b      	ldr	r3, [r3, #20]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d010      	beq.n	800263e <HAL_RCC_OscConfig+0x37a>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800261c:	4a5d      	ldr	r2, [pc, #372]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 800261e:	4b5d      	ldr	r3, [pc, #372]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 8002620:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002624:	f043 0301 	orr.w	r3, r3, #1
 8002628:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U){};
 800262c:	bf00      	nop
 800262e:	4b59      	ldr	r3, [pc, #356]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 8002630:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002634:	f003 0302 	and.w	r3, r3, #2
 8002638:	2b00      	cmp	r3, #0
 800263a:	d0f8      	beq.n	800262e <HAL_RCC_OscConfig+0x36a>
 800263c:	e00f      	b.n	800265e <HAL_RCC_OscConfig+0x39a>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800263e:	4a55      	ldr	r2, [pc, #340]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 8002640:	4b54      	ldr	r3, [pc, #336]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 8002642:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002646:	f023 0301 	bic.w	r3, r3, #1
 800264a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U){};
 800264e:	bf00      	nop
 8002650:	4b50      	ldr	r3, [pc, #320]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 8002652:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002656:	f003 0302 	and.w	r3, r3, #2
 800265a:	2b00      	cmp	r3, #0
 800265c:	d1f8      	bne.n	8002650 <HAL_RCC_OscConfig+0x38c>
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0304 	and.w	r3, r3, #4
 8002666:	2b00      	cmp	r3, #0
 8002668:	d078      	beq.n	800275c <HAL_RCC_OscConfig+0x498>
  {
    FlagStatus       pwrclkchanged = RESET;
 800266a:	2300      	movs	r3, #0
 800266c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800266e:	4b49      	ldr	r3, [pc, #292]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 8002670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d10d      	bne.n	8002696 <HAL_RCC_OscConfig+0x3d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800267a:	4a46      	ldr	r2, [pc, #280]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 800267c:	4b45      	ldr	r3, [pc, #276]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 800267e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002680:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002684:	6593      	str	r3, [r2, #88]	; 0x58
 8002686:	4b43      	ldr	r3, [pc, #268]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 8002688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800268a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800268e:	60bb      	str	r3, [r7, #8]
 8002690:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002692:	2301      	movs	r3, #1
 8002694:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002696:	4b40      	ldr	r3, [pc, #256]	; (8002798 <HAL_RCC_OscConfig+0x4d4>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d10c      	bne.n	80026bc <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026a2:	4a3d      	ldr	r2, [pc, #244]	; (8002798 <HAL_RCC_OscConfig+0x4d4>)
 80026a4:	4b3c      	ldr	r3, [pc, #240]	; (8002798 <HAL_RCC_OscConfig+0x4d4>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026ac:	6013      	str	r3, [r2, #0]
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {};
 80026ae:	bf00      	nop
 80026b0:	4b39      	ldr	r3, [pc, #228]	; (8002798 <HAL_RCC_OscConfig+0x4d4>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d0f9      	beq.n	80026b0 <HAL_RCC_OscConfig+0x3ec>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d108      	bne.n	80026d6 <HAL_RCC_OscConfig+0x412>
 80026c4:	4a33      	ldr	r2, [pc, #204]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 80026c6:	4b33      	ldr	r3, [pc, #204]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 80026c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026cc:	f043 0301 	orr.w	r3, r3, #1
 80026d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026d4:	e024      	b.n	8002720 <HAL_RCC_OscConfig+0x45c>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	2b05      	cmp	r3, #5
 80026dc:	d110      	bne.n	8002700 <HAL_RCC_OscConfig+0x43c>
 80026de:	4a2d      	ldr	r2, [pc, #180]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 80026e0:	4b2c      	ldr	r3, [pc, #176]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 80026e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026e6:	f043 0304 	orr.w	r3, r3, #4
 80026ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026ee:	4a29      	ldr	r2, [pc, #164]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 80026f0:	4b28      	ldr	r3, [pc, #160]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 80026f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026f6:	f043 0301 	orr.w	r3, r3, #1
 80026fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026fe:	e00f      	b.n	8002720 <HAL_RCC_OscConfig+0x45c>
 8002700:	4a24      	ldr	r2, [pc, #144]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 8002702:	4b24      	ldr	r3, [pc, #144]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 8002704:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002708:	f023 0301 	bic.w	r3, r3, #1
 800270c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002710:	4a20      	ldr	r2, [pc, #128]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 8002712:	4b20      	ldr	r3, [pc, #128]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 8002714:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002718:	f023 0304 	bic.w	r3, r3, #4
 800271c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d008      	beq.n	800273a <HAL_RCC_OscConfig+0x476>
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U){};
 8002728:	bf00      	nop
 800272a:	4b1a      	ldr	r3, [pc, #104]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 800272c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002730:	f003 0302 	and.w	r3, r3, #2
 8002734:	2b00      	cmp	r3, #0
 8002736:	d0f8      	beq.n	800272a <HAL_RCC_OscConfig+0x466>
 8002738:	e007      	b.n	800274a <HAL_RCC_OscConfig+0x486>
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U){};
 800273a:	bf00      	nop
 800273c:	4b15      	ldr	r3, [pc, #84]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 800273e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d1f8      	bne.n	800273c <HAL_RCC_OscConfig+0x478>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800274a:	7ffb      	ldrb	r3, [r7, #31]
 800274c:	2b01      	cmp	r3, #1
 800274e:	d105      	bne.n	800275c <HAL_RCC_OscConfig+0x498>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002750:	4a10      	ldr	r2, [pc, #64]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 8002752:	4b10      	ldr	r3, [pc, #64]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 8002754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002756:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800275a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0320 	and.w	r3, r3, #32
 8002764:	2b00      	cmp	r3, #0
 8002766:	d029      	beq.n	80027bc <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276c:	2b00      	cmp	r3, #0
 800276e:	d015      	beq.n	800279c <HAL_RCC_OscConfig+0x4d8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002770:	4a08      	ldr	r2, [pc, #32]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 8002772:	4b08      	ldr	r3, [pc, #32]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 8002774:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002778:	f043 0301 	orr.w	r3, r3, #1
 800277c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U){};
 8002780:	bf00      	nop
 8002782:	4b04      	ldr	r3, [pc, #16]	; (8002794 <HAL_RCC_OscConfig+0x4d0>)
 8002784:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002788:	f003 0302 	and.w	r3, r3, #2
 800278c:	2b00      	cmp	r3, #0
 800278e:	d0f8      	beq.n	8002782 <HAL_RCC_OscConfig+0x4be>
 8002790:	e014      	b.n	80027bc <HAL_RCC_OscConfig+0x4f8>
 8002792:	bf00      	nop
 8002794:	40021000 	.word	0x40021000
 8002798:	40007000 	.word	0x40007000
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800279c:	4a6f      	ldr	r2, [pc, #444]	; (800295c <HAL_RCC_OscConfig+0x698>)
 800279e:	4b6f      	ldr	r3, [pc, #444]	; (800295c <HAL_RCC_OscConfig+0x698>)
 80027a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027a4:	f023 0301 	bic.w	r3, r3, #1
 80027a8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U){};
 80027ac:	bf00      	nop
 80027ae:	4b6b      	ldr	r3, [pc, #428]	; (800295c <HAL_RCC_OscConfig+0x698>)
 80027b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027b4:	f003 0302 	and.w	r3, r3, #2
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d1f8      	bne.n	80027ae <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	f000 80c5 	beq.w	8002950 <HAL_RCC_OscConfig+0x68c>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	f040 80a7 	bne.w	800291e <HAL_RCC_OscConfig+0x65a>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80027d0:	4b62      	ldr	r3, [pc, #392]	; (800295c <HAL_RCC_OscConfig+0x698>)
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	f003 0203 	and.w	r2, r3, #3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d12c      	bne.n	800283e <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ee:	3b01      	subs	r3, #1
 80027f0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d123      	bne.n	800283e <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002800:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002802:	429a      	cmp	r2, r3
 8002804:	d11b      	bne.n	800283e <HAL_RCC_OscConfig+0x57a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002810:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002812:	429a      	cmp	r2, r3
 8002814:	d113      	bne.n	800283e <HAL_RCC_OscConfig+0x57a>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002820:	085b      	lsrs	r3, r3, #1
 8002822:	3b01      	subs	r3, #1
 8002824:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002826:	429a      	cmp	r2, r3
 8002828:	d109      	bne.n	800283e <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002834:	085b      	lsrs	r3, r3, #1
 8002836:	3b01      	subs	r3, #1
 8002838:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800283a:	429a      	cmp	r2, r3
 800283c:	d055      	beq.n	80028ea <HAL_RCC_OscConfig+0x626>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	2b0c      	cmp	r3, #12
 8002842:	d050      	beq.n	80028e6 <HAL_RCC_OscConfig+0x622>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002844:	4b45      	ldr	r3, [pc, #276]	; (800295c <HAL_RCC_OscConfig+0x698>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d105      	bne.n	800285c <HAL_RCC_OscConfig+0x598>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002850:	4b42      	ldr	r3, [pc, #264]	; (800295c <HAL_RCC_OscConfig+0x698>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <HAL_RCC_OscConfig+0x59c>
#endif
            )
          {
            return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e078      	b.n	8002952 <HAL_RCC_OscConfig+0x68e>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002860:	4a3e      	ldr	r2, [pc, #248]	; (800295c <HAL_RCC_OscConfig+0x698>)
 8002862:	4b3e      	ldr	r3, [pc, #248]	; (800295c <HAL_RCC_OscConfig+0x698>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800286a:	6013      	str	r3, [r2, #0]
              {
                return HAL_TIMEOUT;
              }
            }
#endif
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U){};
 800286c:	bf00      	nop
 800286e:	4b3b      	ldr	r3, [pc, #236]	; (800295c <HAL_RCC_OscConfig+0x698>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1f9      	bne.n	800286e <HAL_RCC_OscConfig+0x5aa>
            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800287a:	4838      	ldr	r0, [pc, #224]	; (800295c <HAL_RCC_OscConfig+0x698>)
 800287c:	4b37      	ldr	r3, [pc, #220]	; (800295c <HAL_RCC_OscConfig+0x698>)
 800287e:	68da      	ldr	r2, [r3, #12]
 8002880:	4b37      	ldr	r3, [pc, #220]	; (8002960 <HAL_RCC_OscConfig+0x69c>)
 8002882:	4013      	ands	r3, r2
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800288c:	3a01      	subs	r2, #1
 800288e:	0112      	lsls	r2, r2, #4
 8002890:	4311      	orrs	r1, r2
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002896:	0212      	lsls	r2, r2, #8
 8002898:	4311      	orrs	r1, r2
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800289e:	0852      	lsrs	r2, r2, #1
 80028a0:	3a01      	subs	r2, #1
 80028a2:	0552      	lsls	r2, r2, #21
 80028a4:	4311      	orrs	r1, r2
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80028aa:	0852      	lsrs	r2, r2, #1
 80028ac:	3a01      	subs	r2, #1
 80028ae:	0652      	lsls	r2, r2, #25
 80028b0:	4311      	orrs	r1, r2
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80028b6:	06d2      	lsls	r2, r2, #27
 80028b8:	430a      	orrs	r2, r1
 80028ba:	4313      	orrs	r3, r2
 80028bc:	60c3      	str	r3, [r0, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80028be:	4a27      	ldr	r2, [pc, #156]	; (800295c <HAL_RCC_OscConfig+0x698>)
 80028c0:	4b26      	ldr	r3, [pc, #152]	; (800295c <HAL_RCC_OscConfig+0x698>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028c8:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028ca:	4a24      	ldr	r2, [pc, #144]	; (800295c <HAL_RCC_OscConfig+0x698>)
 80028cc:	4b23      	ldr	r3, [pc, #140]	; (800295c <HAL_RCC_OscConfig+0x698>)
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028d4:	60d3      	str	r3, [r2, #12]
              {
                return HAL_TIMEOUT;
              }
            }
#endif
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 80028d6:	bf00      	nop
 80028d8:	4b20      	ldr	r3, [pc, #128]	; (800295c <HAL_RCC_OscConfig+0x698>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d0f9      	beq.n	80028d8 <HAL_RCC_OscConfig+0x614>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028e4:	e034      	b.n	8002950 <HAL_RCC_OscConfig+0x68c>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e033      	b.n	8002952 <HAL_RCC_OscConfig+0x68e>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ea:	4b1c      	ldr	r3, [pc, #112]	; (800295c <HAL_RCC_OscConfig+0x698>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d12c      	bne.n	8002950 <HAL_RCC_OscConfig+0x68c>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80028f6:	4a19      	ldr	r2, [pc, #100]	; (800295c <HAL_RCC_OscConfig+0x698>)
 80028f8:	4b18      	ldr	r3, [pc, #96]	; (800295c <HAL_RCC_OscConfig+0x698>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002900:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002902:	4a16      	ldr	r2, [pc, #88]	; (800295c <HAL_RCC_OscConfig+0x698>)
 8002904:	4b15      	ldr	r3, [pc, #84]	; (800295c <HAL_RCC_OscConfig+0x698>)
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800290c:	60d3      	str	r3, [r2, #12]
            {
              return HAL_TIMEOUT;
            }
          }
#endif
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 800290e:	bf00      	nop
 8002910:	4b12      	ldr	r3, [pc, #72]	; (800295c <HAL_RCC_OscConfig+0x698>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d0f9      	beq.n	8002910 <HAL_RCC_OscConfig+0x64c>
 800291c:	e018      	b.n	8002950 <HAL_RCC_OscConfig+0x68c>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	2b0c      	cmp	r3, #12
 8002922:	d013      	beq.n	800294c <HAL_RCC_OscConfig+0x688>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002924:	4a0d      	ldr	r2, [pc, #52]	; (800295c <HAL_RCC_OscConfig+0x698>)
 8002926:	4b0d      	ldr	r3, [pc, #52]	; (800295c <HAL_RCC_OscConfig+0x698>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800292e:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U){};
 8002930:	bf00      	nop
 8002932:	4b0a      	ldr	r3, [pc, #40]	; (800295c <HAL_RCC_OscConfig+0x698>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1f9      	bne.n	8002932 <HAL_RCC_OscConfig+0x66e>
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800293e:	4907      	ldr	r1, [pc, #28]	; (800295c <HAL_RCC_OscConfig+0x698>)
 8002940:	4b06      	ldr	r3, [pc, #24]	; (800295c <HAL_RCC_OscConfig+0x698>)
 8002942:	68da      	ldr	r2, [r3, #12]
 8002944:	4b07      	ldr	r3, [pc, #28]	; (8002964 <HAL_RCC_OscConfig+0x6a0>)
 8002946:	4013      	ands	r3, r2
 8002948:	60cb      	str	r3, [r1, #12]
 800294a:	e001      	b.n	8002950 <HAL_RCC_OscConfig+0x68c>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e000      	b.n	8002952 <HAL_RCC_OscConfig+0x68e>
      }
    }
  }
  return HAL_OK;
 8002950:	2300      	movs	r3, #0
}
 8002952:	4618      	mov	r0, r3
 8002954:	3720      	adds	r7, #32
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	40021000 	.word	0x40021000
 8002960:	019d800c 	.word	0x019d800c
 8002964:	feeefffc 	.word	0xfeeefffc

08002968 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002972:	2300      	movs	r3, #0
 8002974:	60fb      	str	r3, [r7, #12]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d101      	bne.n	8002980 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e10a      	b.n	8002b96 <HAL_RCC_ClockConfig+0x22e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002980:	4b87      	ldr	r3, [pc, #540]	; (8002ba0 <HAL_RCC_ClockConfig+0x238>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 020f 	and.w	r2, r3, #15
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	429a      	cmp	r2, r3
 800298c:	d210      	bcs.n	80029b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800298e:	4984      	ldr	r1, [pc, #528]	; (8002ba0 <HAL_RCC_ClockConfig+0x238>)
 8002990:	4b83      	ldr	r3, [pc, #524]	; (8002ba0 <HAL_RCC_ClockConfig+0x238>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f023 020f 	bic.w	r2, r3, #15
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	4313      	orrs	r3, r2
 800299c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800299e:	4b80      	ldr	r3, [pc, #512]	; (8002ba0 <HAL_RCC_ClockConfig+0x238>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 020f 	and.w	r2, r3, #15
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d001      	beq.n	80029b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e0f2      	b.n	8002b96 <HAL_RCC_ClockConfig+0x22e>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d010      	beq.n	80029de <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689a      	ldr	r2, [r3, #8]
 80029c0:	4b78      	ldr	r3, [pc, #480]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d908      	bls.n	80029de <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029cc:	4975      	ldr	r1, [pc, #468]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 80029ce:	4b75      	ldr	r3, [pc, #468]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	4313      	orrs	r3, r2
 80029dc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d06b      	beq.n	8002ac2 <HAL_RCC_ClockConfig+0x15a>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	2b03      	cmp	r3, #3
 80029f0:	d11e      	bne.n	8002a30 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029f2:	4b6c      	ldr	r3, [pc, #432]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d101      	bne.n	8002a02 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e0c9      	b.n	8002b96 <HAL_RCC_ClockConfig+0x22e>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002a02:	f000 f9f3 	bl	8002dec <RCC_GetSysClockFreqFromPLLSource>
 8002a06:	4602      	mov	r2, r0
 8002a08:	4b67      	ldr	r3, [pc, #412]	; (8002ba8 <HAL_RCC_ClockConfig+0x240>)
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d946      	bls.n	8002a9c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002a0e:	4b65      	ldr	r3, [pc, #404]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d140      	bne.n	8002a9c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002a1a:	4a62      	ldr	r2, [pc, #392]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002a1c:	4b61      	ldr	r3, [pc, #388]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a28:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002a2a:	2380      	movs	r3, #128	; 0x80
 8002a2c:	60fb      	str	r3, [r7, #12]
 8002a2e:	e035      	b.n	8002a9c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d107      	bne.n	8002a48 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a38:	4b5a      	ldr	r3, [pc, #360]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d115      	bne.n	8002a70 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e0a6      	b.n	8002b96 <HAL_RCC_ClockConfig+0x22e>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d107      	bne.n	8002a60 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a50:	4b54      	ldr	r3, [pc, #336]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d109      	bne.n	8002a70 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e09a      	b.n	8002b96 <HAL_RCC_ClockConfig+0x22e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a60:	4b50      	ldr	r3, [pc, #320]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d101      	bne.n	8002a70 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e092      	b.n	8002b96 <HAL_RCC_ClockConfig+0x22e>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002a70:	f000 f8a0 	bl	8002bb4 <HAL_RCC_GetSysClockFreq>
 8002a74:	4602      	mov	r2, r0
 8002a76:	4b4c      	ldr	r3, [pc, #304]	; (8002ba8 <HAL_RCC_ClockConfig+0x240>)
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d90f      	bls.n	8002a9c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002a7c:	4b49      	ldr	r3, [pc, #292]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d109      	bne.n	8002a9c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002a88:	4a46      	ldr	r2, [pc, #280]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002a8a:	4b46      	ldr	r3, [pc, #280]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a96:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002a98:	2380      	movs	r3, #128	; 0x80
 8002a9a:	60fb      	str	r3, [r7, #12]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a9c:	4941      	ldr	r1, [pc, #260]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002a9e:	4b41      	ldr	r3, [pc, #260]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f023 0203 	bic.w	r2, r3, #3
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	608b      	str	r3, [r1, #8]
      {
        return HAL_TIMEOUT;
      }
    }
#endif
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)){};
 8002aae:	bf00      	nop
 8002ab0:	4b3c      	ldr	r3, [pc, #240]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	f003 020c 	and.w	r2, r3, #12
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d1f6      	bne.n	8002ab0 <HAL_RCC_ClockConfig+0x148>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2b80      	cmp	r3, #128	; 0x80
 8002ac6:	d105      	bne.n	8002ad4 <HAL_RCC_ClockConfig+0x16c>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002ac8:	4a36      	ldr	r2, [pc, #216]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002aca:	4b36      	ldr	r3, [pc, #216]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ad2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0302 	and.w	r3, r3, #2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d010      	beq.n	8002b02 <HAL_RCC_ClockConfig+0x19a>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	689a      	ldr	r2, [r3, #8]
 8002ae4:	4b2f      	ldr	r3, [pc, #188]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d208      	bcs.n	8002b02 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002af0:	492c      	ldr	r1, [pc, #176]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002af2:	4b2c      	ldr	r3, [pc, #176]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b02:	4b27      	ldr	r3, [pc, #156]	; (8002ba0 <HAL_RCC_ClockConfig+0x238>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 020f 	and.w	r2, r3, #15
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d910      	bls.n	8002b32 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b10:	4923      	ldr	r1, [pc, #140]	; (8002ba0 <HAL_RCC_ClockConfig+0x238>)
 8002b12:	4b23      	ldr	r3, [pc, #140]	; (8002ba0 <HAL_RCC_ClockConfig+0x238>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f023 020f 	bic.w	r2, r3, #15
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b20:	4b1f      	ldr	r3, [pc, #124]	; (8002ba0 <HAL_RCC_ClockConfig+0x238>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 020f 	and.w	r2, r3, #15
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d001      	beq.n	8002b32 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e031      	b.n	8002b96 <HAL_RCC_ClockConfig+0x22e>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0304 	and.w	r3, r3, #4
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d008      	beq.n	8002b50 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b3e:	4919      	ldr	r1, [pc, #100]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002b40:	4b18      	ldr	r3, [pc, #96]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0308 	and.w	r3, r3, #8
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d009      	beq.n	8002b70 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b5c:	4911      	ldr	r1, [pc, #68]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002b5e:	4b11      	ldr	r3, [pc, #68]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	00db      	lsls	r3, r3, #3
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b70:	f000 f820 	bl	8002bb4 <HAL_RCC_GetSysClockFreq>
 8002b74:	4601      	mov	r1, r0
 8002b76:	4b0b      	ldr	r3, [pc, #44]	; (8002ba4 <HAL_RCC_ClockConfig+0x23c>)
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	091b      	lsrs	r3, r3, #4
 8002b7c:	f003 030f 	and.w	r3, r3, #15
 8002b80:	4a0a      	ldr	r2, [pc, #40]	; (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002b82:	5cd3      	ldrb	r3, [r2, r3]
 8002b84:	f003 031f 	and.w	r3, r3, #31
 8002b88:	fa21 f303 	lsr.w	r3, r1, r3
 8002b8c:	4a08      	ldr	r2, [pc, #32]	; (8002bb0 <HAL_RCC_ClockConfig+0x248>)
 8002b8e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  // status = HAL_InitTick(uwTickPrio);
  status = HAL_OK;
 8002b90:	2300      	movs	r3, #0
 8002b92:	72fb      	strb	r3, [r7, #11]

  return status;
 8002b94:	7afb      	ldrb	r3, [r7, #11]
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3710      	adds	r7, #16
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	40022000 	.word	0x40022000
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	04c4b400 	.word	0x04c4b400
 8002bac:	0800affc 	.word	0x0800affc
 8002bb0:	20040064 	.word	0x20040064

08002bb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b089      	sub	sp, #36	; 0x24
 8002bb8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61fb      	str	r3, [r7, #28]
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bc2:	4b3d      	ldr	r3, [pc, #244]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 030c 	and.w	r3, r3, #12
 8002bca:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002bcc:	4b3a      	ldr	r3, [pc, #232]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	f003 0303 	and.w	r3, r3, #3
 8002bd4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d005      	beq.n	8002be8 <HAL_RCC_GetSysClockFreq+0x34>
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	2b0c      	cmp	r3, #12
 8002be0:	d121      	bne.n	8002c26 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d11e      	bne.n	8002c26 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002be8:	4b33      	ldr	r3, [pc, #204]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0308 	and.w	r3, r3, #8
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d107      	bne.n	8002c04 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002bf4:	4b30      	ldr	r3, [pc, #192]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002bf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bfa:	0a1b      	lsrs	r3, r3, #8
 8002bfc:	f003 030f 	and.w	r3, r3, #15
 8002c00:	61fb      	str	r3, [r7, #28]
 8002c02:	e005      	b.n	8002c10 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c04:	4b2c      	ldr	r3, [pc, #176]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	091b      	lsrs	r3, r3, #4
 8002c0a:	f003 030f 	and.w	r3, r3, #15
 8002c0e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002c10:	4a2a      	ldr	r2, [pc, #168]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x108>)
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c18:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d10d      	bne.n	8002c3c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c24:	e00a      	b.n	8002c3c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	2b04      	cmp	r3, #4
 8002c2a:	d102      	bne.n	8002c32 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c2c:	4b24      	ldr	r3, [pc, #144]	; (8002cc0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002c2e:	61bb      	str	r3, [r7, #24]
 8002c30:	e004      	b.n	8002c3c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	2b08      	cmp	r3, #8
 8002c36:	d101      	bne.n	8002c3c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c38:	4b22      	ldr	r3, [pc, #136]	; (8002cc4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c3a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	2b0c      	cmp	r3, #12
 8002c40:	d133      	bne.n	8002caa <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c42:	4b1d      	ldr	r3, [pc, #116]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	f003 0303 	and.w	r3, r3, #3
 8002c4a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d002      	beq.n	8002c58 <HAL_RCC_GetSysClockFreq+0xa4>
 8002c52:	2b03      	cmp	r3, #3
 8002c54:	d003      	beq.n	8002c5e <HAL_RCC_GetSysClockFreq+0xaa>
 8002c56:	e005      	b.n	8002c64 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002c58:	4b19      	ldr	r3, [pc, #100]	; (8002cc0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002c5a:	617b      	str	r3, [r7, #20]
      break;
 8002c5c:	e005      	b.n	8002c6a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002c5e:	4b19      	ldr	r3, [pc, #100]	; (8002cc4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c60:	617b      	str	r3, [r7, #20]
      break;
 8002c62:	e002      	b.n	8002c6a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	617b      	str	r3, [r7, #20]
      break;
 8002c68:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c6a:	4b13      	ldr	r3, [pc, #76]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	091b      	lsrs	r3, r3, #4
 8002c70:	f003 030f 	and.w	r3, r3, #15
 8002c74:	3301      	adds	r3, #1
 8002c76:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c78:	4b0f      	ldr	r3, [pc, #60]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	0a1b      	lsrs	r3, r3, #8
 8002c7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	fb02 f203 	mul.w	r2, r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c8e:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c90:	4b09      	ldr	r3, [pc, #36]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	0e5b      	lsrs	r3, r3, #25
 8002c96:	f003 0303 	and.w	r3, r3, #3
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002ca0:	697a      	ldr	r2, [r7, #20]
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ca8:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002caa:	69bb      	ldr	r3, [r7, #24]
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3724      	adds	r7, #36	; 0x24
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr
 8002cb8:	40021000 	.word	0x40021000
 8002cbc:	0800b014 	.word	0x0800b014
 8002cc0:	00f42400 	.word	0x00f42400
 8002cc4:	007a1200 	.word	0x007a1200

08002cc8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ccc:	4b03      	ldr	r3, [pc, #12]	; (8002cdc <HAL_RCC_GetHCLKFreq+0x14>)
 8002cce:	681b      	ldr	r3, [r3, #0]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop
 8002cdc:	20040064 	.word	0x20040064

08002ce0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002ce4:	f7ff fff0 	bl	8002cc8 <HAL_RCC_GetHCLKFreq>
 8002ce8:	4601      	mov	r1, r0
 8002cea:	4b06      	ldr	r3, [pc, #24]	; (8002d04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	0a1b      	lsrs	r3, r3, #8
 8002cf0:	f003 0307 	and.w	r3, r3, #7
 8002cf4:	4a04      	ldr	r2, [pc, #16]	; (8002d08 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002cf6:	5cd3      	ldrb	r3, [r2, r3]
 8002cf8:	f003 031f 	and.w	r3, r3, #31
 8002cfc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	40021000 	.word	0x40021000
 8002d08:	0800b00c 	.word	0x0800b00c

08002d0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002d10:	f7ff ffda 	bl	8002cc8 <HAL_RCC_GetHCLKFreq>
 8002d14:	4601      	mov	r1, r0
 8002d16:	4b06      	ldr	r3, [pc, #24]	; (8002d30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	0adb      	lsrs	r3, r3, #11
 8002d1c:	f003 0307 	and.w	r3, r3, #7
 8002d20:	4a04      	ldr	r2, [pc, #16]	; (8002d34 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d22:	5cd3      	ldrb	r3, [r2, r3]
 8002d24:	f003 031f 	and.w	r3, r3, #31
 8002d28:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40021000 	.word	0x40021000
 8002d34:	0800b00c 	.word	0x0800b00c

08002d38 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b086      	sub	sp, #24
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002d40:	2300      	movs	r3, #0
 8002d42:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002d44:	4b27      	ldr	r3, [pc, #156]	; (8002de4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002d46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d003      	beq.n	8002d58 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002d50:	f7ff f9e4 	bl	800211c <HAL_PWREx_GetVoltageRange>
 8002d54:	6178      	str	r0, [r7, #20]
 8002d56:	e014      	b.n	8002d82 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d58:	4a22      	ldr	r2, [pc, #136]	; (8002de4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002d5a:	4b22      	ldr	r3, [pc, #136]	; (8002de4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d62:	6593      	str	r3, [r2, #88]	; 0x58
 8002d64:	4b1f      	ldr	r3, [pc, #124]	; (8002de4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002d66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d6c:	60fb      	str	r3, [r7, #12]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002d70:	f7ff f9d4 	bl	800211c <HAL_PWREx_GetVoltageRange>
 8002d74:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002d76:	4a1b      	ldr	r2, [pc, #108]	; (8002de4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002d78:	4b1a      	ldr	r3, [pc, #104]	; (8002de4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002d7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d80:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d88:	d10b      	bne.n	8002da2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2b80      	cmp	r3, #128	; 0x80
 8002d8e:	d913      	bls.n	8002db8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2ba0      	cmp	r3, #160	; 0xa0
 8002d94:	d902      	bls.n	8002d9c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d96:	2302      	movs	r3, #2
 8002d98:	613b      	str	r3, [r7, #16]
 8002d9a:	e00d      	b.n	8002db8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	613b      	str	r3, [r7, #16]
 8002da0:	e00a      	b.n	8002db8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2b7f      	cmp	r3, #127	; 0x7f
 8002da6:	d902      	bls.n	8002dae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002da8:	2302      	movs	r3, #2
 8002daa:	613b      	str	r3, [r7, #16]
 8002dac:	e004      	b.n	8002db8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2b70      	cmp	r3, #112	; 0x70
 8002db2:	d101      	bne.n	8002db8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002db4:	2301      	movs	r3, #1
 8002db6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002db8:	490b      	ldr	r1, [pc, #44]	; (8002de8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002dba:	4b0b      	ldr	r3, [pc, #44]	; (8002de8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f023 020f 	bic.w	r2, r3, #15
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002dc8:	4b07      	ldr	r3, [pc, #28]	; (8002de8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 020f 	and.w	r2, r3, #15
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d001      	beq.n	8002dda <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e000      	b.n	8002ddc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002dda:	2300      	movs	r3, #0
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3718      	adds	r7, #24
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	40021000 	.word	0x40021000
 8002de8:	40022000 	.word	0x40022000

08002dec <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b087      	sub	sp, #28
 8002df0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002df2:	4b2b      	ldr	r3, [pc, #172]	; (8002ea0 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	f003 0303 	and.w	r3, r3, #3
 8002dfa:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d004      	beq.n	8002e0c <RCC_GetSysClockFreqFromPLLSource+0x20>
 8002e02:	2b03      	cmp	r3, #3
 8002e04:	d005      	beq.n	8002e12 <RCC_GetSysClockFreqFromPLLSource+0x26>
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d006      	beq.n	8002e18 <RCC_GetSysClockFreqFromPLLSource+0x2c>
 8002e0a:	e01f      	b.n	8002e4c <RCC_GetSysClockFreqFromPLLSource+0x60>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002e0c:	4b25      	ldr	r3, [pc, #148]	; (8002ea4 <RCC_GetSysClockFreqFromPLLSource+0xb8>)
 8002e0e:	613b      	str	r3, [r7, #16]
    break;
 8002e10:	e01f      	b.n	8002e52 <RCC_GetSysClockFreqFromPLLSource+0x66>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002e12:	4b25      	ldr	r3, [pc, #148]	; (8002ea8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002e14:	613b      	str	r3, [r7, #16]
    break;
 8002e16:	e01c      	b.n	8002e52 <RCC_GetSysClockFreqFromPLLSource+0x66>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002e18:	4b21      	ldr	r3, [pc, #132]	; (8002ea0 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 0308 	and.w	r3, r3, #8
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d107      	bne.n	8002e34 <RCC_GetSysClockFreqFromPLLSource+0x48>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002e24:	4b1e      	ldr	r3, [pc, #120]	; (8002ea0 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002e26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e2a:	0a1b      	lsrs	r3, r3, #8
 8002e2c:	f003 030f 	and.w	r3, r3, #15
 8002e30:	617b      	str	r3, [r7, #20]
 8002e32:	e005      	b.n	8002e40 <RCC_GetSysClockFreqFromPLLSource+0x54>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002e34:	4b1a      	ldr	r3, [pc, #104]	; (8002ea0 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	091b      	lsrs	r3, r3, #4
 8002e3a:	f003 030f 	and.w	r3, r3, #15
 8002e3e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002e40:	4a1a      	ldr	r2, [pc, #104]	; (8002eac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e48:	613b      	str	r3, [r7, #16]
    break;
 8002e4a:	e002      	b.n	8002e52 <RCC_GetSysClockFreqFromPLLSource+0x66>
  default:
    /* unexpected */
    pllvco = 0;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	613b      	str	r3, [r7, #16]
    break;
 8002e50:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e52:	4b13      	ldr	r3, [pc, #76]	; (8002ea0 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	091b      	lsrs	r3, r3, #4
 8002e58:	f003 030f 	and.w	r3, r3, #15
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002e60:	4b0f      	ldr	r3, [pc, #60]	; (8002ea0 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	0a1b      	lsrs	r3, r3, #8
 8002e66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	fb02 f203 	mul.w	r2, r2, r3
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e76:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002e78:	4b09      	ldr	r3, [pc, #36]	; (8002ea0 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	0e5b      	lsrs	r3, r3, #25
 8002e7e:	f003 0303 	and.w	r3, r3, #3
 8002e82:	3301      	adds	r3, #1
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002e88:	693a      	ldr	r2, [r7, #16]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e90:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002e92:	683b      	ldr	r3, [r7, #0]
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	371c      	adds	r7, #28
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr
 8002ea0:	40021000 	.word	0x40021000
 8002ea4:	00f42400 	.word	0x00f42400
 8002ea8:	007a1200 	.word	0x007a1200
 8002eac:	0800b014 	.word	0x0800b014

08002eb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b086      	sub	sp, #24
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002eb8:	2300      	movs	r3, #0
 8002eba:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d03d      	beq.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ed0:	2b40      	cmp	r3, #64	; 0x40
 8002ed2:	d00b      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8002ed4:	2b40      	cmp	r3, #64	; 0x40
 8002ed6:	d804      	bhi.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d00e      	beq.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8002edc:	2b20      	cmp	r3, #32
 8002ede:	d015      	beq.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002ee0:	e01d      	b.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8002ee2:	2b60      	cmp	r3, #96	; 0x60
 8002ee4:	d01e      	beq.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002ee6:	2b80      	cmp	r3, #128	; 0x80
 8002ee8:	d01c      	beq.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002eea:	e018      	b.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002eec:	4a86      	ldr	r2, [pc, #536]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002eee:	4b86      	ldr	r3, [pc, #536]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ef6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ef8:	e015      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	3304      	adds	r3, #4
 8002efe:	2100      	movs	r1, #0
 8002f00:	4618      	mov	r0, r3
 8002f02:	f001 f915 	bl	8004130 <RCCEx_PLLSAI1_Config>
 8002f06:	4603      	mov	r3, r0
 8002f08:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f0a:	e00c      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	3320      	adds	r3, #32
 8002f10:	2100      	movs	r1, #0
 8002f12:	4618      	mov	r0, r3
 8002f14:	f001 f9fc 	bl	8004310 <RCCEx_PLLSAI2_Config>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f1c:	e003      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	74fb      	strb	r3, [r7, #19]
      break;
 8002f22:	e000      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 8002f24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f26:	7cfb      	ldrb	r3, [r7, #19]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d10b      	bne.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f2c:	4976      	ldr	r1, [pc, #472]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f2e:	4b76      	ldr	r3, [pc, #472]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f30:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002f34:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002f42:	e001      	b.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f44:	7cfb      	ldrb	r3, [r7, #19]
 8002f46:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d042      	beq.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f5c:	d00f      	beq.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0xce>
 8002f5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f62:	d805      	bhi.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d011      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8002f68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f6c:	d017      	beq.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0xee>
 8002f6e:	e01f      	b.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8002f70:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002f74:	d01f      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002f76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f7a:	d01c      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002f7c:	e018      	b.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f7e:	4a62      	ldr	r2, [pc, #392]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f80:	4b61      	ldr	r3, [pc, #388]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f88:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f8a:	e015      	b.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	3304      	adds	r3, #4
 8002f90:	2100      	movs	r1, #0
 8002f92:	4618      	mov	r0, r3
 8002f94:	f001 f8cc 	bl	8004130 <RCCEx_PLLSAI1_Config>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f9c:	e00c      	b.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	3320      	adds	r3, #32
 8002fa2:	2100      	movs	r1, #0
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f001 f9b3 	bl	8004310 <RCCEx_PLLSAI2_Config>
 8002faa:	4603      	mov	r3, r0
 8002fac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002fae:	e003      	b.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	74fb      	strb	r3, [r7, #19]
      break;
 8002fb4:	e000      	b.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 8002fb6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002fb8:	7cfb      	ldrb	r3, [r7, #19]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d10b      	bne.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002fbe:	4952      	ldr	r1, [pc, #328]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002fc0:	4b51      	ldr	r3, [pc, #324]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002fc2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002fc6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002fd4:	e001      	b.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fd6:	7cfb      	ldrb	r3, [r7, #19]
 8002fd8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	f000 809f 	beq.w	8003126 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002fec:	4b46      	ldr	r3, [pc, #280]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002fee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ff0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d101      	bne.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	e000      	b.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d00d      	beq.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003002:	4a41      	ldr	r2, [pc, #260]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003004:	4b40      	ldr	r3, [pc, #256]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003008:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800300c:	6593      	str	r3, [r2, #88]	; 0x58
 800300e:	4b3e      	ldr	r3, [pc, #248]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003012:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003016:	60bb      	str	r3, [r7, #8]
 8003018:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800301a:	2301      	movs	r3, #1
 800301c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800301e:	4a3b      	ldr	r2, [pc, #236]	; (800310c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003020:	4b3a      	ldr	r3, [pc, #232]	; (800310c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003028:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800302a:	f7fd f8f9 	bl	8000220 <HAL_GetTick>
 800302e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003030:	e009      	b.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003032:	f7fd f8f5 	bl	8000220 <HAL_GetTick>
 8003036:	4602      	mov	r2, r0
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	2b02      	cmp	r3, #2
 800303e:	d902      	bls.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	74fb      	strb	r3, [r7, #19]
        break;
 8003044:	e005      	b.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003046:	4b31      	ldr	r3, [pc, #196]	; (800310c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800304e:	2b00      	cmp	r3, #0
 8003050:	d0ef      	beq.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 8003052:	7cfb      	ldrb	r3, [r7, #19]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d15b      	bne.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003058:	4b2b      	ldr	r3, [pc, #172]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800305a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800305e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003062:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d01f      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	429a      	cmp	r2, r3
 8003074:	d019      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003076:	4b24      	ldr	r3, [pc, #144]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003078:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800307c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003080:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003082:	4a21      	ldr	r2, [pc, #132]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003084:	4b20      	ldr	r3, [pc, #128]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003086:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800308a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800308e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003092:	4a1d      	ldr	r2, [pc, #116]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003094:	4b1c      	ldr	r3, [pc, #112]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800309a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800309e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80030a2:	4a19      	ldr	r2, [pc, #100]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	f003 0301 	and.w	r3, r3, #1
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d016      	beq.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030b4:	f7fd f8b4 	bl	8000220 <HAL_GetTick>
 80030b8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030ba:	e00b      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030bc:	f7fd f8b0 	bl	8000220 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d902      	bls.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	74fb      	strb	r3, [r7, #19]
            break;
 80030d2:	e006      	b.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030d4:	4b0c      	ldr	r3, [pc, #48]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80030d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d0ec      	beq.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 80030e2:	7cfb      	ldrb	r3, [r7, #19]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d10c      	bne.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030e8:	4907      	ldr	r1, [pc, #28]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80030ea:	4b07      	ldr	r3, [pc, #28]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80030ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030fa:	4313      	orrs	r3, r2
 80030fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003100:	e008      	b.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003102:	7cfb      	ldrb	r3, [r7, #19]
 8003104:	74bb      	strb	r3, [r7, #18]
 8003106:	e005      	b.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8003108:	40021000 	.word	0x40021000
 800310c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003110:	7cfb      	ldrb	r3, [r7, #19]
 8003112:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003114:	7c7b      	ldrb	r3, [r7, #17]
 8003116:	2b01      	cmp	r3, #1
 8003118:	d105      	bne.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800311a:	4aa0      	ldr	r2, [pc, #640]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800311c:	4b9f      	ldr	r3, [pc, #636]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800311e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003120:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003124:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00a      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003132:	499a      	ldr	r1, [pc, #616]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003134:	4b99      	ldr	r3, [pc, #612]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800313a:	f023 0203 	bic.w	r2, r3, #3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003142:	4313      	orrs	r3, r2
 8003144:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0302 	and.w	r3, r3, #2
 8003150:	2b00      	cmp	r3, #0
 8003152:	d00a      	beq.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003154:	4991      	ldr	r1, [pc, #580]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003156:	4b91      	ldr	r3, [pc, #580]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003158:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800315c:	f023 020c 	bic.w	r2, r3, #12
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003164:	4313      	orrs	r3, r2
 8003166:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0304 	and.w	r3, r3, #4
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00a      	beq.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003176:	4989      	ldr	r1, [pc, #548]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003178:	4b88      	ldr	r3, [pc, #544]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800317a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800317e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003186:	4313      	orrs	r3, r2
 8003188:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0308 	and.w	r3, r3, #8
 8003194:	2b00      	cmp	r3, #0
 8003196:	d00a      	beq.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003198:	4980      	ldr	r1, [pc, #512]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800319a:	4b80      	ldr	r3, [pc, #512]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800319c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031a0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031a8:	4313      	orrs	r3, r2
 80031aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0310 	and.w	r3, r3, #16
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00a      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80031ba:	4978      	ldr	r1, [pc, #480]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031bc:	4b77      	ldr	r3, [pc, #476]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031ca:	4313      	orrs	r3, r2
 80031cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0320 	and.w	r3, r3, #32
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d00a      	beq.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031dc:	496f      	ldr	r1, [pc, #444]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031de:	4b6f      	ldr	r3, [pc, #444]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031e4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031ec:	4313      	orrs	r3, r2
 80031ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d00a      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80031fe:	4967      	ldr	r1, [pc, #412]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003200:	4b66      	ldr	r3, [pc, #408]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003206:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800320e:	4313      	orrs	r3, r2
 8003210:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00a      	beq.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003220:	495e      	ldr	r1, [pc, #376]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003222:	4b5e      	ldr	r3, [pc, #376]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003228:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003230:	4313      	orrs	r3, r2
 8003232:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00a      	beq.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003242:	4956      	ldr	r1, [pc, #344]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003244:	4b55      	ldr	r3, [pc, #340]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003246:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800324a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003252:	4313      	orrs	r3, r2
 8003254:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003260:	2b00      	cmp	r3, #0
 8003262:	d00a      	beq.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003264:	494d      	ldr	r1, [pc, #308]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003266:	4b4d      	ldr	r3, [pc, #308]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003268:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800326c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003274:	4313      	orrs	r3, r2
 8003276:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00a      	beq.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003286:	4945      	ldr	r1, [pc, #276]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003288:	4b44      	ldr	r3, [pc, #272]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800328a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800328e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003296:	4313      	orrs	r3, r2
 8003298:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d00a      	beq.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80032a8:	493c      	ldr	r1, [pc, #240]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032aa:	4b3c      	ldr	r3, [pc, #240]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80032b0:	f023 0203 	bic.w	r2, r3, #3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032b8:	4313      	orrs	r3, r2
 80032ba:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d028      	beq.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032ca:	4934      	ldr	r1, [pc, #208]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032cc:	4b33      	ldr	r3, [pc, #204]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032d2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032da:	4313      	orrs	r3, r2
 80032dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80032e8:	d106      	bne.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032ea:	4a2c      	ldr	r2, [pc, #176]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032ec:	4b2b      	ldr	r3, [pc, #172]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032f4:	60d3      	str	r3, [r2, #12]
 80032f6:	e011      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003300:	d10c      	bne.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	3304      	adds	r3, #4
 8003306:	2101      	movs	r1, #1
 8003308:	4618      	mov	r0, r3
 800330a:	f000 ff11 	bl	8004130 <RCCEx_PLLSAI1_Config>
 800330e:	4603      	mov	r3, r0
 8003310:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003312:	7cfb      	ldrb	r3, [r7, #19]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8003318:	7cfb      	ldrb	r3, [r7, #19]
 800331a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d04d      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800332c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003330:	d108      	bne.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003332:	4a1a      	ldr	r2, [pc, #104]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003334:	4b19      	ldr	r3, [pc, #100]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003336:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800333a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800333e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003342:	e012      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8003344:	4a15      	ldr	r2, [pc, #84]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003346:	4b15      	ldr	r3, [pc, #84]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003348:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800334c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003350:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003354:	4911      	ldr	r1, [pc, #68]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003356:	4b11      	ldr	r3, [pc, #68]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003358:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800335c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003364:	4313      	orrs	r3, r2
 8003366:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800336e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003372:	d106      	bne.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003374:	4a09      	ldr	r2, [pc, #36]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003376:	4b09      	ldr	r3, [pc, #36]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800337e:	60d3      	str	r3, [r2, #12]
 8003380:	e020      	b.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003386:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800338a:	d109      	bne.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800338c:	4a03      	ldr	r2, [pc, #12]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800338e:	4b03      	ldr	r3, [pc, #12]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003396:	60d3      	str	r3, [r2, #12]
 8003398:	e014      	b.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800339a:	bf00      	nop
 800339c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033a4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80033a8:	d10c      	bne.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	3304      	adds	r3, #4
 80033ae:	2101      	movs	r1, #1
 80033b0:	4618      	mov	r0, r3
 80033b2:	f000 febd 	bl	8004130 <RCCEx_PLLSAI1_Config>
 80033b6:	4603      	mov	r3, r0
 80033b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033ba:	7cfb      	ldrb	r3, [r7, #19]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d001      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80033c0:	7cfb      	ldrb	r3, [r7, #19]
 80033c2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d028      	beq.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80033d0:	494a      	ldr	r1, [pc, #296]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80033d2:	4b4a      	ldr	r3, [pc, #296]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80033d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033d8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033e0:	4313      	orrs	r3, r2
 80033e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80033ee:	d106      	bne.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033f0:	4a42      	ldr	r2, [pc, #264]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80033f2:	4b42      	ldr	r3, [pc, #264]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80033fa:	60d3      	str	r3, [r2, #12]
 80033fc:	e011      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003402:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003406:	d10c      	bne.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3304      	adds	r3, #4
 800340c:	2101      	movs	r1, #1
 800340e:	4618      	mov	r0, r3
 8003410:	f000 fe8e 	bl	8004130 <RCCEx_PLLSAI1_Config>
 8003414:	4603      	mov	r3, r0
 8003416:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003418:	7cfb      	ldrb	r3, [r7, #19]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 800341e:	7cfb      	ldrb	r3, [r7, #19]
 8003420:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d01e      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800342e:	4933      	ldr	r1, [pc, #204]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003430:	4b32      	ldr	r3, [pc, #200]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003432:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003436:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003440:	4313      	orrs	r3, r2
 8003442:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800344c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003450:	d10c      	bne.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	3304      	adds	r3, #4
 8003456:	2102      	movs	r1, #2
 8003458:	4618      	mov	r0, r3
 800345a:	f000 fe69 	bl	8004130 <RCCEx_PLLSAI1_Config>
 800345e:	4603      	mov	r3, r0
 8003460:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003462:	7cfb      	ldrb	r3, [r7, #19]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d001      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 8003468:	7cfb      	ldrb	r3, [r7, #19]
 800346a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003474:	2b00      	cmp	r3, #0
 8003476:	d00b      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003478:	4920      	ldr	r1, [pc, #128]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800347a:	4b20      	ldr	r3, [pc, #128]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800347c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003480:	f023 0204 	bic.w	r2, r3, #4
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800348a:	4313      	orrs	r3, r2
 800348c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d00b      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800349c:	4917      	ldr	r1, [pc, #92]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800349e:	4b17      	ldr	r3, [pc, #92]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80034a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80034a4:	f023 0218 	bic.w	r2, r3, #24
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ae:	4313      	orrs	r3, r2
 80034b0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d017      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80034c0:	490e      	ldr	r1, [pc, #56]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80034c2:	4b0e      	ldr	r3, [pc, #56]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80034c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80034c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034d2:	4313      	orrs	r3, r2
 80034d4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80034e2:	d105      	bne.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034e4:	4a05      	ldr	r2, [pc, #20]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80034e6:	4b05      	ldr	r3, [pc, #20]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80034ee:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80034f0:	7cbb      	ldrb	r3, [r7, #18]
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3718      	adds	r7, #24
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	40021000 	.word	0x40021000

08003500 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b088      	sub	sp, #32
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003508:	2300      	movs	r3, #0
 800350a:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003512:	d137      	bne.n	8003584 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003514:	4baf      	ldr	r3, [pc, #700]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8003516:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800351a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800351e:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003526:	d014      	beq.n	8003552 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8003528:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800352c:	d01e      	beq.n	800356c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 800352e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003532:	d001      	beq.n	8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8003534:	f000 bdf3 	b.w	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003538:	4ba6      	ldr	r3, [pc, #664]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800353a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800353e:	f003 0302 	and.w	r3, r3, #2
 8003542:	2b02      	cmp	r3, #2
 8003544:	f040 85e4 	bne.w	8004110 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
        frequency = LSE_VALUE;
 8003548:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800354c:	61fb      	str	r3, [r7, #28]
      break;
 800354e:	f000 bddf 	b.w	8004110 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003552:	4ba0      	ldr	r3, [pc, #640]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8003554:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003558:	f003 0302 	and.w	r3, r3, #2
 800355c:	2b02      	cmp	r3, #2
 800355e:	f040 85d9 	bne.w	8004114 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = LSI_VALUE;
 8003562:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003566:	61fb      	str	r3, [r7, #28]
      break;
 8003568:	f000 bdd4 	b.w	8004114 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800356c:	4b99      	ldr	r3, [pc, #612]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003574:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003578:	f040 85ce 	bne.w	8004118 <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
        frequency = HSE_VALUE / 32U;
 800357c:	4b96      	ldr	r3, [pc, #600]	; (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800357e:	61fb      	str	r3, [r7, #28]
      break;
 8003580:	f000 bdca 	b.w	8004118 <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003584:	4b93      	ldr	r3, [pc, #588]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	f003 0303 	and.w	r3, r3, #3
 800358c:	60fb      	str	r3, [r7, #12]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2b02      	cmp	r3, #2
 8003592:	d023      	beq.n	80035dc <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8003594:	2b03      	cmp	r3, #3
 8003596:	d02e      	beq.n	80035f6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8003598:	2b01      	cmp	r3, #1
 800359a:	d139      	bne.n	8003610 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800359c:	4b8d      	ldr	r3, [pc, #564]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0302 	and.w	r3, r3, #2
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d116      	bne.n	80035d6 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80035a8:	4b8a      	ldr	r3, [pc, #552]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0308 	and.w	r3, r3, #8
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d005      	beq.n	80035c0 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 80035b4:	4b87      	ldr	r3, [pc, #540]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	091b      	lsrs	r3, r3, #4
 80035ba:	f003 030f 	and.w	r3, r3, #15
 80035be:	e005      	b.n	80035cc <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 80035c0:	4b84      	ldr	r3, [pc, #528]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80035c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035c6:	0a1b      	lsrs	r3, r3, #8
 80035c8:	f003 030f 	and.w	r3, r3, #15
 80035cc:	4a83      	ldr	r2, [pc, #524]	; (80037dc <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80035ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035d2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80035d4:	e01f      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80035d6:	2300      	movs	r3, #0
 80035d8:	61bb      	str	r3, [r7, #24]
      break;
 80035da:	e01c      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80035dc:	4b7d      	ldr	r3, [pc, #500]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035e8:	d102      	bne.n	80035f0 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 80035ea:	4b7d      	ldr	r3, [pc, #500]	; (80037e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80035ec:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80035ee:	e012      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80035f0:	2300      	movs	r3, #0
 80035f2:	61bb      	str	r3, [r7, #24]
      break;
 80035f4:	e00f      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80035f6:	4b77      	ldr	r3, [pc, #476]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035fe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003602:	d102      	bne.n	800360a <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 8003604:	4b77      	ldr	r3, [pc, #476]	; (80037e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8003606:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003608:	e005      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 800360a:	2300      	movs	r3, #0
 800360c:	61bb      	str	r3, [r7, #24]
      break;
 800360e:	e002      	b.n	8003616 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 8003610:	2300      	movs	r3, #0
 8003612:	61bb      	str	r3, [r7, #24]
      break;
 8003614:	bf00      	nop
    }

    switch(PeriphClk)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800361c:	f000 84ce 	beq.w	8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 8003620:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003624:	d82d      	bhi.n	8003682 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 8003626:	2b10      	cmp	r3, #16
 8003628:	f000 82f9 	beq.w	8003c1e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
 800362c:	2b10      	cmp	r3, #16
 800362e:	d811      	bhi.n	8003654 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8003630:	2b02      	cmp	r3, #2
 8003632:	f000 8243 	beq.w	8003abc <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
 8003636:	2b02      	cmp	r3, #2
 8003638:	d804      	bhi.n	8003644 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 800363a:	2b01      	cmp	r3, #1
 800363c:	f000 81fd 	beq.w	8003a3a <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8003640:	f000 bd6d 	b.w	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8003644:	2b04      	cmp	r3, #4
 8003646:	f000 8282 	beq.w	8003b4e <HAL_RCCEx_GetPeriphCLKFreq+0x64e>
 800364a:	2b08      	cmp	r3, #8
 800364c:	f000 82b3 	beq.w	8003bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
      break;
 8003650:	f000 bd65 	b.w	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8003654:	2b80      	cmp	r3, #128	; 0x80
 8003656:	f000 8409 	beq.w	8003e6c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 800365a:	2b80      	cmp	r3, #128	; 0x80
 800365c:	d807      	bhi.n	800366e <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
 800365e:	2b20      	cmp	r3, #32
 8003660:	f000 8315 	beq.w	8003c8e <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 8003664:	2b40      	cmp	r3, #64	; 0x40
 8003666:	f000 83de 	beq.w	8003e26 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
      break;
 800366a:	f000 bd58 	b.w	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 800366e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003672:	f000 841e 	beq.w	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 8003676:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800367a:	f000 845e 	beq.w	8003f3a <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      break;
 800367e:	f000 bd4e 	b.w	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8003682:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003686:	f000 837d 	beq.w	8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
 800368a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800368e:	d813      	bhi.n	80036b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 8003690:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003694:	d032      	beq.n	80036fc <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 8003696:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800369a:	d804      	bhi.n	80036a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 800369c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036a0:	d024      	beq.n	80036ec <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
      break;
 80036a2:	f000 bd3c 	b.w	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80036a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036aa:	d02f      	beq.n	800370c <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 80036ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036b0:	f000 8325 	beq.w	8003cfe <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
      break;
 80036b4:	f000 bd33 	b.w	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80036b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036bc:	f000 841c 	beq.w	8003ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
 80036c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036c4:	d808      	bhi.n	80036d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 80036c6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80036ca:	d01f      	beq.n	800370c <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 80036cc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80036d0:	f000 80cd 	beq.w	800386e <HAL_RCCEx_GetPeriphCLKFreq+0x36e>
      break;
 80036d4:	f000 bd23 	b.w	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80036d8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80036dc:	f000 8363 	beq.w	8003da6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 80036e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036e4:	f000 84b2 	beq.w	800404c <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
      break;
 80036e8:	f000 bd19 	b.w	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80036ec:	69b9      	ldr	r1, [r7, #24]
 80036ee:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80036f2:	f000 fefd 	bl	80044f0 <RCCEx_GetSAIxPeriphCLKFreq>
 80036f6:	61f8      	str	r0, [r7, #28]
      break;
 80036f8:	f000 bd11 	b.w	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80036fc:	69b9      	ldr	r1, [r7, #24]
 80036fe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003702:	f000 fef5 	bl	80044f0 <RCCEx_GetSAIxPeriphCLKFreq>
 8003706:	61f8      	str	r0, [r7, #28]
      break;
 8003708:	f000 bd09 	b.w	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800370c:	4b31      	ldr	r3, [pc, #196]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800370e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003712:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8003716:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800371e:	d063      	beq.n	80037e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 8003720:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003724:	d803      	bhi.n	800372e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8003726:	2b00      	cmp	r3, #0
 8003728:	f000 808b 	beq.w	8003842 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
          break;
 800372c:	e09d      	b.n	800386a <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
        switch(srcclk)
 800372e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003732:	d021      	beq.n	8003778 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
 8003734:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003738:	d000      	beq.n	800373c <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
          break;
 800373a:	e096      	b.n	800386a <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800373c:	4b25      	ldr	r3, [pc, #148]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0302 	and.w	r3, r3, #2
 8003744:	2b02      	cmp	r3, #2
 8003746:	f040 8086 	bne.w	8003856 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800374a:	4b22      	ldr	r3, [pc, #136]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0308 	and.w	r3, r3, #8
 8003752:	2b00      	cmp	r3, #0
 8003754:	d005      	beq.n	8003762 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 8003756:	4b1f      	ldr	r3, [pc, #124]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	091b      	lsrs	r3, r3, #4
 800375c:	f003 030f 	and.w	r3, r3, #15
 8003760:	e005      	b.n	800376e <HAL_RCCEx_GetPeriphCLKFreq+0x26e>
 8003762:	4b1c      	ldr	r3, [pc, #112]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8003764:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003768:	0a1b      	lsrs	r3, r3, #8
 800376a:	f003 030f 	and.w	r3, r3, #15
 800376e:	4a1b      	ldr	r2, [pc, #108]	; (80037dc <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003770:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003774:	61fb      	str	r3, [r7, #28]
          break;
 8003776:	e06e      	b.n	8003856 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003778:	4b16      	ldr	r3, [pc, #88]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003780:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003784:	d16a      	bne.n	800385c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003786:	4b13      	ldr	r3, [pc, #76]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800378e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003792:	d163      	bne.n	800385c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003794:	4b0f      	ldr	r3, [pc, #60]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	0a1b      	lsrs	r3, r3, #8
 800379a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800379e:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	68ba      	ldr	r2, [r7, #8]
 80037a4:	fb02 f203 	mul.w	r2, r2, r3
 80037a8:	4b0a      	ldr	r3, [pc, #40]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	091b      	lsrs	r3, r3, #4
 80037ae:	f003 030f 	and.w	r3, r3, #15
 80037b2:	3301      	adds	r3, #1
 80037b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b8:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80037ba:	4b06      	ldr	r3, [pc, #24]	; (80037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	0d5b      	lsrs	r3, r3, #21
 80037c0:	f003 0303 	and.w	r3, r3, #3
 80037c4:	3301      	adds	r3, #1
 80037c6:	005b      	lsls	r3, r3, #1
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ce:	61fb      	str	r3, [r7, #28]
          break;
 80037d0:	e044      	b.n	800385c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 80037d2:	bf00      	nop
 80037d4:	40021000 	.word	0x40021000
 80037d8:	0003d090 	.word	0x0003d090
 80037dc:	0800b014 	.word	0x0800b014
 80037e0:	00f42400 	.word	0x00f42400
 80037e4:	007a1200 	.word	0x007a1200
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80037e8:	4bb0      	ldr	r3, [pc, #704]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037f4:	d135      	bne.n	8003862 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80037f6:	4bad      	ldr	r3, [pc, #692]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003802:	d12e      	bne.n	8003862 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003804:	4ba9      	ldr	r3, [pc, #676]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	0a1b      	lsrs	r3, r3, #8
 800380a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800380e:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	68ba      	ldr	r2, [r7, #8]
 8003814:	fb02 f203 	mul.w	r2, r2, r3
 8003818:	4ba4      	ldr	r3, [pc, #656]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 800381a:	691b      	ldr	r3, [r3, #16]
 800381c:	091b      	lsrs	r3, r3, #4
 800381e:	f003 030f 	and.w	r3, r3, #15
 8003822:	3301      	adds	r3, #1
 8003824:	fbb2 f3f3 	udiv	r3, r2, r3
 8003828:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800382a:	4ba0      	ldr	r3, [pc, #640]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 800382c:	691b      	ldr	r3, [r3, #16]
 800382e:	0d5b      	lsrs	r3, r3, #21
 8003830:	f003 0303 	and.w	r3, r3, #3
 8003834:	3301      	adds	r3, #1
 8003836:	005b      	lsls	r3, r3, #1
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	fbb2 f3f3 	udiv	r3, r2, r3
 800383e:	61fb      	str	r3, [r7, #28]
          break;
 8003840:	e00f      	b.n	8003862 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8003842:	4b9a      	ldr	r3, [pc, #616]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003844:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b02      	cmp	r3, #2
 800384e:	d10b      	bne.n	8003868 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
            frequency = HSI48_VALUE;
 8003850:	4b97      	ldr	r3, [pc, #604]	; (8003ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 8003852:	61fb      	str	r3, [r7, #28]
          break;
 8003854:	e008      	b.n	8003868 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
          break;
 8003856:	bf00      	nop
 8003858:	f000 bc61 	b.w	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 800385c:	bf00      	nop
 800385e:	f000 bc5e 	b.w	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003862:	bf00      	nop
 8003864:	f000 bc5b 	b.w	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003868:	bf00      	nop
        break;
 800386a:	f000 bc58 	b.w	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 800386e:	4b8f      	ldr	r3, [pc, #572]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003870:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003874:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003878:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800387c:	d13d      	bne.n	80038fa <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800387e:	4b8b      	ldr	r3, [pc, #556]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003886:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800388a:	f040 8447 	bne.w	800411c <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 800388e:	4b87      	ldr	r3, [pc, #540]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003896:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800389a:	f040 843f 	bne.w	800411c <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800389e:	4b83      	ldr	r3, [pc, #524]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80038a0:	68db      	ldr	r3, [r3, #12]
 80038a2:	0a1b      	lsrs	r3, r3, #8
 80038a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038a8:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80038aa:	69bb      	ldr	r3, [r7, #24]
 80038ac:	68ba      	ldr	r2, [r7, #8]
 80038ae:	fb02 f203 	mul.w	r2, r2, r3
 80038b2:	4b7e      	ldr	r3, [pc, #504]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	091b      	lsrs	r3, r3, #4
 80038b8:	f003 030f 	and.w	r3, r3, #15
 80038bc:	3301      	adds	r3, #1
 80038be:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c2:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 80038c4:	4b79      	ldr	r3, [pc, #484]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	0edb      	lsrs	r3, r3, #27
 80038ca:	f003 031f 	and.w	r3, r3, #31
 80038ce:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d10a      	bne.n	80038ec <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80038d6:	4b75      	ldr	r3, [pc, #468]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d002      	beq.n	80038e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
                pllp = 17U;
 80038e2:	2311      	movs	r3, #17
 80038e4:	617b      	str	r3, [r7, #20]
 80038e6:	e001      	b.n	80038ec <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
                pllp = 7U;
 80038e8:	2307      	movs	r3, #7
 80038ea:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80038f4:	61fb      	str	r3, [r7, #28]
      break;
 80038f6:	f000 bc11 	b.w	800411c <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80038fa:	4b6c      	ldr	r3, [pc, #432]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80038fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003900:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8003904:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800390c:	d056      	beq.n	80039bc <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>
 800390e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003912:	d802      	bhi.n	800391a <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8003914:	2b00      	cmp	r3, #0
 8003916:	d07e      	beq.n	8003a16 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          break;
 8003918:	e08e      	b.n	8003a38 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
        switch(srcclk)
 800391a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800391e:	d020      	beq.n	8003962 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8003920:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003924:	d000      	beq.n	8003928 <HAL_RCCEx_GetPeriphCLKFreq+0x428>
          break;
 8003926:	e087      	b.n	8003a38 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003928:	4b60      	ldr	r3, [pc, #384]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0302 	and.w	r3, r3, #2
 8003930:	2b02      	cmp	r3, #2
 8003932:	d17a      	bne.n	8003a2a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003934:	4b5d      	ldr	r3, [pc, #372]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0308 	and.w	r3, r3, #8
 800393c:	2b00      	cmp	r3, #0
 800393e:	d005      	beq.n	800394c <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
 8003940:	4b5a      	ldr	r3, [pc, #360]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	091b      	lsrs	r3, r3, #4
 8003946:	f003 030f 	and.w	r3, r3, #15
 800394a:	e005      	b.n	8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 800394c:	4b57      	ldr	r3, [pc, #348]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 800394e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003952:	0a1b      	lsrs	r3, r3, #8
 8003954:	f003 030f 	and.w	r3, r3, #15
 8003958:	4a56      	ldr	r2, [pc, #344]	; (8003ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 800395a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800395e:	61fb      	str	r3, [r7, #28]
          break;
 8003960:	e063      	b.n	8003a2a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003962:	4b52      	ldr	r3, [pc, #328]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800396a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800396e:	d15e      	bne.n	8003a2e <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003970:	4b4e      	ldr	r3, [pc, #312]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003978:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800397c:	d157      	bne.n	8003a2e <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800397e:	4b4b      	ldr	r3, [pc, #300]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	0a1b      	lsrs	r3, r3, #8
 8003984:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003988:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	68ba      	ldr	r2, [r7, #8]
 800398e:	fb02 f203 	mul.w	r2, r2, r3
 8003992:	4b46      	ldr	r3, [pc, #280]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	091b      	lsrs	r3, r3, #4
 8003998:	f003 030f 	and.w	r3, r3, #15
 800399c:	3301      	adds	r3, #1
 800399e:	fbb2 f3f3 	udiv	r3, r2, r3
 80039a2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80039a4:	4b41      	ldr	r3, [pc, #260]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	0d5b      	lsrs	r3, r3, #21
 80039aa:	f003 0303 	and.w	r3, r3, #3
 80039ae:	3301      	adds	r3, #1
 80039b0:	005b      	lsls	r3, r3, #1
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039b8:	61fb      	str	r3, [r7, #28]
          break;
 80039ba:	e038      	b.n	8003a2e <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80039bc:	4b3b      	ldr	r3, [pc, #236]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039c8:	d133      	bne.n	8003a32 <HAL_RCCEx_GetPeriphCLKFreq+0x532>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80039ca:	4b38      	ldr	r3, [pc, #224]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80039d6:	d12c      	bne.n	8003a32 <HAL_RCCEx_GetPeriphCLKFreq+0x532>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80039d8:	4b34      	ldr	r3, [pc, #208]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	0a1b      	lsrs	r3, r3, #8
 80039de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039e2:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80039e4:	69bb      	ldr	r3, [r7, #24]
 80039e6:	68ba      	ldr	r2, [r7, #8]
 80039e8:	fb02 f203 	mul.w	r2, r2, r3
 80039ec:	4b2f      	ldr	r3, [pc, #188]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80039ee:	691b      	ldr	r3, [r3, #16]
 80039f0:	091b      	lsrs	r3, r3, #4
 80039f2:	f003 030f 	and.w	r3, r3, #15
 80039f6:	3301      	adds	r3, #1
 80039f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039fc:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80039fe:	4b2b      	ldr	r3, [pc, #172]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	0d5b      	lsrs	r3, r3, #21
 8003a04:	f003 0303 	and.w	r3, r3, #3
 8003a08:	3301      	adds	r3, #1
 8003a0a:	005b      	lsls	r3, r3, #1
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a12:	61fb      	str	r3, [r7, #28]
          break;
 8003a14:	e00d      	b.n	8003a32 <HAL_RCCEx_GetPeriphCLKFreq+0x532>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8003a16:	4b25      	ldr	r3, [pc, #148]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003a18:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003a1c:	f003 0302 	and.w	r3, r3, #2
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d108      	bne.n	8003a36 <HAL_RCCEx_GetPeriphCLKFreq+0x536>
            frequency = HSI48_VALUE;
 8003a24:	4b22      	ldr	r3, [pc, #136]	; (8003ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 8003a26:	61fb      	str	r3, [r7, #28]
          break;
 8003a28:	e005      	b.n	8003a36 <HAL_RCCEx_GetPeriphCLKFreq+0x536>
          break;
 8003a2a:	bf00      	nop
 8003a2c:	e376      	b.n	800411c <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8003a2e:	bf00      	nop
 8003a30:	e374      	b.n	800411c <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8003a32:	bf00      	nop
 8003a34:	e372      	b.n	800411c <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8003a36:	bf00      	nop
      break;
 8003a38:	e370      	b.n	800411c <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003a3a:	4b1c      	ldr	r3, [pc, #112]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a40:	f003 0303 	and.w	r3, r3, #3
 8003a44:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	2b03      	cmp	r3, #3
 8003a4a:	d828      	bhi.n	8003a9e <HAL_RCCEx_GetPeriphCLKFreq+0x59e>
 8003a4c:	a201      	add	r2, pc, #4	; (adr r2, 8003a54 <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 8003a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a52:	bf00      	nop
 8003a54:	08003a65 	.word	0x08003a65
 8003a58:	08003a6d 	.word	0x08003a6d
 8003a5c:	08003a75 	.word	0x08003a75
 8003a60:	08003a89 	.word	0x08003a89
          frequency = HAL_RCC_GetPCLK2Freq();
 8003a64:	f7ff f952 	bl	8002d0c <HAL_RCC_GetPCLK2Freq>
 8003a68:	61f8      	str	r0, [r7, #28]
          break;
 8003a6a:	e01d      	b.n	8003aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          frequency = HAL_RCC_GetSysClockFreq();
 8003a6c:	f7ff f8a2 	bl	8002bb4 <HAL_RCC_GetSysClockFreq>
 8003a70:	61f8      	str	r0, [r7, #28]
          break;
 8003a72:	e019      	b.n	8003aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003a74:	4b0d      	ldr	r3, [pc, #52]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a80:	d10f      	bne.n	8003aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
            frequency = HSI_VALUE;
 8003a82:	4b0d      	ldr	r3, [pc, #52]	; (8003ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003a84:	61fb      	str	r3, [r7, #28]
          break;
 8003a86:	e00c      	b.n	8003aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003a88:	4b08      	ldr	r3, [pc, #32]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a8e:	f003 0302 	and.w	r3, r3, #2
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d107      	bne.n	8003aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
            frequency = LSE_VALUE;
 8003a96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a9a:	61fb      	str	r3, [r7, #28]
          break;
 8003a9c:	e003      	b.n	8003aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
          break;
 8003a9e:	bf00      	nop
 8003aa0:	e33d      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003aa2:	bf00      	nop
 8003aa4:	e33b      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003aa6:	bf00      	nop
        break;
 8003aa8:	e339      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8003aaa:	bf00      	nop
 8003aac:	40021000 	.word	0x40021000
 8003ab0:	02dc6c00 	.word	0x02dc6c00
 8003ab4:	0800b014 	.word	0x0800b014
 8003ab8:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003abc:	4baf      	ldr	r3, [pc, #700]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ac2:	f003 030c 	and.w	r3, r3, #12
 8003ac6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	2b0c      	cmp	r3, #12
 8003acc:	d839      	bhi.n	8003b42 <HAL_RCCEx_GetPeriphCLKFreq+0x642>
 8003ace:	a201      	add	r2, pc, #4	; (adr r2, 8003ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ad4:	08003b09 	.word	0x08003b09
 8003ad8:	08003b43 	.word	0x08003b43
 8003adc:	08003b43 	.word	0x08003b43
 8003ae0:	08003b43 	.word	0x08003b43
 8003ae4:	08003b11 	.word	0x08003b11
 8003ae8:	08003b43 	.word	0x08003b43
 8003aec:	08003b43 	.word	0x08003b43
 8003af0:	08003b43 	.word	0x08003b43
 8003af4:	08003b19 	.word	0x08003b19
 8003af8:	08003b43 	.word	0x08003b43
 8003afc:	08003b43 	.word	0x08003b43
 8003b00:	08003b43 	.word	0x08003b43
 8003b04:	08003b2d 	.word	0x08003b2d
          frequency = HAL_RCC_GetPCLK1Freq();
 8003b08:	f7ff f8ea 	bl	8002ce0 <HAL_RCC_GetPCLK1Freq>
 8003b0c:	61f8      	str	r0, [r7, #28]
          break;
 8003b0e:	e01d      	b.n	8003b4c <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          frequency = HAL_RCC_GetSysClockFreq();
 8003b10:	f7ff f850 	bl	8002bb4 <HAL_RCC_GetSysClockFreq>
 8003b14:	61f8      	str	r0, [r7, #28]
          break;
 8003b16:	e019      	b.n	8003b4c <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003b18:	4b98      	ldr	r3, [pc, #608]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b24:	d10f      	bne.n	8003b46 <HAL_RCCEx_GetPeriphCLKFreq+0x646>
            frequency = HSI_VALUE;
 8003b26:	4b96      	ldr	r3, [pc, #600]	; (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8003b28:	61fb      	str	r3, [r7, #28]
          break;
 8003b2a:	e00c      	b.n	8003b46 <HAL_RCCEx_GetPeriphCLKFreq+0x646>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003b2c:	4b93      	ldr	r3, [pc, #588]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d107      	bne.n	8003b4a <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
            frequency = LSE_VALUE;
 8003b3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b3e:	61fb      	str	r3, [r7, #28]
          break;
 8003b40:	e003      	b.n	8003b4a <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
          break;
 8003b42:	bf00      	nop
 8003b44:	e2eb      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003b46:	bf00      	nop
 8003b48:	e2e9      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003b4a:	bf00      	nop
        break;
 8003b4c:	e2e7      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003b4e:	4b8b      	ldr	r3, [pc, #556]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b54:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003b58:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	2b10      	cmp	r3, #16
 8003b5e:	d00d      	beq.n	8003b7c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8003b60:	2b10      	cmp	r3, #16
 8003b62:	d802      	bhi.n	8003b6a <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d005      	beq.n	8003b74 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 8003b68:	e024      	b.n	8003bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
        switch(srcclk)
 8003b6a:	2b20      	cmp	r3, #32
 8003b6c:	d00a      	beq.n	8003b84 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8003b6e:	2b30      	cmp	r3, #48	; 0x30
 8003b70:	d012      	beq.n	8003b98 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          break;
 8003b72:	e01f      	b.n	8003bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003b74:	f7ff f8b4 	bl	8002ce0 <HAL_RCC_GetPCLK1Freq>
 8003b78:	61f8      	str	r0, [r7, #28]
          break;
 8003b7a:	e01b      	b.n	8003bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetSysClockFreq();
 8003b7c:	f7ff f81a 	bl	8002bb4 <HAL_RCC_GetSysClockFreq>
 8003b80:	61f8      	str	r0, [r7, #28]
          break;
 8003b82:	e017      	b.n	8003bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003b84:	4b7d      	ldr	r3, [pc, #500]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b90:	d10d      	bne.n	8003bae <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
            frequency = HSI_VALUE;
 8003b92:	4b7b      	ldr	r3, [pc, #492]	; (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8003b94:	61fb      	str	r3, [r7, #28]
          break;
 8003b96:	e00a      	b.n	8003bae <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003b98:	4b78      	ldr	r3, [pc, #480]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d105      	bne.n	8003bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
            frequency = LSE_VALUE;
 8003ba6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003baa:	61fb      	str	r3, [r7, #28]
          break;
 8003bac:	e001      	b.n	8003bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
          break;
 8003bae:	bf00      	nop
 8003bb0:	e2b5      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003bb2:	bf00      	nop
        break;
 8003bb4:	e2b3      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003bb6:	4b71      	ldr	r3, [pc, #452]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bbc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003bc0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	2b40      	cmp	r3, #64	; 0x40
 8003bc6:	d00d      	beq.n	8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8003bc8:	2b40      	cmp	r3, #64	; 0x40
 8003bca:	d802      	bhi.n	8003bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d005      	beq.n	8003bdc <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8003bd0:	e024      	b.n	8003c1c <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
        switch(srcclk)
 8003bd2:	2b80      	cmp	r3, #128	; 0x80
 8003bd4:	d00a      	beq.n	8003bec <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8003bd6:	2bc0      	cmp	r3, #192	; 0xc0
 8003bd8:	d012      	beq.n	8003c00 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          break;
 8003bda:	e01f      	b.n	8003c1c <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003bdc:	f7ff f880 	bl	8002ce0 <HAL_RCC_GetPCLK1Freq>
 8003be0:	61f8      	str	r0, [r7, #28]
          break;
 8003be2:	e01b      	b.n	8003c1c <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetSysClockFreq();
 8003be4:	f7fe ffe6 	bl	8002bb4 <HAL_RCC_GetSysClockFreq>
 8003be8:	61f8      	str	r0, [r7, #28]
          break;
 8003bea:	e017      	b.n	8003c1c <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003bec:	4b63      	ldr	r3, [pc, #396]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bf8:	d10d      	bne.n	8003c16 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
            frequency = HSI_VALUE;
 8003bfa:	4b61      	ldr	r3, [pc, #388]	; (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8003bfc:	61fb      	str	r3, [r7, #28]
          break;
 8003bfe:	e00a      	b.n	8003c16 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003c00:	4b5e      	ldr	r3, [pc, #376]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d105      	bne.n	8003c1a <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
            frequency = LSE_VALUE;
 8003c0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c12:	61fb      	str	r3, [r7, #28]
          break;
 8003c14:	e001      	b.n	8003c1a <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
          break;
 8003c16:	bf00      	nop
 8003c18:	e281      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003c1a:	bf00      	nop
        break;
 8003c1c:	e27f      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003c1e:	4b57      	ldr	r3, [pc, #348]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003c20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c28:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c30:	d010      	beq.n	8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 8003c32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c36:	d802      	bhi.n	8003c3e <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d007      	beq.n	8003c4c <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          break;
 8003c3c:	e026      	b.n	8003c8c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
        switch(srcclk)
 8003c3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c42:	d00b      	beq.n	8003c5c <HAL_RCCEx_GetPeriphCLKFreq+0x75c>
 8003c44:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003c48:	d012      	beq.n	8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
          break;
 8003c4a:	e01f      	b.n	8003c8c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003c4c:	f7ff f848 	bl	8002ce0 <HAL_RCC_GetPCLK1Freq>
 8003c50:	61f8      	str	r0, [r7, #28]
          break;
 8003c52:	e01b      	b.n	8003c8c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 8003c54:	f7fe ffae 	bl	8002bb4 <HAL_RCC_GetSysClockFreq>
 8003c58:	61f8      	str	r0, [r7, #28]
          break;
 8003c5a:	e017      	b.n	8003c8c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003c5c:	4b47      	ldr	r3, [pc, #284]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c68:	d10d      	bne.n	8003c86 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
            frequency = HSI_VALUE;
 8003c6a:	4b45      	ldr	r3, [pc, #276]	; (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8003c6c:	61fb      	str	r3, [r7, #28]
          break;
 8003c6e:	e00a      	b.n	8003c86 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003c70:	4b42      	ldr	r3, [pc, #264]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	d105      	bne.n	8003c8a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = LSE_VALUE;
 8003c7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c82:	61fb      	str	r3, [r7, #28]
          break;
 8003c84:	e001      	b.n	8003c8a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
          break;
 8003c86:	bf00      	nop
 8003c88:	e249      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003c8a:	bf00      	nop
        break;
 8003c8c:	e247      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003c8e:	4b3b      	ldr	r3, [pc, #236]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c94:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003c98:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ca0:	d010      	beq.n	8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 8003ca2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ca6:	d802      	bhi.n	8003cae <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d007      	beq.n	8003cbc <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 8003cac:	e026      	b.n	8003cfc <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
        switch(srcclk)
 8003cae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003cb2:	d00b      	beq.n	8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8003cb4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003cb8:	d012      	beq.n	8003ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
          break;
 8003cba:	e01f      	b.n	8003cfc <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003cbc:	f7ff f810 	bl	8002ce0 <HAL_RCC_GetPCLK1Freq>
 8003cc0:	61f8      	str	r0, [r7, #28]
          break;
 8003cc2:	e01b      	b.n	8003cfc <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetSysClockFreq();
 8003cc4:	f7fe ff76 	bl	8002bb4 <HAL_RCC_GetSysClockFreq>
 8003cc8:	61f8      	str	r0, [r7, #28]
          break;
 8003cca:	e017      	b.n	8003cfc <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003ccc:	4b2b      	ldr	r3, [pc, #172]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cd8:	d10d      	bne.n	8003cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
            frequency = HSI_VALUE;
 8003cda:	4b29      	ldr	r3, [pc, #164]	; (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8003cdc:	61fb      	str	r3, [r7, #28]
          break;
 8003cde:	e00a      	b.n	8003cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003ce0:	4b26      	ldr	r3, [pc, #152]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ce6:	f003 0302 	and.w	r3, r3, #2
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d105      	bne.n	8003cfa <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
            frequency = LSE_VALUE;
 8003cee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cf2:	61fb      	str	r3, [r7, #28]
          break;
 8003cf4:	e001      	b.n	8003cfa <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
          break;
 8003cf6:	bf00      	nop
 8003cf8:	e211      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003cfa:	bf00      	nop
        break;
 8003cfc:	e20f      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8003cfe:	4b1f      	ldr	r3, [pc, #124]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d04:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003d08:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d10:	d007      	beq.n	8003d22 <HAL_RCCEx_GetPeriphCLKFreq+0x822>
 8003d12:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003d16:	d000      	beq.n	8003d1a <HAL_RCCEx_GetPeriphCLKFreq+0x81a>
          break;
 8003d18:	e02f      	b.n	8003d7a <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d1a:	f7fe ff4b 	bl	8002bb4 <HAL_RCC_GetSysClockFreq>
 8003d1e:	61f8      	str	r0, [r7, #28]
          break;
 8003d20:	e02b      	b.n	8003d7a <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8003d22:	4b16      	ldr	r3, [pc, #88]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d2a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d2e:	d123      	bne.n	8003d78 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
 8003d30:	4b12      	ldr	r3, [pc, #72]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003d32:	691b      	ldr	r3, [r3, #16]
 8003d34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d01d      	beq.n	8003d78 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003d3c:	4b0f      	ldr	r3, [pc, #60]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003d3e:	691b      	ldr	r3, [r3, #16]
 8003d40:	0a1b      	lsrs	r3, r3, #8
 8003d42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d46:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	68ba      	ldr	r2, [r7, #8]
 8003d4c:	fb02 f203 	mul.w	r2, r2, r3
 8003d50:	4b0a      	ldr	r3, [pc, #40]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	091b      	lsrs	r3, r3, #4
 8003d56:	f003 030f 	and.w	r3, r3, #15
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d60:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8003d62:	4b06      	ldr	r3, [pc, #24]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003d64:	691b      	ldr	r3, [r3, #16]
 8003d66:	0e5b      	lsrs	r3, r3, #25
 8003d68:	f003 0303 	and.w	r3, r3, #3
 8003d6c:	3301      	adds	r3, #1
 8003d6e:	005b      	lsls	r3, r3, #1
 8003d70:	69ba      	ldr	r2, [r7, #24]
 8003d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d76:	61fb      	str	r3, [r7, #28]
          break;
 8003d78:	bf00      	nop
        break;
 8003d7a:	e1d0      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8003d7c:	40021000 	.word	0x40021000
 8003d80:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8003d84:	4bac      	ldr	r3, [pc, #688]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003d86:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003d8a:	f003 0304 	and.w	r3, r3, #4
 8003d8e:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d103      	bne.n	8003d9e <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
          frequency = HAL_RCC_GetPCLK2Freq();
 8003d96:	f7fe ffb9 	bl	8002d0c <HAL_RCC_GetPCLK2Freq>
 8003d9a:	61f8      	str	r0, [r7, #28]
        break;
 8003d9c:	e1bf      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d9e:	f7fe ff09 	bl	8002bb4 <HAL_RCC_GetSysClockFreq>
 8003da2:	61f8      	str	r0, [r7, #28]
        break;
 8003da4:	e1bb      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8003da6:	4ba4      	ldr	r3, [pc, #656]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003da8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003dac:	f003 0318 	and.w	r3, r3, #24
 8003db0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	2b08      	cmp	r3, #8
 8003db6:	d028      	beq.n	8003e0a <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
 8003db8:	2b10      	cmp	r3, #16
 8003dba:	d009      	beq.n	8003dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d000      	beq.n	8003dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
          break;
 8003dc0:	e030      	b.n	8003e24 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003dc2:	69b9      	ldr	r1, [r7, #24]
 8003dc4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003dc8:	f000 fb92 	bl	80044f0 <RCCEx_GetSAIxPeriphCLKFreq>
 8003dcc:	61f8      	str	r0, [r7, #28]
          break;
 8003dce:	e029      	b.n	8003e24 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003dd0:	4b99      	ldr	r3, [pc, #612]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0302 	and.w	r3, r3, #2
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d120      	bne.n	8003e1e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003ddc:	4b96      	ldr	r3, [pc, #600]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0308 	and.w	r3, r3, #8
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d005      	beq.n	8003df4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
 8003de8:	4b93      	ldr	r3, [pc, #588]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	091b      	lsrs	r3, r3, #4
 8003dee:	f003 030f 	and.w	r3, r3, #15
 8003df2:	e005      	b.n	8003e00 <HAL_RCCEx_GetPeriphCLKFreq+0x900>
 8003df4:	4b90      	ldr	r3, [pc, #576]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003df6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dfa:	0a1b      	lsrs	r3, r3, #8
 8003dfc:	f003 030f 	and.w	r3, r3, #15
 8003e00:	4a8e      	ldr	r2, [pc, #568]	; (800403c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8003e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e06:	61fb      	str	r3, [r7, #28]
          break;
 8003e08:	e009      	b.n	8003e1e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e0a:	4b8b      	ldr	r3, [pc, #556]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e16:	d104      	bne.n	8003e22 <HAL_RCCEx_GetPeriphCLKFreq+0x922>
            frequency = HSI_VALUE;
 8003e18:	4b89      	ldr	r3, [pc, #548]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003e1a:	61fb      	str	r3, [r7, #28]
          break;
 8003e1c:	e001      	b.n	8003e22 <HAL_RCCEx_GetPeriphCLKFreq+0x922>
          break;
 8003e1e:	bf00      	nop
 8003e20:	e17d      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003e22:	bf00      	nop
        break;
 8003e24:	e17b      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003e26:	4b84      	ldr	r3, [pc, #528]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e2c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003e30:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e38:	d009      	beq.n	8003e4e <HAL_RCCEx_GetPeriphCLKFreq+0x94e>
 8003e3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e3e:	d00a      	beq.n	8003e56 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d000      	beq.n	8003e46 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8003e44:	e011      	b.n	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003e46:	f7fe ff4b 	bl	8002ce0 <HAL_RCC_GetPCLK1Freq>
 8003e4a:	61f8      	str	r0, [r7, #28]
          break;
 8003e4c:	e00d      	b.n	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetSysClockFreq();
 8003e4e:	f7fe feb1 	bl	8002bb4 <HAL_RCC_GetSysClockFreq>
 8003e52:	61f8      	str	r0, [r7, #28]
          break;
 8003e54:	e009      	b.n	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e56:	4b78      	ldr	r3, [pc, #480]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e62:	d101      	bne.n	8003e68 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
            frequency = HSI_VALUE;
 8003e64:	4b76      	ldr	r3, [pc, #472]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003e66:	61fb      	str	r3, [r7, #28]
          break;
 8003e68:	bf00      	nop
        break;
 8003e6a:	e158      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003e6c:	4b72      	ldr	r3, [pc, #456]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e72:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003e76:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e7e:	d009      	beq.n	8003e94 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8003e80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e84:	d00a      	beq.n	8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d000      	beq.n	8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          break;
 8003e8a:	e011      	b.n	8003eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003e8c:	f7fe ff28 	bl	8002ce0 <HAL_RCC_GetPCLK1Freq>
 8003e90:	61f8      	str	r0, [r7, #28]
          break;
 8003e92:	e00d      	b.n	8003eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003e94:	f7fe fe8e 	bl	8002bb4 <HAL_RCC_GetSysClockFreq>
 8003e98:	61f8      	str	r0, [r7, #28]
          break;
 8003e9a:	e009      	b.n	8003eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e9c:	4b66      	ldr	r3, [pc, #408]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ea4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ea8:	d101      	bne.n	8003eae <HAL_RCCEx_GetPeriphCLKFreq+0x9ae>
            frequency = HSI_VALUE;
 8003eaa:	4b65      	ldr	r3, [pc, #404]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003eac:	61fb      	str	r3, [r7, #28]
          break;
 8003eae:	bf00      	nop
        break;
 8003eb0:	e135      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8003eb2:	4b61      	ldr	r3, [pc, #388]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003eb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eb8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ebc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ec4:	d009      	beq.n	8003eda <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
 8003ec6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003eca:	d00a      	beq.n	8003ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d000      	beq.n	8003ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          break;
 8003ed0:	e011      	b.n	8003ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003ed2:	f7fe ff05 	bl	8002ce0 <HAL_RCC_GetPCLK1Freq>
 8003ed6:	61f8      	str	r0, [r7, #28]
          break;
 8003ed8:	e00d      	b.n	8003ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 8003eda:	f7fe fe6b 	bl	8002bb4 <HAL_RCC_GetSysClockFreq>
 8003ede:	61f8      	str	r0, [r7, #28]
          break;
 8003ee0:	e009      	b.n	8003ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003ee2:	4b55      	ldr	r3, [pc, #340]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003eea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003eee:	d101      	bne.n	8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
            frequency = HSI_VALUE;
 8003ef0:	4b53      	ldr	r3, [pc, #332]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003ef2:	61fb      	str	r3, [r7, #28]
          break;
 8003ef4:	bf00      	nop
        break;
 8003ef6:	e112      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8003ef8:	4b4f      	ldr	r3, [pc, #316]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003efa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003efe:	f003 0303 	and.w	r3, r3, #3
 8003f02:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d008      	beq.n	8003f1c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d302      	bcc.n	8003f14 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d008      	beq.n	8003f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 8003f12:	e011      	b.n	8003f38 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003f14:	f7fe fee4 	bl	8002ce0 <HAL_RCC_GetPCLK1Freq>
 8003f18:	61f8      	str	r0, [r7, #28]
          break;
 8003f1a:	e00d      	b.n	8003f38 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetSysClockFreq();
 8003f1c:	f7fe fe4a 	bl	8002bb4 <HAL_RCC_GetSysClockFreq>
 8003f20:	61f8      	str	r0, [r7, #28]
          break;
 8003f22:	e009      	b.n	8003f38 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003f24:	4b44      	ldr	r3, [pc, #272]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f30:	d101      	bne.n	8003f36 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
            frequency = HSI_VALUE;
 8003f32:	4b43      	ldr	r3, [pc, #268]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003f34:	61fb      	str	r3, [r7, #28]
          break;
 8003f36:	bf00      	nop
        break;
 8003f38:	e0f1      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003f3a:	4b3f      	ldr	r3, [pc, #252]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f40:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003f44:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003f4c:	d010      	beq.n	8003f70 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8003f4e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003f52:	d802      	bhi.n	8003f5a <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d007      	beq.n	8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          break;
 8003f58:	e02f      	b.n	8003fba <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        switch(srcclk)
 8003f5a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003f5e:	d012      	beq.n	8003f86 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 8003f60:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003f64:	d019      	beq.n	8003f9a <HAL_RCCEx_GetPeriphCLKFreq+0xa9a>
          break;
 8003f66:	e028      	b.n	8003fba <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003f68:	f7fe feba 	bl	8002ce0 <HAL_RCC_GetPCLK1Freq>
 8003f6c:	61f8      	str	r0, [r7, #28]
          break;
 8003f6e:	e024      	b.n	8003fba <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003f70:	4b31      	ldr	r3, [pc, #196]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003f72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f76:	f003 0302 	and.w	r3, r3, #2
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d118      	bne.n	8003fb0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
              frequency = LSI_VALUE;
 8003f7e:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003f82:	61fb      	str	r3, [r7, #28]
          break;
 8003f84:	e014      	b.n	8003fb0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003f86:	4b2c      	ldr	r3, [pc, #176]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f92:	d10f      	bne.n	8003fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
            frequency = HSI_VALUE;
 8003f94:	4b2a      	ldr	r3, [pc, #168]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003f96:	61fb      	str	r3, [r7, #28]
          break;
 8003f98:	e00c      	b.n	8003fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003f9a:	4b27      	ldr	r3, [pc, #156]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fa0:	f003 0302 	and.w	r3, r3, #2
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	d107      	bne.n	8003fb8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
            frequency = LSE_VALUE;
 8003fa8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003fac:	61fb      	str	r3, [r7, #28]
          break;
 8003fae:	e003      	b.n	8003fb8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
          break;
 8003fb0:	bf00      	nop
 8003fb2:	e0b4      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003fb4:	bf00      	nop
 8003fb6:	e0b2      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003fb8:	bf00      	nop
        break;
 8003fba:	e0b0      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8003fbc:	4b1e      	ldr	r3, [pc, #120]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fc2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003fc6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fce:	d010      	beq.n	8003ff2 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8003fd0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fd4:	d802      	bhi.n	8003fdc <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d007      	beq.n	8003fea <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
          break;
 8003fda:	e036      	b.n	800404a <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
        switch(srcclk)
 8003fdc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003fe0:	d012      	beq.n	8004008 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 8003fe2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003fe6:	d019      	beq.n	800401c <HAL_RCCEx_GetPeriphCLKFreq+0xb1c>
          break;
 8003fe8:	e02f      	b.n	800404a <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003fea:	f7fe fe79 	bl	8002ce0 <HAL_RCC_GetPCLK1Freq>
 8003fee:	61f8      	str	r0, [r7, #28]
          break;
 8003ff0:	e02b      	b.n	800404a <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003ff2:	4b11      	ldr	r3, [pc, #68]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003ff4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ff8:	f003 0302 	and.w	r3, r3, #2
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d118      	bne.n	8004032 <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
              frequency = LSI_VALUE;
 8004000:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8004004:	61fb      	str	r3, [r7, #28]
          break;
 8004006:	e014      	b.n	8004032 <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004008:	4b0b      	ldr	r3, [pc, #44]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004010:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004014:	d116      	bne.n	8004044 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
            frequency = HSI_VALUE;
 8004016:	4b0a      	ldr	r3, [pc, #40]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8004018:	61fb      	str	r3, [r7, #28]
          break;
 800401a:	e013      	b.n	8004044 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800401c:	4b06      	ldr	r3, [pc, #24]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800401e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004022:	f003 0302 	and.w	r3, r3, #2
 8004026:	2b02      	cmp	r3, #2
 8004028:	d10e      	bne.n	8004048 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
            frequency = LSE_VALUE;
 800402a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800402e:	61fb      	str	r3, [r7, #28]
          break;
 8004030:	e00a      	b.n	8004048 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 8004032:	bf00      	nop
 8004034:	e073      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8004036:	bf00      	nop
 8004038:	40021000 	.word	0x40021000
 800403c:	0800b014 	.word	0x0800b014
 8004040:	00f42400 	.word	0x00f42400
          break;
 8004044:	bf00      	nop
 8004046:	e06a      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8004048:	bf00      	nop
        break;
 800404a:	e068      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800404c:	4b36      	ldr	r3, [pc, #216]	; (8004128 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 800404e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004052:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004056:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800405e:	d009      	beq.n	8004074 <HAL_RCCEx_GetPeriphCLKFreq+0xb74>
 8004060:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004064:	d023      	beq.n	80040ae <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
 8004066:	2b00      	cmp	r3, #0
 8004068:	d000      	beq.n	800406c <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
          break;
 800406a:	e050      	b.n	800410e <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetSysClockFreq();
 800406c:	f7fe fda2 	bl	8002bb4 <HAL_RCC_GetSysClockFreq>
 8004070:	61f8      	str	r0, [r7, #28]
          break;
 8004072:	e04c      	b.n	800410e <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004074:	4b2c      	ldr	r3, [pc, #176]	; (8004128 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0302 	and.w	r3, r3, #2
 800407c:	2b02      	cmp	r3, #2
 800407e:	d143      	bne.n	8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004080:	4b29      	ldr	r3, [pc, #164]	; (8004128 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 0308 	and.w	r3, r3, #8
 8004088:	2b00      	cmp	r3, #0
 800408a:	d005      	beq.n	8004098 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 800408c:	4b26      	ldr	r3, [pc, #152]	; (8004128 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	091b      	lsrs	r3, r3, #4
 8004092:	f003 030f 	and.w	r3, r3, #15
 8004096:	e005      	b.n	80040a4 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8004098:	4b23      	ldr	r3, [pc, #140]	; (8004128 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 800409a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800409e:	0a1b      	lsrs	r3, r3, #8
 80040a0:	f003 030f 	and.w	r3, r3, #15
 80040a4:	4a21      	ldr	r2, [pc, #132]	; (800412c <HAL_RCCEx_GetPeriphCLKFreq+0xc2c>)
 80040a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040aa:	61fb      	str	r3, [r7, #28]
          break;
 80040ac:	e02c      	b.n	8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80040ae:	4b1e      	ldr	r3, [pc, #120]	; (8004128 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040b6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80040ba:	d127      	bne.n	800410c <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80040bc:	4b1a      	ldr	r3, [pc, #104]	; (8004128 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040c8:	d120      	bne.n	800410c <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80040ca:	4b17      	ldr	r3, [pc, #92]	; (8004128 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	0a1b      	lsrs	r3, r3, #8
 80040d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040d4:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	68ba      	ldr	r2, [r7, #8]
 80040da:	fb02 f203 	mul.w	r2, r2, r3
 80040de:	4b12      	ldr	r3, [pc, #72]	; (8004128 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	091b      	lsrs	r3, r3, #4
 80040e4:	f003 030f 	and.w	r3, r3, #15
 80040e8:	3301      	adds	r3, #1
 80040ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ee:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80040f0:	4b0d      	ldr	r3, [pc, #52]	; (8004128 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	0d5b      	lsrs	r3, r3, #21
 80040f6:	f003 0303 	and.w	r3, r3, #3
 80040fa:	3301      	adds	r3, #1
 80040fc:	005b      	lsls	r3, r3, #1
 80040fe:	69ba      	ldr	r2, [r7, #24]
 8004100:	fbb2 f3f3 	udiv	r3, r2, r3
 8004104:	61fb      	str	r3, [r7, #28]
          break;
 8004106:	e001      	b.n	800410c <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
          break;
 8004108:	bf00      	nop
 800410a:	e008      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 800410c:	bf00      	nop
        break;
 800410e:	e006      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8004110:	bf00      	nop
 8004112:	e004      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8004114:	bf00      	nop
 8004116:	e002      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8004118:	bf00      	nop
 800411a:	e000      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 800411c:	bf00      	nop
    }
  }

  return(frequency);
 800411e:	69fb      	ldr	r3, [r7, #28]
}
 8004120:	4618      	mov	r0, r3
 8004122:	3720      	adds	r7, #32
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}
 8004128:	40021000 	.word	0x40021000
 800412c:	0800b014 	.word	0x0800b014

08004130 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800413a:	2300      	movs	r3, #0
 800413c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800413e:	4b70      	ldr	r3, [pc, #448]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004140:	68db      	ldr	r3, [r3, #12]
 8004142:	f003 0303 	and.w	r3, r3, #3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d00e      	beq.n	8004168 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800414a:	4b6d      	ldr	r3, [pc, #436]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	f003 0203 	and.w	r2, r3, #3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	429a      	cmp	r2, r3
 8004158:	d103      	bne.n	8004162 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
       ||
 800415e:	2b00      	cmp	r3, #0
 8004160:	d13f      	bne.n	80041e2 <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	73fb      	strb	r3, [r7, #15]
 8004166:	e03c      	b.n	80041e2 <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2b02      	cmp	r3, #2
 800416e:	d00c      	beq.n	800418a <RCCEx_PLLSAI1_Config+0x5a>
 8004170:	2b03      	cmp	r3, #3
 8004172:	d013      	beq.n	800419c <RCCEx_PLLSAI1_Config+0x6c>
 8004174:	2b01      	cmp	r3, #1
 8004176:	d120      	bne.n	80041ba <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004178:	4b61      	ldr	r3, [pc, #388]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0302 	and.w	r3, r3, #2
 8004180:	2b00      	cmp	r3, #0
 8004182:	d11d      	bne.n	80041c0 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004188:	e01a      	b.n	80041c0 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800418a:	4b5d      	ldr	r3, [pc, #372]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004192:	2b00      	cmp	r3, #0
 8004194:	d116      	bne.n	80041c4 <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800419a:	e013      	b.n	80041c4 <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800419c:	4b58      	ldr	r3, [pc, #352]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d10f      	bne.n	80041c8 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80041a8:	4b55      	ldr	r3, [pc, #340]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d109      	bne.n	80041c8 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80041b8:	e006      	b.n	80041c8 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	73fb      	strb	r3, [r7, #15]
      break;
 80041be:	e004      	b.n	80041ca <RCCEx_PLLSAI1_Config+0x9a>
      break;
 80041c0:	bf00      	nop
 80041c2:	e002      	b.n	80041ca <RCCEx_PLLSAI1_Config+0x9a>
      break;
 80041c4:	bf00      	nop
 80041c6:	e000      	b.n	80041ca <RCCEx_PLLSAI1_Config+0x9a>
      break;
 80041c8:	bf00      	nop
    }

    if(status == HAL_OK)
 80041ca:	7bfb      	ldrb	r3, [r7, #15]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d108      	bne.n	80041e2 <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80041d0:	494b      	ldr	r1, [pc, #300]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 80041d2:	4b4b      	ldr	r3, [pc, #300]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	f023 0203 	bic.w	r2, r3, #3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4313      	orrs	r3, r2
 80041e0:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80041e2:	7bfb      	ldrb	r3, [r7, #15]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	f040 8086 	bne.w	80042f6 <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80041ea:	4a45      	ldr	r2, [pc, #276]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 80041ec:	4b44      	ldr	r3, [pc, #272]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80041f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041f6:	f7fc f813 	bl	8000220 <HAL_GetTick>
 80041fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80041fc:	e009      	b.n	8004212 <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80041fe:	f7fc f80f 	bl	8000220 <HAL_GetTick>
 8004202:	4602      	mov	r2, r0
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	1ad3      	subs	r3, r2, r3
 8004208:	2b02      	cmp	r3, #2
 800420a:	d902      	bls.n	8004212 <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 800420c:	2303      	movs	r3, #3
 800420e:	73fb      	strb	r3, [r7, #15]
        break;
 8004210:	e005      	b.n	800421e <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004212:	4b3b      	ldr	r3, [pc, #236]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d1ef      	bne.n	80041fe <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 800421e:	7bfb      	ldrb	r3, [r7, #15]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d168      	bne.n	80042f6 <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d113      	bne.n	8004252 <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800422a:	4835      	ldr	r0, [pc, #212]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 800422c:	4b34      	ldr	r3, [pc, #208]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 800422e:	691a      	ldr	r2, [r3, #16]
 8004230:	4b34      	ldr	r3, [pc, #208]	; (8004304 <RCCEx_PLLSAI1_Config+0x1d4>)
 8004232:	4013      	ands	r3, r2
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	6892      	ldr	r2, [r2, #8]
 8004238:	0211      	lsls	r1, r2, #8
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	68d2      	ldr	r2, [r2, #12]
 800423e:	06d2      	lsls	r2, r2, #27
 8004240:	4311      	orrs	r1, r2
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	6852      	ldr	r2, [r2, #4]
 8004246:	3a01      	subs	r2, #1
 8004248:	0112      	lsls	r2, r2, #4
 800424a:	430a      	orrs	r2, r1
 800424c:	4313      	orrs	r3, r2
 800424e:	6103      	str	r3, [r0, #16]
 8004250:	e02d      	b.n	80042ae <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	2b01      	cmp	r3, #1
 8004256:	d115      	bne.n	8004284 <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004258:	4829      	ldr	r0, [pc, #164]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 800425a:	4b29      	ldr	r3, [pc, #164]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 800425c:	691a      	ldr	r2, [r3, #16]
 800425e:	4b2a      	ldr	r3, [pc, #168]	; (8004308 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004260:	4013      	ands	r3, r2
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	6892      	ldr	r2, [r2, #8]
 8004266:	0211      	lsls	r1, r2, #8
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	6912      	ldr	r2, [r2, #16]
 800426c:	0852      	lsrs	r2, r2, #1
 800426e:	3a01      	subs	r2, #1
 8004270:	0552      	lsls	r2, r2, #21
 8004272:	4311      	orrs	r1, r2
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	6852      	ldr	r2, [r2, #4]
 8004278:	3a01      	subs	r2, #1
 800427a:	0112      	lsls	r2, r2, #4
 800427c:	430a      	orrs	r2, r1
 800427e:	4313      	orrs	r3, r2
 8004280:	6103      	str	r3, [r0, #16]
 8004282:	e014      	b.n	80042ae <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004284:	481e      	ldr	r0, [pc, #120]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004286:	4b1e      	ldr	r3, [pc, #120]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004288:	691a      	ldr	r2, [r3, #16]
 800428a:	4b20      	ldr	r3, [pc, #128]	; (800430c <RCCEx_PLLSAI1_Config+0x1dc>)
 800428c:	4013      	ands	r3, r2
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	6892      	ldr	r2, [r2, #8]
 8004292:	0211      	lsls	r1, r2, #8
 8004294:	687a      	ldr	r2, [r7, #4]
 8004296:	6952      	ldr	r2, [r2, #20]
 8004298:	0852      	lsrs	r2, r2, #1
 800429a:	3a01      	subs	r2, #1
 800429c:	0652      	lsls	r2, r2, #25
 800429e:	4311      	orrs	r1, r2
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	6852      	ldr	r2, [r2, #4]
 80042a4:	3a01      	subs	r2, #1
 80042a6:	0112      	lsls	r2, r2, #4
 80042a8:	430a      	orrs	r2, r1
 80042aa:	4313      	orrs	r3, r2
 80042ac:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80042ae:	4a14      	ldr	r2, [pc, #80]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 80042b0:	4b13      	ldr	r3, [pc, #76]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80042b8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042ba:	f7fb ffb1 	bl	8000220 <HAL_GetTick>
 80042be:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80042c0:	e009      	b.n	80042d6 <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80042c2:	f7fb ffad 	bl	8000220 <HAL_GetTick>
 80042c6:	4602      	mov	r2, r0
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	2b02      	cmp	r3, #2
 80042ce:	d902      	bls.n	80042d6 <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 80042d0:	2303      	movs	r3, #3
 80042d2:	73fb      	strb	r3, [r7, #15]
          break;
 80042d4:	e005      	b.n	80042e2 <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80042d6:	4b0a      	ldr	r3, [pc, #40]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d0ef      	beq.n	80042c2 <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 80042e2:	7bfb      	ldrb	r3, [r7, #15]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d106      	bne.n	80042f6 <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80042e8:	4905      	ldr	r1, [pc, #20]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 80042ea:	4b05      	ldr	r3, [pc, #20]	; (8004300 <RCCEx_PLLSAI1_Config+0x1d0>)
 80042ec:	691a      	ldr	r2, [r3, #16]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	699b      	ldr	r3, [r3, #24]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80042f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3710      	adds	r7, #16
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	40021000 	.word	0x40021000
 8004304:	07ff800f 	.word	0x07ff800f
 8004308:	ff9f800f 	.word	0xff9f800f
 800430c:	f9ff800f 	.word	0xf9ff800f

08004310 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800431a:	2300      	movs	r3, #0
 800431c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800431e:	4b70      	ldr	r3, [pc, #448]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	f003 0303 	and.w	r3, r3, #3
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00e      	beq.n	8004348 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800432a:	4b6d      	ldr	r3, [pc, #436]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800432c:	68db      	ldr	r3, [r3, #12]
 800432e:	f003 0203 	and.w	r2, r3, #3
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	429a      	cmp	r2, r3
 8004338:	d103      	bne.n	8004342 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
       ||
 800433e:	2b00      	cmp	r3, #0
 8004340:	d13f      	bne.n	80043c2 <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	73fb      	strb	r3, [r7, #15]
 8004346:	e03c      	b.n	80043c2 <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2b02      	cmp	r3, #2
 800434e:	d00c      	beq.n	800436a <RCCEx_PLLSAI2_Config+0x5a>
 8004350:	2b03      	cmp	r3, #3
 8004352:	d013      	beq.n	800437c <RCCEx_PLLSAI2_Config+0x6c>
 8004354:	2b01      	cmp	r3, #1
 8004356:	d120      	bne.n	800439a <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004358:	4b61      	ldr	r3, [pc, #388]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0302 	and.w	r3, r3, #2
 8004360:	2b00      	cmp	r3, #0
 8004362:	d11d      	bne.n	80043a0 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004368:	e01a      	b.n	80043a0 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800436a:	4b5d      	ldr	r3, [pc, #372]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004372:	2b00      	cmp	r3, #0
 8004374:	d116      	bne.n	80043a4 <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800437a:	e013      	b.n	80043a4 <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800437c:	4b58      	ldr	r3, [pc, #352]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d10f      	bne.n	80043a8 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004388:	4b55      	ldr	r3, [pc, #340]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004390:	2b00      	cmp	r3, #0
 8004392:	d109      	bne.n	80043a8 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004398:	e006      	b.n	80043a8 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	73fb      	strb	r3, [r7, #15]
      break;
 800439e:	e004      	b.n	80043aa <RCCEx_PLLSAI2_Config+0x9a>
      break;
 80043a0:	bf00      	nop
 80043a2:	e002      	b.n	80043aa <RCCEx_PLLSAI2_Config+0x9a>
      break;
 80043a4:	bf00      	nop
 80043a6:	e000      	b.n	80043aa <RCCEx_PLLSAI2_Config+0x9a>
      break;
 80043a8:	bf00      	nop
    }

    if(status == HAL_OK)
 80043aa:	7bfb      	ldrb	r3, [r7, #15]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d108      	bne.n	80043c2 <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80043b0:	494b      	ldr	r1, [pc, #300]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 80043b2:	4b4b      	ldr	r3, [pc, #300]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	f023 0203 	bic.w	r2, r3, #3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4313      	orrs	r3, r2
 80043c0:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80043c2:	7bfb      	ldrb	r3, [r7, #15]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	f040 8086 	bne.w	80044d6 <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80043ca:	4a45      	ldr	r2, [pc, #276]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 80043cc:	4b44      	ldr	r3, [pc, #272]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043d6:	f7fb ff23 	bl	8000220 <HAL_GetTick>
 80043da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043dc:	e009      	b.n	80043f2 <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80043de:	f7fb ff1f 	bl	8000220 <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d902      	bls.n	80043f2 <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	73fb      	strb	r3, [r7, #15]
        break;
 80043f0:	e005      	b.n	80043fe <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043f2:	4b3b      	ldr	r3, [pc, #236]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d1ef      	bne.n	80043de <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 80043fe:	7bfb      	ldrb	r3, [r7, #15]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d168      	bne.n	80044d6 <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d113      	bne.n	8004432 <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800440a:	4835      	ldr	r0, [pc, #212]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800440c:	4b34      	ldr	r3, [pc, #208]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800440e:	695a      	ldr	r2, [r3, #20]
 8004410:	4b34      	ldr	r3, [pc, #208]	; (80044e4 <RCCEx_PLLSAI2_Config+0x1d4>)
 8004412:	4013      	ands	r3, r2
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	6892      	ldr	r2, [r2, #8]
 8004418:	0211      	lsls	r1, r2, #8
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	68d2      	ldr	r2, [r2, #12]
 800441e:	06d2      	lsls	r2, r2, #27
 8004420:	4311      	orrs	r1, r2
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	6852      	ldr	r2, [r2, #4]
 8004426:	3a01      	subs	r2, #1
 8004428:	0112      	lsls	r2, r2, #4
 800442a:	430a      	orrs	r2, r1
 800442c:	4313      	orrs	r3, r2
 800442e:	6143      	str	r3, [r0, #20]
 8004430:	e02d      	b.n	800448e <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d115      	bne.n	8004464 <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004438:	4829      	ldr	r0, [pc, #164]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800443a:	4b29      	ldr	r3, [pc, #164]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800443c:	695a      	ldr	r2, [r3, #20]
 800443e:	4b2a      	ldr	r3, [pc, #168]	; (80044e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004440:	4013      	ands	r3, r2
 8004442:	687a      	ldr	r2, [r7, #4]
 8004444:	6892      	ldr	r2, [r2, #8]
 8004446:	0211      	lsls	r1, r2, #8
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	6912      	ldr	r2, [r2, #16]
 800444c:	0852      	lsrs	r2, r2, #1
 800444e:	3a01      	subs	r2, #1
 8004450:	0552      	lsls	r2, r2, #21
 8004452:	4311      	orrs	r1, r2
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	6852      	ldr	r2, [r2, #4]
 8004458:	3a01      	subs	r2, #1
 800445a:	0112      	lsls	r2, r2, #4
 800445c:	430a      	orrs	r2, r1
 800445e:	4313      	orrs	r3, r2
 8004460:	6143      	str	r3, [r0, #20]
 8004462:	e014      	b.n	800448e <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004464:	481e      	ldr	r0, [pc, #120]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004466:	4b1e      	ldr	r3, [pc, #120]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004468:	695a      	ldr	r2, [r3, #20]
 800446a:	4b20      	ldr	r3, [pc, #128]	; (80044ec <RCCEx_PLLSAI2_Config+0x1dc>)
 800446c:	4013      	ands	r3, r2
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	6892      	ldr	r2, [r2, #8]
 8004472:	0211      	lsls	r1, r2, #8
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	6952      	ldr	r2, [r2, #20]
 8004478:	0852      	lsrs	r2, r2, #1
 800447a:	3a01      	subs	r2, #1
 800447c:	0652      	lsls	r2, r2, #25
 800447e:	4311      	orrs	r1, r2
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	6852      	ldr	r2, [r2, #4]
 8004484:	3a01      	subs	r2, #1
 8004486:	0112      	lsls	r2, r2, #4
 8004488:	430a      	orrs	r2, r1
 800448a:	4313      	orrs	r3, r2
 800448c:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800448e:	4a14      	ldr	r2, [pc, #80]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004490:	4b13      	ldr	r3, [pc, #76]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004498:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800449a:	f7fb fec1 	bl	8000220 <HAL_GetTick>
 800449e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80044a0:	e009      	b.n	80044b6 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80044a2:	f7fb febd 	bl	8000220 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	d902      	bls.n	80044b6 <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 80044b0:	2303      	movs	r3, #3
 80044b2:	73fb      	strb	r3, [r7, #15]
          break;
 80044b4:	e005      	b.n	80044c2 <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80044b6:	4b0a      	ldr	r3, [pc, #40]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d0ef      	beq.n	80044a2 <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 80044c2:	7bfb      	ldrb	r3, [r7, #15]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d106      	bne.n	80044d6 <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80044c8:	4905      	ldr	r1, [pc, #20]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 80044ca:	4b05      	ldr	r3, [pc, #20]	; (80044e0 <RCCEx_PLLSAI2_Config+0x1d0>)
 80044cc:	695a      	ldr	r2, [r3, #20]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	699b      	ldr	r3, [r3, #24]
 80044d2:	4313      	orrs	r3, r2
 80044d4:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80044d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80044d8:	4618      	mov	r0, r3
 80044da:	3710      	adds	r7, #16
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	40021000 	.word	0x40021000
 80044e4:	07ff800f 	.word	0x07ff800f
 80044e8:	ff9f800f 	.word	0xff9f800f
 80044ec:	f9ff800f 	.word	0xf9ff800f

080044f0 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b089      	sub	sp, #36	; 0x24
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80044fa:	2300      	movs	r3, #0
 80044fc:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80044fe:	2300      	movs	r3, #0
 8004500:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8004502:	2300      	movs	r3, #0
 8004504:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800450c:	d10c      	bne.n	8004528 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800450e:	4b7f      	ldr	r3, [pc, #508]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004510:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004514:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8004518:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	2b60      	cmp	r3, #96	; 0x60
 800451e:	d114      	bne.n	800454a <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004520:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004524:	61fb      	str	r3, [r7, #28]
 8004526:	e010      	b.n	800454a <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800452e:	d10c      	bne.n	800454a <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8004530:	4b76      	ldr	r3, [pc, #472]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004532:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004536:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800453a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800453c:	69bb      	ldr	r3, [r7, #24]
 800453e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004542:	d102      	bne.n	800454a <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8004544:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004548:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	2b00      	cmp	r3, #0
 800454e:	f040 80d6 	bne.w	80046fe <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
  {
    pllvco = InputFrequency;
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	2b40      	cmp	r3, #64	; 0x40
 800455a:	d003      	beq.n	8004564 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004562:	d13b      	bne.n	80045dc <RCCEx_GetSAIxPeriphCLKFreq+0xec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004564:	4b69      	ldr	r3, [pc, #420]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800456c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004570:	f040 80c4 	bne.w	80046fc <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
 8004574:	4b65      	ldr	r3, [pc, #404]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800457c:	2b00      	cmp	r3, #0
 800457e:	f000 80bd 	beq.w	80046fc <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004582:	4b62      	ldr	r3, [pc, #392]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	091b      	lsrs	r3, r3, #4
 8004588:	f003 030f 	and.w	r3, r3, #15
 800458c:	3301      	adds	r3, #1
 800458e:	693a      	ldr	r2, [r7, #16]
 8004590:	fbb2 f3f3 	udiv	r3, r2, r3
 8004594:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004596:	4b5d      	ldr	r3, [pc, #372]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	0a1b      	lsrs	r3, r3, #8
 800459c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80045a0:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 80045a2:	4b5a      	ldr	r3, [pc, #360]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	0edb      	lsrs	r3, r3, #27
 80045a8:	f003 031f 	and.w	r3, r3, #31
 80045ac:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d10a      	bne.n	80045ca <RCCEx_GetSAIxPeriphCLKFreq+0xda>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80045b4:	4b55      	ldr	r3, [pc, #340]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d002      	beq.n	80045c6 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          {
            pllp = 17U;
 80045c0:	2311      	movs	r3, #17
 80045c2:	617b      	str	r3, [r7, #20]
 80045c4:	e001      	b.n	80045ca <RCCEx_GetSAIxPeriphCLKFreq+0xda>
          }
          else
          {
            pllp = 7U;
 80045c6:	2307      	movs	r3, #7
 80045c8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	fb02 f203 	mul.w	r2, r2, r3
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045d8:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80045da:	e08f      	b.n	80046fc <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d13a      	bne.n	8004658 <RCCEx_GetSAIxPeriphCLKFreq+0x168>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 80045e2:	4b4a      	ldr	r3, [pc, #296]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80045ee:	f040 8086 	bne.w	80046fe <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 80045f2:	4b46      	ldr	r3, [pc, #280]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80045f4:	691b      	ldr	r3, [r3, #16]
 80045f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d07f      	beq.n	80046fe <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80045fe:	4b43      	ldr	r3, [pc, #268]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004600:	691b      	ldr	r3, [r3, #16]
 8004602:	091b      	lsrs	r3, r3, #4
 8004604:	f003 030f 	and.w	r3, r3, #15
 8004608:	3301      	adds	r3, #1
 800460a:	693a      	ldr	r2, [r7, #16]
 800460c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004610:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004612:	4b3e      	ldr	r3, [pc, #248]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004614:	691b      	ldr	r3, [r3, #16]
 8004616:	0a1b      	lsrs	r3, r3, #8
 8004618:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800461c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 800461e:	4b3b      	ldr	r3, [pc, #236]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004620:	691b      	ldr	r3, [r3, #16]
 8004622:	0edb      	lsrs	r3, r3, #27
 8004624:	f003 031f 	and.w	r3, r3, #31
 8004628:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d10a      	bne.n	8004646 <RCCEx_GetSAIxPeriphCLKFreq+0x156>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8004630:	4b36      	ldr	r3, [pc, #216]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004632:	691b      	ldr	r3, [r3, #16]
 8004634:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d002      	beq.n	8004642 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          {
            pllp = 17U;
 800463c:	2311      	movs	r3, #17
 800463e:	617b      	str	r3, [r7, #20]
 8004640:	e001      	b.n	8004646 <RCCEx_GetSAIxPeriphCLKFreq+0x156>
          }
          else
          {
            pllp = 7U;
 8004642:	2307      	movs	r3, #7
 8004644:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	68fa      	ldr	r2, [r7, #12]
 800464a:	fb02 f203 	mul.w	r2, r2, r3
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	fbb2 f3f3 	udiv	r3, r2, r3
 8004654:	61fb      	str	r3, [r7, #28]
 8004656:	e052      	b.n	80046fe <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 8004658:	69bb      	ldr	r3, [r7, #24]
 800465a:	2b80      	cmp	r3, #128	; 0x80
 800465c:	d003      	beq.n	8004666 <RCCEx_GetSAIxPeriphCLKFreq+0x176>
 800465e:	69bb      	ldr	r3, [r7, #24]
 8004660:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004664:	d109      	bne.n	800467a <RCCEx_GetSAIxPeriphCLKFreq+0x18a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004666:	4b29      	ldr	r3, [pc, #164]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800466e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004672:	d144      	bne.n	80046fe <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
        frequency = HSI_VALUE;
 8004674:	4b26      	ldr	r3, [pc, #152]	; (8004710 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 8004676:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004678:	e041      	b.n	80046fe <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800467a:	69bb      	ldr	r3, [r7, #24]
 800467c:	2b20      	cmp	r3, #32
 800467e:	d003      	beq.n	8004688 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
 8004680:	69bb      	ldr	r3, [r7, #24]
 8004682:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004686:	d13a      	bne.n	80046fe <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8004688:	4b20      	ldr	r3, [pc, #128]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004690:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004694:	d133      	bne.n	80046fe <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 8004696:	4b1d      	ldr	r3, [pc, #116]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d02d      	beq.n	80046fe <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 80046a2:	4b1a      	ldr	r3, [pc, #104]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80046a4:	695b      	ldr	r3, [r3, #20]
 80046a6:	091b      	lsrs	r3, r3, #4
 80046a8:	f003 030f 	and.w	r3, r3, #15
 80046ac:	3301      	adds	r3, #1
 80046ae:	693a      	ldr	r2, [r7, #16]
 80046b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046b4:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80046b6:	4b15      	ldr	r3, [pc, #84]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	0a1b      	lsrs	r3, r3, #8
 80046bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046c0:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 80046c2:	4b12      	ldr	r3, [pc, #72]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80046c4:	695b      	ldr	r3, [r3, #20]
 80046c6:	0edb      	lsrs	r3, r3, #27
 80046c8:	f003 031f 	and.w	r3, r3, #31
 80046cc:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d10a      	bne.n	80046ea <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80046d4:	4b0d      	ldr	r3, [pc, #52]	; (800470c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80046d6:	695b      	ldr	r3, [r3, #20]
 80046d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d002      	beq.n	80046e6 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          {
            pllp = 17U;
 80046e0:	2311      	movs	r3, #17
 80046e2:	617b      	str	r3, [r7, #20]
 80046e4:	e001      	b.n	80046ea <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
          }
          else
          {
            pllp = 7U;
 80046e6:	2307      	movs	r3, #7
 80046e8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	fb02 f203 	mul.w	r2, r2, r3
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046f8:	61fb      	str	r3, [r7, #28]
 80046fa:	e000      	b.n	80046fe <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80046fc:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80046fe:	69fb      	ldr	r3, [r7, #28]
}
 8004700:	4618      	mov	r0, r3
 8004702:	3724      	adds	r7, #36	; 0x24
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr
 800470c:	40021000 	.word	0x40021000
 8004710:	00f42400 	.word	0x00f42400

08004714 <val2ascii>:
static CONSOLE_CTL console_ctl;


// lASCII
static uint8_t val2ascii(uint8_t val)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	4603      	mov	r3, r0
 800471c:	71fb      	strb	r3, [r7, #7]
	if (val > 9) {
 800471e:	79fb      	ldrb	r3, [r7, #7]
 8004720:	2b09      	cmp	r3, #9
 8004722:	d901      	bls.n	8004728 <val2ascii+0x14>
		return 0xFF;
 8004724:	23ff      	movs	r3, #255	; 0xff
 8004726:	e002      	b.n	800472e <val2ascii+0x1a>
	}
	
	return 0x30+val;
 8004728:	79fb      	ldrb	r3, [r7, #7]
 800472a:	3330      	adds	r3, #48	; 0x30
 800472c:	b2db      	uxtb	r3, r3
}
 800472e:	4618      	mov	r0, r3
 8004730:	370c      	adds	r7, #12
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr

0800473a <console_recv>:

// R\[M
static uint8_t console_recv(void)
{
 800473a:	b580      	push	{r7, lr}
 800473c:	b082      	sub	sp, #8
 800473e:	af00      	add	r7, sp, #0
	uint8_t data;
	int32_t size;
	
	// M
	size = usart_recv(CONSOLE_USART_CH, &data, 1);
 8004740:	1cfb      	adds	r3, r7, #3
 8004742:	2201      	movs	r2, #1
 8004744:	4619      	mov	r1, r3
 8004746:	2000      	movs	r0, #0
 8004748:	f003 fd0e 	bl	8008168 <usart_recv>
 800474c:	6078      	str	r0, [r7, #4]
	// TCYH
	if (size != 1) {
		; //  TCY
	}
	
	return data;
 800474e:	78fb      	ldrb	r3, [r7, #3]
}
 8004750:	4618      	mov	r0, r3
 8004752:	3708      	adds	r7, #8
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <console_analysis>:

// R\[M
static void console_analysis(uint8_t data)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b086      	sub	sp, #24
 800475c:	af00      	add	r7, sp, #0
 800475e:	4603      	mov	r3, r0
 8004760:	71fb      	strb	r3, [r7, #7]
	CONSOLE_CTL *this = &console_ctl;
 8004762:	4b38      	ldr	r3, [pc, #224]	; (8004844 <console_analysis+0xec>)
 8004764:	613b      	str	r3, [r7, #16]
	COMMAND_INFO *cmd_info;
	uint8_t i;
	
	switch (data) {
 8004766:	79fb      	ldrb	r3, [r7, #7]
 8004768:	2b09      	cmp	r3, #9
 800476a:	d004      	beq.n	8004776 <console_analysis+0x1e>
 800476c:	2b0a      	cmp	r3, #10
 800476e:	d023      	beq.n	80047b8 <console_analysis+0x60>
 8004770:	2b08      	cmp	r3, #8
 8004772:	d061      	beq.n	8004838 <console_analysis+0xe0>
 8004774:	e052      	b.n	800481c <console_analysis+0xc4>
		case '\t':	// tab
			// R}h\
			console_str_send((uint8_t*)"\n");
 8004776:	4834      	ldr	r0, [pc, #208]	; (8004848 <console_analysis+0xf0>)
 8004778:	f000 f8be 	bl	80048f8 <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 800477c:	2300      	movs	r3, #0
 800477e:	75fb      	strb	r3, [r7, #23]
 8004780:	e010      	b.n	80047a4 <console_analysis+0x4c>
				cmd_info = &(this->cmd_info[i]);
 8004782:	7dfb      	ldrb	r3, [r7, #23]
 8004784:	3311      	adds	r3, #17
 8004786:	00db      	lsls	r3, r3, #3
 8004788:	693a      	ldr	r2, [r7, #16]
 800478a:	4413      	add	r3, r2
 800478c:	60fb      	str	r3, [r7, #12]
				console_str_send((uint8_t*)cmd_info->input);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4618      	mov	r0, r3
 8004794:	f000 f8b0 	bl	80048f8 <console_str_send>
				console_str_send((uint8_t*)"\n");
 8004798:	482b      	ldr	r0, [pc, #172]	; (8004848 <console_analysis+0xf0>)
 800479a:	f000 f8ad 	bl	80048f8 <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 800479e:	7dfb      	ldrb	r3, [r7, #23]
 80047a0:	3301      	adds	r3, #1
 80047a2:	75fb      	strb	r3, [r7, #23]
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 80047aa:	7dfa      	ldrb	r2, [r7, #23]
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d3e8      	bcc.n	8004782 <console_analysis+0x2a>
			}
			console_str_send((uint8_t*)"\n");
 80047b0:	4825      	ldr	r0, [pc, #148]	; (8004848 <console_analysis+0xf0>)
 80047b2:	f000 f8a1 	bl	80048f8 <console_str_send>
			break;
 80047b6:	e040      	b.n	800483a <console_analysis+0xe2>
		case '\b':	// back space
			break;
		case '\n':	// Enter
			// NULL
			this->buf[this->buf_idx++] = '\0';
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 80047be:	1c5a      	adds	r2, r3, #1
 80047c0:	b2d1      	uxtb	r1, r2
 80047c2:	693a      	ldr	r2, [r7, #16]
 80047c4:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 80047c8:	461a      	mov	r2, r3
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	4413      	add	r3, r2
 80047ce:	2200      	movs	r2, #0
 80047d0:	715a      	strb	r2, [r3, #5]
			// R}hH
			for (i = 0; i < this->cmd_idx; i++) {
 80047d2:	2300      	movs	r3, #0
 80047d4:	75fb      	strb	r3, [r7, #23]
 80047d6:	e016      	b.n	8004806 <console_analysis+0xae>
				cmd_info = &(this->cmd_info[i]);
 80047d8:	7dfb      	ldrb	r3, [r7, #23]
 80047da:	3311      	adds	r3, #17
 80047dc:	00db      	lsls	r3, r3, #3
 80047de:	693a      	ldr	r2, [r7, #16]
 80047e0:	4413      	add	r3, r2
 80047e2:	60fb      	str	r3, [r7, #12]
				// R}hs
				if (!strcmp(this->buf, cmd_info->input)) {
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	1d5a      	adds	r2, r3, #5
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4619      	mov	r1, r3
 80047ee:	4610      	mov	r0, r2
 80047f0:	f7fb fd04 	bl	80001fc <strcmp>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d102      	bne.n	8004800 <console_analysis+0xa8>
					cmd_info->func();
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	4798      	blx	r3
			for (i = 0; i < this->cmd_idx; i++) {
 8004800:	7dfb      	ldrb	r3, [r7, #23]
 8004802:	3301      	adds	r3, #1
 8004804:	75fb      	strb	r3, [r7, #23]
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 800480c:	7dfa      	ldrb	r2, [r7, #23]
 800480e:	429a      	cmp	r2, r3
 8004810:	d3e2      	bcc.n	80047d8 <console_analysis+0x80>
				}
			}
			// 
			// R}hCobt@CfbNXNA
			this->buf_idx = 0;
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
			break;
 800481a:	e00e      	b.n	800483a <console_analysis+0xe2>
		default:
			// f[^obt@i[
			this->buf[this->buf_idx++] = data;
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8004822:	1c5a      	adds	r2, r3, #1
 8004824:	b2d1      	uxtb	r1, r2
 8004826:	693a      	ldr	r2, [r7, #16]
 8004828:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 800482c:	461a      	mov	r2, r3
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	4413      	add	r3, r2
 8004832:	79fa      	ldrb	r2, [r7, #7]
 8004834:	715a      	strb	r2, [r3, #5]
			break;
 8004836:	e000      	b.n	800483a <console_analysis+0xe2>
			break;
 8004838:	bf00      	nop
	}
	
	return;
 800483a:	bf00      	nop
}
 800483c:	3718      	adds	r7, #24
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	20040084 	.word	0x20040084
 8004848:	08009fe8 	.word	0x08009fe8

0800484c <console_main>:

// R\[^XN
static int console_main(int argc, char *argv[])
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b086      	sub	sp, #24
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
	CONSOLE_CTL *this = &console_ctl;
 8004856:	4b10      	ldr	r3, [pc, #64]	; (8004898 <console_main+0x4c>)
 8004858:	617b      	str	r3, [r7, #20]
	uint8_t data[2];
	uint32_t ret;
	
	while (1) {
		// "command>"o
		if (this->buf_idx == 0) {
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8004860:	2b00      	cmp	r3, #0
 8004862:	d102      	bne.n	800486a <console_main+0x1e>
			console_str_send((uint8_t*)"command>");
 8004864:	480d      	ldr	r0, [pc, #52]	; (800489c <console_main+0x50>)
 8004866:	f000 f847 	bl	80048f8 <console_str_send>
		}
		// R\[M
		data[0] = console_recv();
 800486a:	f7ff ff66 	bl	800473a <console_recv>
 800486e:	4603      	mov	r3, r0
 8004870:	733b      	strb	r3, [r7, #12]
		data[1] = '\0';
 8004872:	2300      	movs	r3, #0
 8004874:	737b      	strb	r3, [r7, #13]
		// sR[h(\r\n)
		if (data[0] == '\r') data[0] = '\n';
 8004876:	7b3b      	ldrb	r3, [r7, #12]
 8004878:	2b0d      	cmp	r3, #13
 800487a:	d101      	bne.n	8004880 <console_main+0x34>
 800487c:	230a      	movs	r3, #10
 800487e:	733b      	strb	r3, [r7, #12]
		// GR[obN
		ret = console_str_send((uint8_t*)data);
 8004880:	f107 030c 	add.w	r3, r7, #12
 8004884:	4618      	mov	r0, r3
 8004886:	f000 f837 	bl	80048f8 <console_str_send>
 800488a:	4603      	mov	r3, r0
 800488c:	613b      	str	r3, [r7, #16]
		// Mf[^
		console_analysis(data[0]);
 800488e:	7b3b      	ldrb	r3, [r7, #12]
 8004890:	4618      	mov	r0, r3
 8004892:	f7ff ff61 	bl	8004758 <console_analysis>
		if (this->buf_idx == 0) {
 8004896:	e7e0      	b.n	800485a <console_main+0xe>
 8004898:	20040084 	.word	0x20040084
 800489c:	08009fec 	.word	0x08009fec

080048a0 <console_init>:
	return 0;
}

// OJ
void console_init(void)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af02      	add	r7, sp, #8
	CONSOLE_CTL *this;
	int32_t ret;
	
	// ubN
	this = &console_ctl;
 80048a6:	4b11      	ldr	r3, [pc, #68]	; (80048ec <console_init+0x4c>)
 80048a8:	607b      	str	r3, [r7, #4]
	
	// ubN
	memset(this, 0, sizeof(CONSOLE_CTL));
 80048aa:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 80048ae:	2100      	movs	r1, #0
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f005 fb75 	bl	8009fa0 <memset>
	
	// ^XN
	this->tsk_id = kz_run(console_main, "console",  CONZOLE_PRI, CONSOLE_STACK, 0, NULL);
 80048b6:	2300      	movs	r3, #0
 80048b8:	9301      	str	r3, [sp, #4]
 80048ba:	2300      	movs	r3, #0
 80048bc:	9300      	str	r3, [sp, #0]
 80048be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80048c2:	2203      	movs	r2, #3
 80048c4:	490a      	ldr	r1, [pc, #40]	; (80048f0 <console_init+0x50>)
 80048c6:	480b      	ldr	r0, [pc, #44]	; (80048f4 <console_init+0x54>)
 80048c8:	f005 f8f2 	bl	8009ab0 <kz_run>
 80048cc:	4602      	mov	r2, r0
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	601a      	str	r2, [r3, #0]
	
	// bZ[WID
	this->msg_id = MSGBOX_ID_CONSOLE;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	711a      	strb	r2, [r3, #4]

	// USARTI[v
	ret = usart_open(CONSOLE_USART_CH, CONSOLE_BAUDRATE);
 80048d8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80048dc:	2000      	movs	r0, #0
 80048de:	f003 faf9 	bl	8007ed4 <usart_open>
 80048e2:	6038      	str	r0, [r7, #0]
	
	return;
 80048e4:	bf00      	nop
}
 80048e6:	3708      	adds	r7, #8
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	20040084 	.word	0x20040084
 80048f0:	08009ff8 	.word	0x08009ff8
 80048f4:	0800484d 	.word	0x0800484d

080048f8 <console_str_send>:

// R\[M
uint8_t console_str_send(uint8_t *data)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
	int32_t ret;
	uint8_t len;
	
	// 
	len = strlen((char*)data);
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f7fb fc85 	bl	8000210 <strlen>
 8004906:	4603      	mov	r3, r0
 8004908:	73fb      	strb	r3, [r7, #15]
	
	// M
	ret = usart_send(CONSOLE_USART_CH, data, len);
 800490a:	7bfb      	ldrb	r3, [r7, #15]
 800490c:	461a      	mov	r2, r3
 800490e:	6879      	ldr	r1, [r7, #4]
 8004910:	2000      	movs	r0, #0
 8004912:	f003 fbb1 	bl	8008078 <usart_send>
 8004916:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	b2db      	uxtb	r3, r3
}
 800491c:	4618      	mov	r0, r3
 800491e:	3710      	adds	r7, #16
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <console_val_send>:

// R\[lM(8bit)
uint8_t console_val_send(uint8_t data)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b086      	sub	sp, #24
 8004928:	af00      	add	r7, sp, #0
 800492a:	4603      	mov	r3, r0
 800492c:	71fb      	strb	r3, [r7, #7]
	uint8_t len;
	uint8_t hundreds, tens_place, ones_place;
	uint8_t snd_data[4];
	
	// 
	memset(snd_data, '\0', sizeof(snd_data));
 800492e:	f107 030c 	add.w	r3, r7, #12
 8004932:	2204      	movs	r2, #4
 8004934:	2100      	movs	r1, #0
 8004936:	4618      	mov	r0, r3
 8004938:	f005 fb32 	bl	8009fa0 <memset>
	
	// 
	hundreds = data/100;
 800493c:	79fb      	ldrb	r3, [r7, #7]
 800493e:	4a33      	ldr	r2, [pc, #204]	; (8004a0c <console_val_send+0xe8>)
 8004940:	fba2 2303 	umull	r2, r3, r2, r3
 8004944:	095b      	lsrs	r3, r3, #5
 8004946:	75fb      	strb	r3, [r7, #23]
	tens_place = (data - hundreds * 100)/10;
 8004948:	79fa      	ldrb	r2, [r7, #7]
 800494a:	7dfb      	ldrb	r3, [r7, #23]
 800494c:	f06f 0163 	mvn.w	r1, #99	; 0x63
 8004950:	fb01 f303 	mul.w	r3, r1, r3
 8004954:	4413      	add	r3, r2
 8004956:	4a2e      	ldr	r2, [pc, #184]	; (8004a10 <console_val_send+0xec>)
 8004958:	fb82 1203 	smull	r1, r2, r2, r3
 800495c:	1092      	asrs	r2, r2, #2
 800495e:	17db      	asrs	r3, r3, #31
 8004960:	1ad3      	subs	r3, r2, r3
 8004962:	75bb      	strb	r3, [r7, #22]
	ones_place = (data - hundreds * 100 - tens_place * 10);
 8004964:	7dfb      	ldrb	r3, [r7, #23]
 8004966:	461a      	mov	r2, r3
 8004968:	0092      	lsls	r2, r2, #2
 800496a:	441a      	add	r2, r3
 800496c:	00d2      	lsls	r2, r2, #3
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	b2da      	uxtb	r2, r3
 8004974:	7dbb      	ldrb	r3, [r7, #22]
 8004976:	4619      	mov	r1, r3
 8004978:	0149      	lsls	r1, r1, #5
 800497a:	1ac9      	subs	r1, r1, r3
 800497c:	0089      	lsls	r1, r1, #2
 800497e:	1acb      	subs	r3, r1, r3
 8004980:	005b      	lsls	r3, r3, #1
 8004982:	b2db      	uxtb	r3, r3
 8004984:	4413      	add	r3, r2
 8004986:	b2da      	uxtb	r2, r3
 8004988:	79fb      	ldrb	r3, [r7, #7]
 800498a:	4413      	add	r3, r2
 800498c:	757b      	strb	r3, [r7, #21]
	
	// 3H
	if (hundreds != 0) {
 800498e:	7dfb      	ldrb	r3, [r7, #23]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d014      	beq.n	80049be <console_val_send+0x9a>
		len = 4;
 8004994:	2304      	movs	r3, #4
 8004996:	753b      	strb	r3, [r7, #20]
		snd_data[0] = val2ascii(hundreds);
 8004998:	7dfb      	ldrb	r3, [r7, #23]
 800499a:	4618      	mov	r0, r3
 800499c:	f7ff feba 	bl	8004714 <val2ascii>
 80049a0:	4603      	mov	r3, r0
 80049a2:	733b      	strb	r3, [r7, #12]
		snd_data[1] = val2ascii(tens_place);
 80049a4:	7dbb      	ldrb	r3, [r7, #22]
 80049a6:	4618      	mov	r0, r3
 80049a8:	f7ff feb4 	bl	8004714 <val2ascii>
 80049ac:	4603      	mov	r3, r0
 80049ae:	737b      	strb	r3, [r7, #13]
		snd_data[2] = val2ascii(ones_place);
 80049b0:	7d7b      	ldrb	r3, [r7, #21]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f7ff feae 	bl	8004714 <val2ascii>
 80049b8:	4603      	mov	r3, r0
 80049ba:	73bb      	strb	r3, [r7, #14]
 80049bc:	e019      	b.n	80049f2 <console_val_send+0xce>
	// 2?
	} else if (tens_place != 0) {
 80049be:	7dbb      	ldrb	r3, [r7, #22]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d00e      	beq.n	80049e2 <console_val_send+0xbe>
		len = 3;
 80049c4:	2303      	movs	r3, #3
 80049c6:	753b      	strb	r3, [r7, #20]
		snd_data[0] = val2ascii(tens_place);
 80049c8:	7dbb      	ldrb	r3, [r7, #22]
 80049ca:	4618      	mov	r0, r3
 80049cc:	f7ff fea2 	bl	8004714 <val2ascii>
 80049d0:	4603      	mov	r3, r0
 80049d2:	733b      	strb	r3, [r7, #12]
		snd_data[1] = val2ascii(ones_place);
 80049d4:	7d7b      	ldrb	r3, [r7, #21]
 80049d6:	4618      	mov	r0, r3
 80049d8:	f7ff fe9c 	bl	8004714 <val2ascii>
 80049dc:	4603      	mov	r3, r0
 80049de:	737b      	strb	r3, [r7, #13]
 80049e0:	e007      	b.n	80049f2 <console_val_send+0xce>
	// 1H
	} else {
		len = 2;
 80049e2:	2302      	movs	r3, #2
 80049e4:	753b      	strb	r3, [r7, #20]
		snd_data[0] = val2ascii(ones_place);
 80049e6:	7d7b      	ldrb	r3, [r7, #21]
 80049e8:	4618      	mov	r0, r3
 80049ea:	f7ff fe93 	bl	8004714 <val2ascii>
 80049ee:	4603      	mov	r3, r0
 80049f0:	733b      	strb	r3, [r7, #12]
	}
	
	// M
	ret = console_str_send(snd_data);
 80049f2:	f107 030c 	add.w	r3, r7, #12
 80049f6:	4618      	mov	r0, r3
 80049f8:	f7ff ff7e 	bl	80048f8 <console_str_send>
 80049fc:	4603      	mov	r3, r0
 80049fe:	613b      	str	r3, [r7, #16]
	
	return ret;
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	b2db      	uxtb	r3, r3
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3718      	adds	r7, #24
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	51eb851f 	.word	0x51eb851f
 8004a10:	66666667 	.word	0x66666667

08004a14 <console_val_send_u16>:

// R\[lM(16bit)
uint8_t console_val_send_u16(uint16_t data)
{
 8004a14:	b590      	push	{r4, r7, lr}
 8004a16:	b089      	sub	sp, #36	; 0x24
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	80fb      	strh	r3, [r7, #6]
	const uint8_t digit_max = 5;		// l (*) 16bitl665355
 8004a1e:	2305      	movs	r3, #5
 8004a20:	767b      	strb	r3, [r7, #25]
	uint8_t snd_data[6];
	uint8_t digit = 0;
 8004a22:	2300      	movs	r3, #0
 8004a24:	77fb      	strb	r3, [r7, #31]
	uint16_t mul = 1;
 8004a26:	2301      	movs	r3, #1
 8004a28:	83bb      	strh	r3, [r7, #28]
	uint16_t val = 1;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	82fb      	strh	r3, [r7, #22]
	uint8_t idx = 0;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	76fb      	strb	r3, [r7, #27]
	int8_t i;
	int32_t ret;
	
	// 
	memset(snd_data, '\0', sizeof(snd_data));
 8004a32:	f107 0308 	add.w	r3, r7, #8
 8004a36:	2206      	movs	r2, #6
 8004a38:	2100      	movs	r1, #0
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f005 fab0 	bl	8009fa0 <memset>
	
	// lvZ
	i = digit_max - 1;
 8004a40:	7e7b      	ldrb	r3, [r7, #25]
 8004a42:	3b01      	subs	r3, #1
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	76bb      	strb	r3, [r7, #26]
	while (i != 0) {
 8004a48:	e00b      	b.n	8004a62 <console_val_send_u16+0x4e>
		mul = mul * 10;
 8004a4a:	8bbb      	ldrh	r3, [r7, #28]
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	0092      	lsls	r2, r2, #2
 8004a50:	4413      	add	r3, r2
 8004a52:	005b      	lsls	r3, r3, #1
 8004a54:	83bb      	strh	r3, [r7, #28]
		i--;
 8004a56:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	76bb      	strb	r3, [r7, #26]
	while (i != 0) {
 8004a62:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d1ef      	bne.n	8004a4a <console_val_send_u16+0x36>
	}
	
	// elAXL[
	for (i = (digit_max - 1); i >= 0; i--) {
 8004a6a:	7e7b      	ldrb	r3, [r7, #25]
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	76bb      	strb	r3, [r7, #26]
 8004a72:	e038      	b.n	8004ae6 <console_val_send_u16+0xd2>
		// el
		val = data / mul;
 8004a74:	88fa      	ldrh	r2, [r7, #6]
 8004a76:	8bbb      	ldrh	r3, [r7, #28]
 8004a78:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a7c:	82fb      	strh	r3, [r7, #22]
		// m
		if ((val != 0) && (digit == 0)) {
 8004a7e:	8afb      	ldrh	r3, [r7, #22]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d005      	beq.n	8004a90 <console_val_send_u16+0x7c>
 8004a84:	7ffb      	ldrb	r3, [r7, #31]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d102      	bne.n	8004a90 <console_val_send_u16+0x7c>
			digit = i + 1;
 8004a8a:	7ebb      	ldrb	r3, [r7, #26]
 8004a8c:	3301      	adds	r3, #1
 8004a8e:	77fb      	strb	r3, [r7, #31]
		}
		// mH
		if ((digit != 0) || (i == 0)) {
 8004a90:	7ffb      	ldrb	r3, [r7, #31]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d103      	bne.n	8004a9e <console_val_send_u16+0x8a>
 8004a96:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d117      	bne.n	8004ace <console_val_send_u16+0xba>
			snd_data[idx] = val2ascii(val);
 8004a9e:	7efc      	ldrb	r4, [r7, #27]
 8004aa0:	8afb      	ldrh	r3, [r7, #22]
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f7ff fe35 	bl	8004714 <val2ascii>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	461a      	mov	r2, r3
 8004aae:	f107 0320 	add.w	r3, r7, #32
 8004ab2:	4423      	add	r3, r4
 8004ab4:	f803 2c18 	strb.w	r2, [r3, #-24]
			data -= val * mul;
 8004ab8:	8afa      	ldrh	r2, [r7, #22]
 8004aba:	8bbb      	ldrh	r3, [r7, #28]
 8004abc:	fb12 f303 	smulbb	r3, r2, r3
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	88fa      	ldrh	r2, [r7, #6]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	80fb      	strh	r3, [r7, #6]
			idx++;
 8004ac8:	7efb      	ldrb	r3, [r7, #27]
 8004aca:	3301      	adds	r3, #1
 8004acc:	76fb      	strb	r3, [r7, #27]
		}
		// 10
		mul /= 10;
 8004ace:	8bbb      	ldrh	r3, [r7, #28]
 8004ad0:	4a0d      	ldr	r2, [pc, #52]	; (8004b08 <console_val_send_u16+0xf4>)
 8004ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ad6:	08db      	lsrs	r3, r3, #3
 8004ad8:	83bb      	strh	r3, [r7, #28]
	for (i = (digit_max - 1); i >= 0; i--) {
 8004ada:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	3b01      	subs	r3, #1
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	76bb      	strb	r3, [r7, #26]
 8004ae6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	dac2      	bge.n	8004a74 <console_val_send_u16+0x60>
	}
	// M
	ret = console_str_send(snd_data);
 8004aee:	f107 0308 	add.w	r3, r7, #8
 8004af2:	4618      	mov	r0, r3
 8004af4:	f7ff ff00 	bl	80048f8 <console_str_send>
 8004af8:	4603      	mov	r3, r0
 8004afa:	613b      	str	r3, [r7, #16]
	
	return ret;
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	b2db      	uxtb	r3, r3
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3724      	adds	r7, #36	; 0x24
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd90      	pop	{r4, r7, pc}
 8004b08:	cccccccd 	.word	0xcccccccd

08004b0c <console_set_command>:

// R}h
int32_t console_set_command(COMMAND_INFO *cmd_info)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b085      	sub	sp, #20
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
	CONSOLE_CTL *this;
	
	// R}hNULLG[I
	if (cmd_info == NULL) {
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d102      	bne.n	8004b20 <console_set_command+0x14>
		return -1;
 8004b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8004b1e:	e028      	b.n	8004b72 <console_set_command+0x66>
	}
	
	// ubN
	this = &console_ctl;
 8004b20:	4b17      	ldr	r3, [pc, #92]	; (8004b80 <console_set_command+0x74>)
 8004b22:	60fb      	str	r3, [r7, #12]
	
	// R}ho^G[I
	if (this->cmd_idx >= CONOLE_CMD_NUM) {
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8004b2a:	2b1f      	cmp	r3, #31
 8004b2c:	d902      	bls.n	8004b34 <console_set_command+0x28>
		return -1;
 8004b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8004b32:	e01e      	b.n	8004b72 <console_set_command+0x66>
	}
	
	// o^
	this->cmd_info[this->cmd_idx].input = cmd_info->input;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8004b3a:	461a      	mov	r2, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6819      	ldr	r1, [r3, #0]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	3211      	adds	r2, #17
 8004b44:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
	this->cmd_info[this->cmd_idx].func = cmd_info->func;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8004b4e:	4618      	mov	r0, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685a      	ldr	r2, [r3, #4]
 8004b54:	68f9      	ldr	r1, [r7, #12]
 8004b56:	f100 0311 	add.w	r3, r0, #17
 8004b5a:	00db      	lsls	r3, r3, #3
 8004b5c:	440b      	add	r3, r1
 8004b5e:	605a      	str	r2, [r3, #4]
	this->cmd_idx++;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8004b66:	3301      	adds	r3, #1
 8004b68:	b2da      	uxtb	r2, r3
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
	
	return 0;
 8004b70:	2300      	movs	r3, #0
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3714      	adds	r7, #20
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr
 8004b7e:	bf00      	nop
 8004b80:	20040084 	.word	0x20040084

08004b84 <wav_sta_callback>:
	SOUND_DATA_WIDTH,		// (16bit)
};

//  (*) 
static void wav_sta_callback(WAV_INFO *wav_info, void *vp)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b086      	sub	sp, #24
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	6039      	str	r1, [r7, #0]
	SOUND_APP_CTL *this = (SOUND_APP_CTL*)vp;
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	617b      	str	r3, [r7, #20]
	const WAV_INFO *expected = &sound_app_expected_info;
 8004b92:	4b36      	ldr	r3, [pc, #216]	; (8004c6c <wav_sta_callback+0xe8>)
 8004b94:	613b      	str	r3, [r7, #16]
	uint32_t data_num;
	
	// 
	this->is_expected = FALSE;
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004b9c:	f203 231e 	addw	r3, r3, #542	; 0x21e
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	701a      	strb	r2, [r3, #0]
	
	// 
	if (expected->ch_num != wav_info->ch_num) {
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	791a      	ldrb	r2, [r3, #4]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	791b      	ldrb	r3, [r3, #4]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d003      	beq.n	8004bb8 <wav_sta_callback+0x34>
		console_str_send((uint8_t*)"ch_num is not expected.\n");
 8004bb0:	482f      	ldr	r0, [pc, #188]	; (8004c70 <wav_sta_callback+0xec>)
 8004bb2:	f7ff fea1 	bl	80048f8 <console_str_send>
		return;
 8004bb6:	e056      	b.n	8004c66 <wav_sta_callback+0xe2>
	}
	
	// 
	if (expected->sample_rate != wav_info->sample_rate) {
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	689a      	ldr	r2, [r3, #8]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d003      	beq.n	8004bcc <wav_sta_callback+0x48>
		console_str_send((uint8_t*)"sample_rate is not expected.\n");
 8004bc4:	482b      	ldr	r0, [pc, #172]	; (8004c74 <wav_sta_callback+0xf0>)
 8004bc6:	f7ff fe97 	bl	80048f8 <console_str_send>
		return;
 8004bca:	e04c      	b.n	8004c66 <wav_sta_callback+0xe2>
	}
	
	// /
	if (expected->bps != wav_info->bps) {
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	899a      	ldrh	r2, [r3, #12]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	899b      	ldrh	r3, [r3, #12]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d003      	beq.n	8004be0 <wav_sta_callback+0x5c>
		console_str_send((uint8_t*)"bps is not expected.\n");
 8004bd8:	4827      	ldr	r0, [pc, #156]	; (8004c78 <wav_sta_callback+0xf4>)
 8004bda:	f7ff fe8d 	bl	80048f8 <console_str_send>
		return;
 8004bde:	e042      	b.n	8004c66 <wav_sta_callback+0xe2>
	}
	
	console_str_send((uint8_t*)"music start.\n");
 8004be0:	4826      	ldr	r0, [pc, #152]	; (8004c7c <wav_sta_callback+0xf8>)
 8004be2:	f7ff fe89 	bl	80048f8 <console_str_send>
	
	// 
	this->is_expected = TRUE;
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004bec:	f203 231e 	addw	r3, r3, #542	; 0x21e
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	701a      	strb	r2, [r3, #0]
	
	// 
	memcpy(&(this->wav_info), wav_info, sizeof(WAV_INFO));
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004bfa:	f503 7308 	add.w	r3, r3, #544	; 0x220
 8004bfe:	2210      	movs	r2, #16
 8004c00:	6879      	ldr	r1, [r7, #4]
 8004c02:	4618      	mov	r0, r3
 8004c04:	f005 f9c1 	bl	8009f8a <memcpy>
	
	// 
	// (*) 1
	//     1
	data_num = this->wav_info.size / (this->wav_info.bps / 8);
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004c0e:	f503 7308 	add.w	r3, r3, #544	; 0x220
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004c1a:	f503 730b 	add.w	r3, r3, #556	; 0x22c
 8004c1e:	881b      	ldrh	r3, [r3, #0]
 8004c20:	08db      	lsrs	r3, r3, #3
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c28:	60fb      	str	r3, [r7, #12]
	this->all_frame_num = data_num / SOUND_DATA_NUM_PAR_FRAME - 1;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	4a14      	ldr	r2, [pc, #80]	; (8004c80 <wav_sta_callback+0xfc>)
 8004c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c32:	09db      	lsrs	r3, r3, #7
 8004c34:	3b01      	subs	r3, #1
 8004c36:	461a      	mov	r2, r3
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004c3e:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8004c42:	601a      	str	r2, [r3, #0]
	
	// 3
	if (this->all_frame_num <= SOUND_FRAME_NUM) {
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004c4a:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8004c54:	dc07      	bgt.n	8004c66 <wav_sta_callback+0xe2>
		// 
		this->send_frame_unit = SOUND_FRAME_NUM;
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004c5c:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 8004c60:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004c64:	801a      	strh	r2, [r3, #0]
	}
}
 8004c66:	3718      	adds	r7, #24
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}
 8004c6c:	0800a444 	.word	0x0800a444
 8004c70:	0800a000 	.word	0x0800a000
 8004c74:	0800a01c 	.word	0x0800a01c
 8004c78:	0800a03c 	.word	0x0800a03c
 8004c7c:	0800a054 	.word	0x0800a054
 8004c80:	cccccccd 	.word	0xcccccccd

08004c84 <sound_app_get_frame_cnt>:

// 
static uint16_t sound_app_get_frame_cnt(uint16_t frame_w_idx, uint16_t frame_r_idx)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b085      	sub	sp, #20
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	460a      	mov	r2, r1
 8004c8e:	80fb      	strh	r3, [r7, #6]
 8004c90:	4613      	mov	r3, r2
 8004c92:	80bb      	strh	r3, [r7, #4]
	uint16_t frame_cnt;
	
	if (frame_r_idx > frame_w_idx) {
 8004c94:	88ba      	ldrh	r2, [r7, #4]
 8004c96:	88fb      	ldrh	r3, [r7, #6]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d907      	bls.n	8004cac <sound_app_get_frame_cnt+0x28>
		frame_cnt = (SOUND_FRAME_NUM - frame_r_idx) + frame_w_idx;
 8004c9c:	88fa      	ldrh	r2, [r7, #6]
 8004c9e:	88bb      	ldrh	r3, [r7, #4]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	b29b      	uxth	r3, r3
 8004ca4:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8004ca8:	81fb      	strh	r3, [r7, #14]
 8004caa:	e003      	b.n	8004cb4 <sound_app_get_frame_cnt+0x30>
	} else {
		frame_cnt = frame_w_idx - frame_r_idx;
 8004cac:	88fa      	ldrh	r2, [r7, #6]
 8004cae:	88bb      	ldrh	r3, [r7, #4]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	81fb      	strh	r3, [r7, #14]
	}
	
	return frame_cnt;
 8004cb4:	89fb      	ldrh	r3, [r7, #14]
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3714      	adds	r7, #20
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr
	...

08004cc4 <wav_rcv_callback>:

//  (*) 
static void wav_rcv_callback(int32_t data, void *vp)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b08a      	sub	sp, #40	; 0x28
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	6039      	str	r1, [r7, #0]
	SOUND_APP_CTL *this = (SOUND_APP_CTL*)vp;
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	623b      	str	r3, [r7, #32]
	WAV_INFO *wav_info = &(this->wav_info);
 8004cd2:	6a3b      	ldr	r3, [r7, #32]
 8004cd4:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004cd8:	f503 7308 	add.w	r3, r3, #544	; 0x220
 8004cdc:	61fb      	str	r3, [r7, #28]
	uint16_t stored_frame_num;
	uint16_t tmp_w_idx, tmp_r_idx;
	uint16_t tmp_cur_frame_idx;
	
	// 
	if (this->is_expected == FALSE) {
 8004cde:	6a3b      	ldr	r3, [r7, #32]
 8004ce0:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004ce4:	f203 231e 	addw	r3, r3, #542	; 0x21e
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	f000 80ba 	beq.w	8004e64 <wav_rcv_callback+0x1a0>
	// (*) pcm3060_callback()
	//      this->w_idx
	//      this->r_idx
	//      this->cur_frame_idx
	// 
	INTR_DISABLE;
 8004cf0:	b672      	cpsid	i
	// 
	tmp_w_idx = this->w_idx + 1;
 8004cf2:	6a3b      	ldr	r3, [r7, #32]
 8004cf4:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004cf8:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 8004cfc:	881b      	ldrh	r3, [r3, #0]
 8004cfe:	3301      	adds	r3, #1
 8004d00:	84fb      	strh	r3, [r7, #38]	; 0x26
	if (tmp_w_idx >= SOUND_FRAME_NUM*SOUND_DATA_NUM_PAR_FRAME) {
 8004d02:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004d04:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d901      	bls.n	8004d10 <wav_rcv_callback+0x4c>
		tmp_w_idx = 0;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	84fb      	strh	r3, [r7, #38]	; 0x26
	}
	// 
	tmp_r_idx = this->r_idx;
 8004d10:	6a3b      	ldr	r3, [r7, #32]
 8004d12:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004d16:	f203 230e 	addw	r3, r3, #526	; 0x20e
 8004d1a:	881b      	ldrh	r3, [r3, #0]
 8004d1c:	837b      	strh	r3, [r7, #26]
	// 
	tmp_cur_frame_idx = this->cur_frame_idx;
 8004d1e:	6a3b      	ldr	r3, [r7, #32]
 8004d20:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004d24:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004d28:	881b      	ldrh	r3, [r3, #0]
 8004d2a:	833b      	strh	r3, [r7, #24]
	// 
	INTR_ENABLE;
 8004d2c:	b662      	cpsie	i
	
	// 
	if (wav_info->size != 0) {
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d00c      	beq.n	8004d50 <wav_rcv_callback+0x8c>
		wav_info->size -= (this->wav_info.bps / 8);
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	6a3b      	ldr	r3, [r7, #32]
 8004d3c:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004d40:	f503 730b 	add.w	r3, r3, #556	; 0x22c
 8004d44:	881b      	ldrh	r3, [r3, #0]
 8004d46:	08db      	lsrs	r3, r3, #3
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	1ad2      	subs	r2, r2, r3
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	601a      	str	r2, [r3, #0]
	}
	
	// 
	if (tmp_w_idx != tmp_r_idx) {
 8004d50:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004d52:	8b7b      	ldrh	r3, [r7, #26]
 8004d54:	429a      	cmp	r2, r3
 8004d56:	f000 8081 	beq.w	8004e5c <wav_rcv_callback+0x198>
		// 
		frame_w_idx = (uint16_t)(this->w_idx / SOUND_DATA_NUM_PAR_FRAME);
 8004d5a:	6a3b      	ldr	r3, [r7, #32]
 8004d5c:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004d60:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 8004d64:	881b      	ldrh	r3, [r3, #0]
 8004d66:	4a41      	ldr	r2, [pc, #260]	; (8004e6c <wav_rcv_callback+0x1a8>)
 8004d68:	fba2 2303 	umull	r2, r3, r2, r3
 8004d6c:	09db      	lsrs	r3, r3, #7
 8004d6e:	82fb      	strh	r3, [r7, #22]
		data_idx = this->w_idx - (frame_w_idx * SOUND_DATA_NUM_PAR_FRAME);
 8004d70:	6a3b      	ldr	r3, [r7, #32]
 8004d72:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004d76:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 8004d7a:	881a      	ldrh	r2, [r3, #0]
 8004d7c:	8afb      	ldrh	r3, [r7, #22]
 8004d7e:	4619      	mov	r1, r3
 8004d80:	0249      	lsls	r1, r1, #9
 8004d82:	1ac9      	subs	r1, r1, r3
 8004d84:	0089      	lsls	r1, r1, #2
 8004d86:	1acb      	subs	r3, r1, r3
 8004d88:	015b      	lsls	r3, r3, #5
 8004d8a:	b29b      	uxth	r3, r3
 8004d8c:	4413      	add	r3, r2
 8004d8e:	82bb      	strh	r3, [r7, #20]
		// 
		this->data[frame_w_idx][data_idx] = data;
 8004d90:	8afa      	ldrh	r2, [r7, #22]
 8004d92:	8ab8      	ldrh	r0, [r7, #20]
 8004d94:	6a39      	ldr	r1, [r7, #32]
 8004d96:	4613      	mov	r3, r2
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	4413      	add	r3, r2
 8004d9c:	015b      	lsls	r3, r3, #5
 8004d9e:	4403      	add	r3, r0
 8004da0:	3302      	adds	r3, #2
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	440b      	add	r3, r1
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	605a      	str	r2, [r3, #4]
		// 
		this->w_idx = tmp_w_idx;
 8004daa:	6a3b      	ldr	r3, [r7, #32]
 8004dac:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004db0:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 8004db4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004db6:	801a      	strh	r2, [r3, #0]
		// 
		frame_r_idx = (uint16_t)(tmp_r_idx / SOUND_DATA_NUM_PAR_FRAME);
 8004db8:	8b7b      	ldrh	r3, [r7, #26]
 8004dba:	4a2c      	ldr	r2, [pc, #176]	; (8004e6c <wav_rcv_callback+0x1a8>)
 8004dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc0:	09db      	lsrs	r3, r3, #7
 8004dc2:	827b      	strh	r3, [r7, #18]
			2	3(320479)
				
			99	100(1584015999)
			100	101(1600016159)  this->w_idx100
		*/
		stored_frame_num = sound_app_get_frame_cnt(frame_w_idx, frame_r_idx);
 8004dc4:	8a7a      	ldrh	r2, [r7, #18]
 8004dc6:	8afb      	ldrh	r3, [r7, #22]
 8004dc8:	4611      	mov	r1, r2
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7ff ff5a 	bl	8004c84 <sound_app_get_frame_cnt>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	823b      	strh	r3, [r7, #16]
		// 
		if (((stored_frame_num >= this->send_frame_unit) && (this->req_frame_w_idx == tmp_cur_frame_idx)) ||	// ?  
 8004dd4:	6a3b      	ldr	r3, [r7, #32]
 8004dd6:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004dda:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 8004dde:	881b      	ldrh	r3, [r3, #0]
 8004de0:	8a3a      	ldrh	r2, [r7, #16]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d308      	bcc.n	8004df8 <wav_rcv_callback+0x134>
 8004de6:	6a3b      	ldr	r3, [r7, #32]
 8004de8:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004dec:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004df0:	881b      	ldrh	r3, [r3, #0]
 8004df2:	8b3a      	ldrh	r2, [r7, #24]
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d003      	beq.n	8004e00 <wav_rcv_callback+0x13c>
			(wav_info->size == 0)) {																			// ? (*) 10ms
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	681b      	ldr	r3, [r3, #0]
		if (((stored_frame_num >= this->send_frame_unit) && (this->req_frame_w_idx == tmp_cur_frame_idx)) ||	// ?  
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d132      	bne.n	8004e66 <wav_rcv_callback+0x1a2>
			// 
			this->req_frame_w_idx = frame_w_idx;
 8004e00:	6a3b      	ldr	r3, [r7, #32]
 8004e02:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004e06:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004e0a:	8afa      	ldrh	r2, [r7, #22]
 8004e0c:	801a      	strh	r2, [r3, #0]
			this->req_frame_r_idx = frame_r_idx;
 8004e0e:	6a3b      	ldr	r3, [r7, #32]
 8004e10:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004e14:	f203 2312 	addw	r3, r3, #530	; 0x212
 8004e18:	8a7a      	ldrh	r2, [r7, #18]
 8004e1a:	801a      	strh	r2, [r3, #0]
			// 
			msg = kz_kmalloc(sizeof(SOUND_APP_MSG));
 8004e1c:	2008      	movs	r0, #8
 8004e1e:	f004 fe98 	bl	8009b52 <kz_kmalloc>
 8004e22:	60f8      	str	r0, [r7, #12]
			msg->msg_type = EVENT_SOUND_STA;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2200      	movs	r2, #0
 8004e28:	601a      	str	r2, [r3, #0]
			msg->msg_data = (this->req_frame_w_idx << 16) | (this->req_frame_r_idx << 0);
 8004e2a:	6a3b      	ldr	r3, [r7, #32]
 8004e2c:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004e30:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004e34:	881b      	ldrh	r3, [r3, #0]
 8004e36:	041a      	lsls	r2, r3, #16
 8004e38:	6a3b      	ldr	r3, [r7, #32]
 8004e3a:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004e3e:	f203 2312 	addw	r3, r3, #530	; 0x212
 8004e42:	881b      	ldrh	r3, [r3, #0]
 8004e44:	4313      	orrs	r3, r2
 8004e46:	461a      	mov	r2, r3
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	605a      	str	r2, [r3, #4]
			kz_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
 8004e4c:	6a3b      	ldr	r3, [r7, #32]
 8004e4e:	7a1b      	ldrb	r3, [r3, #8]
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	2108      	movs	r1, #8
 8004e54:	4618      	mov	r0, r3
 8004e56:	f004 fea4 	bl	8009ba2 <kz_send>
 8004e5a:	e004      	b.n	8004e66 <wav_rcv_callback+0x1a2>
		}
	// 
	} else {
		console_str_send((uint8_t*)"sound app buffer full.\n");
 8004e5c:	4804      	ldr	r0, [pc, #16]	; (8004e70 <wav_rcv_callback+0x1ac>)
 8004e5e:	f7ff fd4b 	bl	80048f8 <console_str_send>
 8004e62:	e000      	b.n	8004e66 <wav_rcv_callback+0x1a2>
		return;
 8004e64:	bf00      	nop
		//     12byte10.13ms((1/115200)*8*2)
		//     16kHz1s16000
		//     1s2s(16000*0.13)
		;
	}
}
 8004e66:	3728      	adds	r7, #40	; 0x28
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	cccccccd 	.word	0xcccccccd
 8004e70:	0800a064 	.word	0x0800a064

08004e74 <wav_end_callback>:

//  (*) 
static void wav_end_callback(void *vp) 
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b082      	sub	sp, #8
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
	console_str_send((uint8_t*)"all data received.\n");
 8004e7c:	4803      	ldr	r0, [pc, #12]	; (8004e8c <wav_end_callback+0x18>)
 8004e7e:	f7ff fd3b 	bl	80048f8 <console_str_send>
}
 8004e82:	bf00      	nop
 8004e84:	3708      	adds	r7, #8
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	0800a07c 	.word	0x0800a07c

08004e90 <pcm3060_callback>:

//  (*) 
static void pcm3060_callback(void *vp)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b086      	sub	sp, #24
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
	SOUND_APP_CTL *this = &sound_app_ctl;
 8004e98:	4b3d      	ldr	r3, [pc, #244]	; (8004f90 <pcm3060_callback+0x100>)
 8004e9a:	617b      	str	r3, [r7, #20]
	SOUND_APP_MSG *msg;
	uint32_t frame_cnt;
	
	// 
	frame_cnt = sound_app_get_frame_cnt(this->req_frame_w_idx, this->req_frame_r_idx);
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004ea2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004ea6:	881a      	ldrh	r2, [r3, #0]
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004eae:	f203 2312 	addw	r3, r3, #530	; 0x212
 8004eb2:	881b      	ldrh	r3, [r3, #0]
 8004eb4:	4619      	mov	r1, r3
 8004eb6:	4610      	mov	r0, r2
 8004eb8:	f7ff fee4 	bl	8004c84 <sound_app_get_frame_cnt>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	613b      	str	r3, [r7, #16]
	
	// 
	this->r_idx += frame_cnt*SOUND_DATA_NUM_PAR_FRAME;
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004ec6:	f203 230e 	addw	r3, r3, #526	; 0x20e
 8004eca:	881a      	ldrh	r2, [r3, #0]
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	0089      	lsls	r1, r1, #2
 8004ed4:	440b      	add	r3, r1
 8004ed6:	015b      	lsls	r3, r3, #5
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	4413      	add	r3, r2
 8004edc:	b29a      	uxth	r2, r3
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004ee4:	f203 230e 	addw	r3, r3, #526	; 0x20e
 8004ee8:	801a      	strh	r2, [r3, #0]
	if (this->r_idx >= SOUND_FRAME_NUM*SOUND_DATA_NUM_PAR_FRAME) {
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004ef0:	f203 230e 	addw	r3, r3, #526	; 0x20e
 8004ef4:	881b      	ldrh	r3, [r3, #0]
 8004ef6:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d906      	bls.n	8004f0c <pcm3060_callback+0x7c>
		this->r_idx = 0;
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004f04:	f203 230e 	addw	r3, r3, #526	; 0x20e
 8004f08:	2200      	movs	r2, #0
 8004f0a:	801a      	strh	r2, [r3, #0]
	}
	// 
	this->cur_frame_idx = this->r_idx / SOUND_DATA_NUM_PAR_FRAME;
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004f12:	f203 230e 	addw	r3, r3, #526	; 0x20e
 8004f16:	881b      	ldrh	r3, [r3, #0]
 8004f18:	4a1e      	ldr	r2, [pc, #120]	; (8004f94 <pcm3060_callback+0x104>)
 8004f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f1e:	09db      	lsrs	r3, r3, #7
 8004f20:	b29a      	uxth	r2, r3
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004f28:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004f2c:	801a      	strh	r2, [r3, #0]
	
	// 
	this->all_frame_num -= frame_cnt;
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004f34:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	461a      	mov	r2, r3
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004f48:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8004f4c:	601a      	str	r2, [r3, #0]
	
	// 
	if (this->all_frame_num <= 0) {
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8004f54:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	dc13      	bgt.n	8004f86 <pcm3060_callback+0xf6>
		console_str_send((uint8_t*)"music end.\n");
 8004f5e:	480e      	ldr	r0, [pc, #56]	; (8004f98 <pcm3060_callback+0x108>)
 8004f60:	f7ff fcca 	bl	80048f8 <console_str_send>
		// 
		msg = kx_kmalloc(sizeof(SOUND_APP_MSG));
 8004f64:	2008      	movs	r0, #8
 8004f66:	f004 fe83 	bl	8009c70 <kx_kmalloc>
 8004f6a:	60f8      	str	r0, [r7, #12]
		msg->msg_type = EVENT_SOUND_STP;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2202      	movs	r2, #2
 8004f70:	601a      	str	r2, [r3, #0]
		msg->msg_data = 0;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2200      	movs	r2, #0
 8004f76:	605a      	str	r2, [r3, #4]
		kx_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	7a1b      	ldrb	r3, [r3, #8]
 8004f7c:	68fa      	ldr	r2, [r7, #12]
 8004f7e:	2108      	movs	r1, #8
 8004f80:	4618      	mov	r0, r3
 8004f82:	f004 fe86 	bl	8009c92 <kx_send>
	}
}
 8004f86:	bf00      	nop
 8004f88:	3718      	adds	r7, #24
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	20040210 	.word	0x20040210
 8004f94:	cccccccd 	.word	0xcccccccd
 8004f98:	0800a090 	.word	0x0800a090

08004f9c <sound_app_sta>:

// 
static void sound_app_sta(uint32_t par)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b086      	sub	sp, #24
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
	SOUND_APP_CTL *this = &sound_app_ctl;
 8004fa4:	4b1a      	ldr	r3, [pc, #104]	; (8005010 <sound_app_sta+0x74>)
 8004fa6:	617b      	str	r3, [r7, #20]
	uint16_t req_w_idx, req_r_idx;
	uint32_t frame_cnt;
	
	// /
	req_w_idx = (par & 0xFFFF0000) >> 16;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	0c1b      	lsrs	r3, r3, #16
 8004fac:	827b      	strh	r3, [r7, #18]
	req_r_idx = (par & 0x0000FFFF) >> 0;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	823b      	strh	r3, [r7, #16]
	
	console_str_send((uint8_t*)"frame_r_idx:");
 8004fb2:	4818      	ldr	r0, [pc, #96]	; (8005014 <sound_app_sta+0x78>)
 8004fb4:	f7ff fca0 	bl	80048f8 <console_str_send>
	console_val_send_u16((uint16_t)req_r_idx);
 8004fb8:	8a3b      	ldrh	r3, [r7, #16]
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f7ff fd2a 	bl	8004a14 <console_val_send_u16>
	console_str_send((uint8_t*)" frame_w_idx:");
 8004fc0:	4815      	ldr	r0, [pc, #84]	; (8005018 <sound_app_sta+0x7c>)
 8004fc2:	f7ff fc99 	bl	80048f8 <console_str_send>
	console_val_send_u16((uint16_t)req_w_idx);
 8004fc6:	8a7b      	ldrh	r3, [r7, #18]
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f7ff fd23 	bl	8004a14 <console_val_send_u16>
	console_str_send((uint8_t*)"\n");
 8004fce:	4813      	ldr	r0, [pc, #76]	; (800501c <sound_app_sta+0x80>)
 8004fd0:	f7ff fc92 	bl	80048f8 <console_str_send>
	
	// 
	frame_cnt = sound_app_get_frame_cnt(req_w_idx, req_r_idx);
 8004fd4:	8a3a      	ldrh	r2, [r7, #16]
 8004fd6:	8a7b      	ldrh	r3, [r7, #18]
 8004fd8:	4611      	mov	r1, r2
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7ff fe52 	bl	8004c84 <sound_app_get_frame_cnt>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	60fb      	str	r3, [r7, #12]
	// 
	pcm3060_play(this->data[req_r_idx], SOUND_DATA_NUM_PAR_FRAME*4*frame_cnt);
 8004fe4:	8a3a      	ldrh	r2, [r7, #16]
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	4413      	add	r3, r2
 8004fec:	01db      	lsls	r3, r3, #7
 8004fee:	3308      	adds	r3, #8
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	4413      	add	r3, r2
 8004ff4:	1d18      	adds	r0, r3, #4
 8004ff6:	68fa      	ldr	r2, [r7, #12]
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	4413      	add	r3, r2
 8004ffe:	01db      	lsls	r3, r3, #7
 8005000:	4619      	mov	r1, r3
 8005002:	f001 f9a7 	bl	8006354 <pcm3060_play>
}
 8005006:	bf00      	nop
 8005008:	3718      	adds	r7, #24
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
 800500e:	bf00      	nop
 8005010:	20040210 	.word	0x20040210
 8005014:	0800a09c 	.word	0x0800a09c
 8005018:	0800a0ac 	.word	0x0800a0ac
 800501c:	0800a0bc 	.word	0x0800a0bc

08005020 <sound_app_sta_beep>:

// (beep)
static void sound_app_sta_beep(uint32_t par)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b08a      	sub	sp, #40	; 0x28
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
	SOUND_APP_CTL *this = &sound_app_ctl;
 8005028:	4b24      	ldr	r3, [pc, #144]	; (80050bc <sound_app_sta_beep+0x9c>)
 800502a:	61fb      	str	r3, [r7, #28]
	uint32_t play_time = (par & 0x0000FFFF) >> 0;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	b29b      	uxth	r3, r3
 8005030:	61bb      	str	r3, [r7, #24]
	uint32_t play_type = (par & 0xFFFF0000) >> 16;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	0c1b      	lsrs	r3, r3, #16
 8005036:	617b      	str	r3, [r7, #20]
	const int32_t *data;
	uint32_t i, j;
	uint32_t frame_cnt;
	
	// 
	console_str_send((uint8_t*)"beep start\n");
 8005038:	4821      	ldr	r0, [pc, #132]	; (80050c0 <sound_app_sta_beep+0xa0>)
 800503a:	f7ff fc5d 	bl	80048f8 <console_str_send>
	
	// 
	data = beep_data[play_type];
 800503e:	4a21      	ldr	r2, [pc, #132]	; (80050c4 <sound_app_sta_beep+0xa4>)
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005046:	613b      	str	r3, [r7, #16]
	
	// 
	frame_cnt = play_time / SOUND_TIME_PER_FRAME;
 8005048:	69bb      	ldr	r3, [r7, #24]
 800504a:	4a1f      	ldr	r2, [pc, #124]	; (80050c8 <sound_app_sta_beep+0xa8>)
 800504c:	fba2 2303 	umull	r2, r3, r2, r3
 8005050:	08db      	lsrs	r3, r3, #3
 8005052:	60fb      	str	r3, [r7, #12]
	
	// 
	for (i = 0; i < frame_cnt; i++) {
 8005054:	2300      	movs	r3, #0
 8005056:	627b      	str	r3, [r7, #36]	; 0x24
 8005058:	e01d      	b.n	8005096 <sound_app_sta_beep+0x76>
		for (j = 0; j < SOUND_TIME_PER_FRAME; j++) {
 800505a:	2300      	movs	r3, #0
 800505c:	623b      	str	r3, [r7, #32]
 800505e:	e014      	b.n	800508a <sound_app_sta_beep+0x6a>
			memcpy(&(this->data[i][j*16]), data, sizeof(beep_1kHz_1ms));
 8005060:	6a3b      	ldr	r3, [r7, #32]
 8005062:	0119      	lsls	r1, r3, #4
 8005064:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005066:	4613      	mov	r3, r2
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	4413      	add	r3, r2
 800506c:	015b      	lsls	r3, r3, #5
 800506e:	440b      	add	r3, r1
 8005070:	3302      	adds	r3, #2
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	69fa      	ldr	r2, [r7, #28]
 8005076:	4413      	add	r3, r2
 8005078:	3304      	adds	r3, #4
 800507a:	2240      	movs	r2, #64	; 0x40
 800507c:	6939      	ldr	r1, [r7, #16]
 800507e:	4618      	mov	r0, r3
 8005080:	f004 ff83 	bl	8009f8a <memcpy>
		for (j = 0; j < SOUND_TIME_PER_FRAME; j++) {
 8005084:	6a3b      	ldr	r3, [r7, #32]
 8005086:	3301      	adds	r3, #1
 8005088:	623b      	str	r3, [r7, #32]
 800508a:	6a3b      	ldr	r3, [r7, #32]
 800508c:	2b09      	cmp	r3, #9
 800508e:	d9e7      	bls.n	8005060 <sound_app_sta_beep+0x40>
	for (i = 0; i < frame_cnt; i++) {
 8005090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005092:	3301      	adds	r3, #1
 8005094:	627b      	str	r3, [r7, #36]	; 0x24
 8005096:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	429a      	cmp	r2, r3
 800509c:	d3dd      	bcc.n	800505a <sound_app_sta_beep+0x3a>
		}
	}
	
	// 
	pcm3060_play(this->data[0], frame_cnt*SOUND_DATA_NUM_PAR_FRAME*4);
 800509e:	69fb      	ldr	r3, [r7, #28]
 80050a0:	f103 000c 	add.w	r0, r3, #12
 80050a4:	68fa      	ldr	r2, [r7, #12]
 80050a6:	4613      	mov	r3, r2
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	4413      	add	r3, r2
 80050ac:	01db      	lsls	r3, r3, #7
 80050ae:	4619      	mov	r1, r3
 80050b0:	f001 f950 	bl	8006354 <pcm3060_play>
}
 80050b4:	bf00      	nop
 80050b6:	3728      	adds	r7, #40	; 0x28
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}
 80050bc:	20040210 	.word	0x20040210
 80050c0:	0800a0c0 	.word	0x0800a0c0
 80050c4:	20040000 	.word	0x20040000
 80050c8:	cccccccd 	.word	0xcccccccd

080050cc <sound_app_stp>:

// 
static void sound_app_stp(uint32_t par)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
	SOUND_APP_CTL *this = &sound_app_ctl;
 80050d4:	4b17      	ldr	r3, [pc, #92]	; (8005134 <sound_app_stp+0x68>)
 80050d6:	60fb      	str	r3, [r7, #12]
	
	// 
	memset(this->data[0], 0, sizeof(this->data));
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	330c      	adds	r3, #12
 80050dc:	4a16      	ldr	r2, [pc, #88]	; (8005138 <sound_app_stp+0x6c>)
 80050de:	2100      	movs	r1, #0
 80050e0:	4618      	mov	r0, r3
 80050e2:	f004 ff5d 	bl	8009fa0 <memset>
	// 
	this->w_idx = 0;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 80050ec:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 80050f0:	2200      	movs	r2, #0
 80050f2:	801a      	strh	r2, [r3, #0]
	this->r_idx = 0;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 80050fa:	f203 230e 	addw	r3, r3, #526	; 0x20e
 80050fe:	2200      	movs	r2, #0
 8005100:	801a      	strh	r2, [r3, #0]
	this->req_frame_w_idx = 0;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8005108:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800510c:	2200      	movs	r2, #0
 800510e:	801a      	strh	r2, [r3, #0]
	this->req_frame_r_idx = 0;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8005116:	f203 2312 	addw	r3, r3, #530	; 0x212
 800511a:	2200      	movs	r2, #0
 800511c:	801a      	strh	r2, [r3, #0]
	this->cur_frame_idx = 0;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 8005124:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005128:	2200      	movs	r2, #0
 800512a:	801a      	strh	r2, [r3, #0]
}
 800512c:	bf00      	nop
 800512e:	3710      	adds	r7, #16
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}
 8005134:	20040210 	.word	0x20040210
 8005138:	0002ee00 	.word	0x0002ee00

0800513c <sound_app_main>:
	{{NULL,				ST_UNDEIFNED}, {NULL,					ST_UNDEIFNED}, {NULL,				ST_UNDEIFNED}},		// ST_UNDEIFNED
};

// 
static int sound_app_main(int argc, char *argv[])
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b088      	sub	sp, #32
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
	SOUND_APP_CTL *this = &sound_app_ctl;
 8005146:	4b27      	ldr	r3, [pc, #156]	; (80051e4 <sound_app_main+0xa8>)
 8005148:	61fb      	str	r3, [r7, #28]
	SOUND_APP_MSG tmp_msg;
	int32_t size;
	
	while(1){
		// 
		kz_recv(this->msg_id, &size, &msg);
 800514a:	69fb      	ldr	r3, [r7, #28]
 800514c:	7a1b      	ldrb	r3, [r3, #8]
 800514e:	f107 0218 	add.w	r2, r7, #24
 8005152:	f107 010c 	add.w	r1, r7, #12
 8005156:	4618      	mov	r0, r3
 8005158:	f004 fd3b 	bl	8009bd2 <kz_recv>
		// 
		memcpy(&tmp_msg, msg, sizeof(SOUND_APP_MSG));
 800515c:	69b9      	ldr	r1, [r7, #24]
 800515e:	f107 0310 	add.w	r3, r7, #16
 8005162:	2208      	movs	r2, #8
 8005164:	4618      	mov	r0, r3
 8005166:	f004 ff10 	bl	8009f8a <memcpy>
		// 
		kz_kmfree(msg);
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	4618      	mov	r0, r3
 800516e:	f004 fd07 	bl	8009b80 <kz_kmfree>
		// 
		if (fsm[this->state][msg->msg_type].func != NULL) {
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	69bb      	ldr	r3, [r7, #24]
 8005178:	6819      	ldr	r1, [r3, #0]
 800517a:	481b      	ldr	r0, [pc, #108]	; (80051e8 <sound_app_main+0xac>)
 800517c:	4613      	mov	r3, r2
 800517e:	005b      	lsls	r3, r3, #1
 8005180:	4413      	add	r3, r2
 8005182:	440b      	add	r3, r1
 8005184:	f850 3033 	ldr.w	r3, [r0, r3, lsl #3]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d00d      	beq.n	80051a8 <sound_app_main+0x6c>
			fsm[this->state][msg->msg_type].func(tmp_msg.msg_data);
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	681a      	ldr	r2, [r3, #0]
 8005190:	69bb      	ldr	r3, [r7, #24]
 8005192:	6819      	ldr	r1, [r3, #0]
 8005194:	4814      	ldr	r0, [pc, #80]	; (80051e8 <sound_app_main+0xac>)
 8005196:	4613      	mov	r3, r2
 8005198:	005b      	lsls	r3, r3, #1
 800519a:	4413      	add	r3, r2
 800519c:	440b      	add	r3, r1
 800519e:	f850 3033 	ldr.w	r3, [r0, r3, lsl #3]
 80051a2:	697a      	ldr	r2, [r7, #20]
 80051a4:	4610      	mov	r0, r2
 80051a6:	4798      	blx	r3
		}
		// 
		if (fsm[this->state][msg->msg_type].nxt_state != ST_UNDEIFNED) {
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	69bb      	ldr	r3, [r7, #24]
 80051ae:	6819      	ldr	r1, [r3, #0]
 80051b0:	480d      	ldr	r0, [pc, #52]	; (80051e8 <sound_app_main+0xac>)
 80051b2:	4613      	mov	r3, r2
 80051b4:	005b      	lsls	r3, r3, #1
 80051b6:	4413      	add	r3, r2
 80051b8:	440b      	add	r3, r1
 80051ba:	00db      	lsls	r3, r3, #3
 80051bc:	4403      	add	r3, r0
 80051be:	791b      	ldrb	r3, [r3, #4]
 80051c0:	2b03      	cmp	r3, #3
 80051c2:	d0c2      	beq.n	800514a <sound_app_main+0xe>
			this->state = fsm[this->state][msg->msg_type].nxt_state;
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	6819      	ldr	r1, [r3, #0]
 80051cc:	4806      	ldr	r0, [pc, #24]	; (80051e8 <sound_app_main+0xac>)
 80051ce:	4613      	mov	r3, r2
 80051d0:	005b      	lsls	r3, r3, #1
 80051d2:	4413      	add	r3, r2
 80051d4:	440b      	add	r3, r1
 80051d6:	00db      	lsls	r3, r3, #3
 80051d8:	4403      	add	r3, r0
 80051da:	791b      	ldrb	r3, [r3, #4]
 80051dc:	461a      	mov	r2, r3
 80051de:	69fb      	ldr	r3, [r7, #28]
 80051e0:	601a      	str	r2, [r3, #0]
		kz_recv(this->msg_id, &size, &msg);
 80051e2:	e7b2      	b.n	800514a <sound_app_main+0xe>
 80051e4:	20040210 	.word	0x20040210
 80051e8:	0800a454 	.word	0x0800a454

080051ec <sound_app_init>:
	return 0;
}

// 
void sound_app_init(void)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b084      	sub	sp, #16
 80051f0:	af02      	add	r7, sp, #8
	SOUND_APP_CTL *this = &sound_app_ctl;
 80051f2:	4b1a      	ldr	r3, [pc, #104]	; (800525c <sound_app_init+0x70>)
 80051f4:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// 
	memset(this, 0, sizeof(SOUND_APP_CTL));
 80051f6:	4a1a      	ldr	r2, [pc, #104]	; (8005260 <sound_app_init+0x74>)
 80051f8:	2100      	movs	r1, #0
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f004 fed0 	bl	8009fa0 <memset>
	
	// ID
	this->msg_id = MSGBOX_ID_SOUND_APP;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2202      	movs	r2, #2
 8005204:	721a      	strb	r2, [r3, #8]
	
	// 
	this->send_frame_unit = SOUND_SEND_FRAME_NUM;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f503 333b 	add.w	r3, r3, #191488	; 0x2ec00
 800520c:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 8005210:	2264      	movs	r2, #100	; 0x64
 8005212:	801a      	strh	r2, [r3, #0]
	
	// wav
	ret = wav_open(wav_sta_callback, wav_rcv_callback, wav_end_callback, this);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	4a13      	ldr	r2, [pc, #76]	; (8005264 <sound_app_init+0x78>)
 8005218:	4913      	ldr	r1, [pc, #76]	; (8005268 <sound_app_init+0x7c>)
 800521a:	4814      	ldr	r0, [pc, #80]	; (800526c <sound_app_init+0x80>)
 800521c:	f003 fcee 	bl	8008bfc <wav_open>
 8005220:	6038      	str	r0, [r7, #0]
	
	// 
	ret = pcm3060_open(SAMPLING_FREQUENCY, SOUND_DATA_WIDTH, pcm3060_callback, this);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a12      	ldr	r2, [pc, #72]	; (8005270 <sound_app_init+0x84>)
 8005226:	2110      	movs	r1, #16
 8005228:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 800522c:	f000 ffd8 	bl	80061e0 <pcm3060_open>
 8005230:	6038      	str	r0, [r7, #0]
	
	// 
	this->tsk_id = kz_run(sound_app_main, "sound_app_main",  SOUND_APP_PRI, SOUND_APP_STACK, 0, NULL);
 8005232:	2300      	movs	r3, #0
 8005234:	9301      	str	r3, [sp, #4]
 8005236:	2300      	movs	r3, #0
 8005238:	9300      	str	r3, [sp, #0]
 800523a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800523e:	220a      	movs	r2, #10
 8005240:	490c      	ldr	r1, [pc, #48]	; (8005274 <sound_app_init+0x88>)
 8005242:	480d      	ldr	r0, [pc, #52]	; (8005278 <sound_app_init+0x8c>)
 8005244:	f004 fc34 	bl	8009ab0 <kz_run>
 8005248:	4602      	mov	r2, r0
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	605a      	str	r2, [r3, #4]
	
	// 
	this->state = ST_IDLE;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2201      	movs	r2, #1
 8005252:	601a      	str	r2, [r3, #0]
	
	return;
 8005254:	bf00      	nop
}
 8005256:	3708      	adds	r7, #8
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}
 800525c:	20040210 	.word	0x20040210
 8005260:	0002ee30 	.word	0x0002ee30
 8005264:	08004e75 	.word	0x08004e75
 8005268:	08004cc5 	.word	0x08004cc5
 800526c:	08004b85 	.word	0x08004b85
 8005270:	08004e91 	.word	0x08004e91
 8005274:	0800a0cc 	.word	0x0800a0cc
 8005278:	0800513d 	.word	0x0800513d

0800527c <sound_app_play_beep>:

// 
int32_t sound_app_play_beep(uint32_t play_info)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
	SOUND_APP_CTL *this = &sound_app_ctl;
 8005284:	4b0f      	ldr	r3, [pc, #60]	; (80052c4 <sound_app_play_beep+0x48>)
 8005286:	60fb      	str	r3, [r7, #12]
	SOUND_APP_MSG *msg;
	
	// 
	if (this->state == ST_UNINITIALIZED) {
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d102      	bne.n	8005296 <sound_app_play_beep+0x1a>
		return -1;
 8005290:	f04f 33ff 	mov.w	r3, #4294967295
 8005294:	e011      	b.n	80052ba <sound_app_play_beep+0x3e>
	}
	
	msg = kz_kmalloc(sizeof(SOUND_APP_MSG));
 8005296:	2008      	movs	r0, #8
 8005298:	f004 fc5b 	bl	8009b52 <kz_kmalloc>
 800529c:	60b8      	str	r0, [r7, #8]
	msg->msg_type = EVENT_SOUND_STA_BEEP;
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	2201      	movs	r2, #1
 80052a2:	601a      	str	r2, [r3, #0]
	msg->msg_data = play_info;
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	605a      	str	r2, [r3, #4]
	
	return kz_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	7a1b      	ldrb	r3, [r3, #8]
 80052ae:	68ba      	ldr	r2, [r7, #8]
 80052b0:	2108      	movs	r1, #8
 80052b2:	4618      	mov	r0, r3
 80052b4:	f004 fc75 	bl	8009ba2 <kz_send>
 80052b8:	4603      	mov	r3, r0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3710      	adds	r7, #16
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	20040210 	.word	0x20040210

080052c8 <sound_app_cmd_beep_1000ms>:
	return kz_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
}

// 
static void sound_app_cmd_beep_1000ms(void)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	af00      	add	r7, sp, #0
	// 1000msbeep
	sound_app_play_beep(BEEP_PLAY_TIME_1000ms | BEEP_PLAY_1KHZ);
 80052cc:	4802      	ldr	r0, [pc, #8]	; (80052d8 <sound_app_cmd_beep_1000ms+0x10>)
 80052ce:	f7ff ffd5 	bl	800527c <sound_app_play_beep>
}
 80052d2:	bf00      	nop
 80052d4:	bd80      	pop	{r7, pc}
 80052d6:	bf00      	nop
 80052d8:	000103e8 	.word	0x000103e8

080052dc <sound_app_cmd_beep_3000ms>:

// 
static void sound_app_cmd_beep_3000ms(void)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	af00      	add	r7, sp, #0
	// 3000msbeep
	sound_app_play_beep(BEEP_PLAY_TIME_3000ms | BEEP_PLAY_1KHZ);
 80052e0:	4802      	ldr	r0, [pc, #8]	; (80052ec <sound_app_cmd_beep_3000ms+0x10>)
 80052e2:	f7ff ffcb 	bl	800527c <sound_app_play_beep>
}
 80052e6:	bf00      	nop
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	00010bb8 	.word	0x00010bb8

080052f0 <sound_app_cmd_beep_0kHz>:

// 
static void sound_app_cmd_beep_0kHz(void)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	af00      	add	r7, sp, #0
	// 3000msbeep
	sound_app_play_beep(BEEP_PLAY_TIME_1000ms | BEEP_PLAY_0KHZ);
 80052f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80052f8:	f7ff ffc0 	bl	800527c <sound_app_play_beep>
}
 80052fc:	bf00      	nop
 80052fe:	bd80      	pop	{r7, pc}

08005300 <sound_app_cmd_stop>:

// 
static void sound_app_cmd_stop(void)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b082      	sub	sp, #8
 8005304:	af00      	add	r7, sp, #0
	SOUND_APP_CTL *this = &sound_app_ctl;
 8005306:	4b0b      	ldr	r3, [pc, #44]	; (8005334 <sound_app_cmd_stop+0x34>)
 8005308:	607b      	str	r3, [r7, #4]
	SOUND_APP_MSG *msg;
	
	// 
	msg = kz_kmalloc(sizeof(SOUND_APP_MSG));
 800530a:	2008      	movs	r0, #8
 800530c:	f004 fc21 	bl	8009b52 <kz_kmalloc>
 8005310:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_SOUND_STP;
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	2202      	movs	r2, #2
 8005316:	601a      	str	r2, [r3, #0]
	msg->msg_data = 0;
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	2200      	movs	r2, #0
 800531c:	605a      	str	r2, [r3, #4]
	kz_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	7a1b      	ldrb	r3, [r3, #8]
 8005322:	683a      	ldr	r2, [r7, #0]
 8005324:	2108      	movs	r1, #8
 8005326:	4618      	mov	r0, r3
 8005328:	f004 fc3b 	bl	8009ba2 <kz_send>
}
 800532c:	bf00      	nop
 800532e:	3708      	adds	r7, #8
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	20040210 	.word	0x20040210

08005338 <sound_app_set_cmd>:

// 
void sound_app_set_cmd(void)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "sound beep 1000ms";
 800533e:	4b12      	ldr	r3, [pc, #72]	; (8005388 <sound_app_set_cmd+0x50>)
 8005340:	603b      	str	r3, [r7, #0]
	cmd.func = sound_app_cmd_beep_1000ms;
 8005342:	4b12      	ldr	r3, [pc, #72]	; (800538c <sound_app_set_cmd+0x54>)
 8005344:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005346:	463b      	mov	r3, r7
 8005348:	4618      	mov	r0, r3
 800534a:	f7ff fbdf 	bl	8004b0c <console_set_command>
	cmd.input = "sound beep 3000ms";
 800534e:	4b10      	ldr	r3, [pc, #64]	; (8005390 <sound_app_set_cmd+0x58>)
 8005350:	603b      	str	r3, [r7, #0]
	cmd.func = sound_app_cmd_beep_3000ms;
 8005352:	4b10      	ldr	r3, [pc, #64]	; (8005394 <sound_app_set_cmd+0x5c>)
 8005354:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005356:	463b      	mov	r3, r7
 8005358:	4618      	mov	r0, r3
 800535a:	f7ff fbd7 	bl	8004b0c <console_set_command>
	cmd.input = "sound 0kHz";
 800535e:	4b0e      	ldr	r3, [pc, #56]	; (8005398 <sound_app_set_cmd+0x60>)
 8005360:	603b      	str	r3, [r7, #0]
	cmd.func = sound_app_cmd_beep_0kHz;
 8005362:	4b0e      	ldr	r3, [pc, #56]	; (800539c <sound_app_set_cmd+0x64>)
 8005364:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005366:	463b      	mov	r3, r7
 8005368:	4618      	mov	r0, r3
 800536a:	f7ff fbcf 	bl	8004b0c <console_set_command>
	cmd.input = "sound stop";
 800536e:	4b0c      	ldr	r3, [pc, #48]	; (80053a0 <sound_app_set_cmd+0x68>)
 8005370:	603b      	str	r3, [r7, #0]
	cmd.func = sound_app_cmd_stop;
 8005372:	4b0c      	ldr	r3, [pc, #48]	; (80053a4 <sound_app_set_cmd+0x6c>)
 8005374:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005376:	463b      	mov	r3, r7
 8005378:	4618      	mov	r0, r3
 800537a:	f7ff fbc7 	bl	8004b0c <console_set_command>
}
 800537e:	bf00      	nop
 8005380:	3708      	adds	r7, #8
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	0800a0dc 	.word	0x0800a0dc
 800538c:	080052c9 	.word	0x080052c9
 8005390:	0800a0f0 	.word	0x0800a0f0
 8005394:	080052dd 	.word	0x080052dd
 8005398:	0800a104 	.word	0x0800a104
 800539c:	080052f1 	.word	0x080052f1
 80053a0:	0800a110 	.word	0x0800a110
 80053a4:	08005301 	.word	0x08005301

080053a8 <Error_Handler>:
#include "stm32l4xx.h"

//
// 
static Error_Handler(void)
{
 80053a8:	b480      	push	{r7}
 80053aa:	af00      	add	r7, sp, #0
	while(1) {} ;
 80053ac:	e7fe      	b.n	80053ac <Error_Handler+0x4>

080053ae <SystemClock_Config>:
}

static void SystemClock_Config(void)
{
 80053ae:	b580      	push	{r7, lr}
 80053b0:	b096      	sub	sp, #88	; 0x58
 80053b2:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80053b4:	f107 0314 	add.w	r3, r7, #20
 80053b8:	2244      	movs	r2, #68	; 0x44
 80053ba:	2100      	movs	r1, #0
 80053bc:	4618      	mov	r0, r3
 80053be:	f004 fdef 	bl	8009fa0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80053c2:	463b      	mov	r3, r7
 80053c4:	2200      	movs	r2, #0
 80053c6:	601a      	str	r2, [r3, #0]
 80053c8:	605a      	str	r2, [r3, #4]
 80053ca:	609a      	str	r2, [r3, #8]
 80053cc:	60da      	str	r2, [r3, #12]
 80053ce:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80053d0:	2000      	movs	r0, #0
 80053d2:	f7fc fec3 	bl	800215c <HAL_PWREx_ControlVoltageScaling>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d001      	beq.n	80053e0 <SystemClock_Config+0x32>
	{
		Error_Handler();
 80053dc:	f7ff ffe4 	bl	80053a8 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 80053e0:	2318      	movs	r3, #24
 80053e2:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80053e4:	2301      	movs	r3, #1
 80053e6:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80053e8:	2301      	movs	r3, #1
 80053ea:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80053ec:	2300      	movs	r3, #0
 80053ee:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80053f0:	2360      	movs	r3, #96	; 0x60
 80053f2:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80053f4:	2302      	movs	r3, #2
 80053f6:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80053f8:	2301      	movs	r3, #1
 80053fa:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 80053fc:	2301      	movs	r3, #1
 80053fe:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 60;
 8005400:	233c      	movs	r3, #60	; 0x3c
 8005402:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005404:	2302      	movs	r3, #2
 8005406:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8005408:	2302      	movs	r3, #2
 800540a:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800540c:	2302      	movs	r3, #2
 800540e:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005410:	f107 0314 	add.w	r3, r7, #20
 8005414:	4618      	mov	r0, r3
 8005416:	f7fc ff55 	bl	80022c4 <HAL_RCC_OscConfig>
 800541a:	4603      	mov	r3, r0
 800541c:	2b00      	cmp	r3, #0
 800541e:	d001      	beq.n	8005424 <SystemClock_Config+0x76>
	{
		Error_Handler();
 8005420:	f7ff ffc2 	bl	80053a8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005424:	230f      	movs	r3, #15
 8005426:	603b      	str	r3, [r7, #0]
	                          |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005428:	2303      	movs	r3, #3
 800542a:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800542c:	2300      	movs	r3, #0
 800542e:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005430:	2300      	movs	r3, #0
 8005432:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005434:	2300      	movs	r3, #0
 8005436:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005438:	463b      	mov	r3, r7
 800543a:	2105      	movs	r1, #5
 800543c:	4618      	mov	r0, r3
 800543e:	f7fd fa93 	bl	8002968 <HAL_RCC_ClockConfig>
 8005442:	4603      	mov	r3, r0
 8005444:	2b00      	cmp	r3, #0
 8005446:	d001      	beq.n	800544c <SystemClock_Config+0x9e>
	{
		Error_Handler();
 8005448:	f7ff ffae 	bl	80053a8 <Error_Handler>
	}
}
 800544c:	bf00      	nop
 800544e:	3758      	adds	r7, #88	; 0x58
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}

08005454 <periferal_clock_init>:

// 
// 
void periferal_clock_init(void)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b0c0      	sub	sp, #256	; 0x100
 8005458:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800545a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800545e:	2294      	movs	r2, #148	; 0x94
 8005460:	2100      	movs	r1, #0
 8005462:	4618      	mov	r0, r3
 8005464:	f004 fd9c 	bl	8009fa0 <memset>
	
	// 
	SystemClock_Config();
 8005468:	f7ff ffa1 	bl	80053ae <SystemClock_Config>
	
	// I2C
	// ch1
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800546c:	2340      	movs	r3, #64	; 0x40
 800546e:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005470:	2300      	movs	r3, #0
 8005472:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005476:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800547a:	4618      	mov	r0, r3
 800547c:	f7fd fd18 	bl	8002eb0 <HAL_RCCEx_PeriphCLKConfig>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d001      	beq.n	800548a <periferal_clock_init+0x36>
	{
		Error_Handler();
 8005486:	f7ff ff8f 	bl	80053a8 <Error_Handler>
	}
	// ch2
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800548a:	2380      	movs	r3, #128	; 0x80
 800548c:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800548e:	2300      	movs	r3, #0
 8005490:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005494:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005498:	4618      	mov	r0, r3
 800549a:	f7fd fd09 	bl	8002eb0 <HAL_RCCEx_PeriphCLKConfig>
 800549e:	4603      	mov	r3, r0
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d001      	beq.n	80054a8 <periferal_clock_init+0x54>
	{
		Error_Handler();
 80054a4:	f7ff ff80 	bl	80053a8 <Error_Handler>
	}
	
	// SAI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80054a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80054ac:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 80054ae:	2300      	movs	r3, #0
 80054b0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80054b4:	2301      	movs	r3, #1
 80054b6:	673b      	str	r3, [r7, #112]	; 0x70
	PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 80054b8:	2302      	movs	r3, #2
 80054ba:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 80054bc:	230c      	movs	r3, #12
 80054be:	67bb      	str	r3, [r7, #120]	; 0x78
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80054c0:	2302      	movs	r3, #2
 80054c2:	67fb      	str	r3, [r7, #124]	; 0x7c
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80054c4:	2302      	movs	r3, #2
 80054c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80054ca:	2302      	movs	r3, #2
 80054cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 80054d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80054d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80054d8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80054dc:	4618      	mov	r0, r3
 80054de:	f7fd fce7 	bl	8002eb0 <HAL_RCCEx_PeriphCLKConfig>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d001      	beq.n	80054ec <periferal_clock_init+0x98>
	{
		Error_Handler();
 80054e8:	f7ff ff5e 	bl	80053a8 <Error_Handler>
	}
	
	// OCTOSPI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 80054ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80054f0:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 80054f2:	2300      	movs	r3, #0
 80054f4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80054f8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80054fc:	4618      	mov	r0, r3
 80054fe:	f7fd fcd7 	bl	8002eb0 <HAL_RCCEx_PeriphCLKConfig>
 8005502:	4603      	mov	r3, r0
 8005504:	2b00      	cmp	r3, #0
 8005506:	d001      	beq.n	800550c <periferal_clock_init+0xb8>
	{
		Error_Handler();
 8005508:	f7ff ff4e 	bl	80053a8 <Error_Handler>
	}
	
	// 
	__HAL_RCC_USART1_CLK_ENABLE();		// USART1
 800550c:	4a98      	ldr	r2, [pc, #608]	; (8005770 <periferal_clock_init+0x31c>)
 800550e:	4b98      	ldr	r3, [pc, #608]	; (8005770 <periferal_clock_init+0x31c>)
 8005510:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005512:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005516:	6613      	str	r3, [r2, #96]	; 0x60
 8005518:	4b95      	ldr	r3, [pc, #596]	; (8005770 <periferal_clock_init+0x31c>)
 800551a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800551c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005520:	66bb      	str	r3, [r7, #104]	; 0x68
 8005522:	6ebb      	ldr	r3, [r7, #104]	; 0x68
	__HAL_RCC_USART2_CLK_ENABLE();		// USART2
 8005524:	4a92      	ldr	r2, [pc, #584]	; (8005770 <periferal_clock_init+0x31c>)
 8005526:	4b92      	ldr	r3, [pc, #584]	; (8005770 <periferal_clock_init+0x31c>)
 8005528:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800552a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800552e:	6593      	str	r3, [r2, #88]	; 0x58
 8005530:	4b8f      	ldr	r3, [pc, #572]	; (8005770 <periferal_clock_init+0x31c>)
 8005532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005534:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005538:	667b      	str	r3, [r7, #100]	; 0x64
 800553a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
	__HAL_RCC_USART3_CLK_ENABLE();		// USART3
 800553c:	4a8c      	ldr	r2, [pc, #560]	; (8005770 <periferal_clock_init+0x31c>)
 800553e:	4b8c      	ldr	r3, [pc, #560]	; (8005770 <periferal_clock_init+0x31c>)
 8005540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005542:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005546:	6593      	str	r3, [r2, #88]	; 0x58
 8005548:	4b89      	ldr	r3, [pc, #548]	; (8005770 <periferal_clock_init+0x31c>)
 800554a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800554c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005550:	663b      	str	r3, [r7, #96]	; 0x60
 8005552:	6e3b      	ldr	r3, [r7, #96]	; 0x60
	__HAL_RCC_I2C1_CLK_ENABLE();		// I2C1
 8005554:	4a86      	ldr	r2, [pc, #536]	; (8005770 <periferal_clock_init+0x31c>)
 8005556:	4b86      	ldr	r3, [pc, #536]	; (8005770 <periferal_clock_init+0x31c>)
 8005558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800555a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800555e:	6593      	str	r3, [r2, #88]	; 0x58
 8005560:	4b83      	ldr	r3, [pc, #524]	; (8005770 <periferal_clock_init+0x31c>)
 8005562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005564:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005568:	65fb      	str	r3, [r7, #92]	; 0x5c
 800556a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
	__HAL_RCC_I2C2_CLK_ENABLE();		// I2C2
 800556c:	4a80      	ldr	r2, [pc, #512]	; (8005770 <periferal_clock_init+0x31c>)
 800556e:	4b80      	ldr	r3, [pc, #512]	; (8005770 <periferal_clock_init+0x31c>)
 8005570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005572:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005576:	6593      	str	r3, [r2, #88]	; 0x58
 8005578:	4b7d      	ldr	r3, [pc, #500]	; (8005770 <periferal_clock_init+0x31c>)
 800557a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800557c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005580:	65bb      	str	r3, [r7, #88]	; 0x58
 8005582:	6dbb      	ldr	r3, [r7, #88]	; 0x58
	__HAL_RCC_SAI1_CLK_ENABLE();		// SAI1
 8005584:	4a7a      	ldr	r2, [pc, #488]	; (8005770 <periferal_clock_init+0x31c>)
 8005586:	4b7a      	ldr	r3, [pc, #488]	; (8005770 <periferal_clock_init+0x31c>)
 8005588:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800558a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800558e:	6613      	str	r3, [r2, #96]	; 0x60
 8005590:	4b77      	ldr	r3, [pc, #476]	; (8005770 <periferal_clock_init+0x31c>)
 8005592:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005594:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005598:	657b      	str	r3, [r7, #84]	; 0x54
 800559a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
	__HAL_RCC_OSPIM_CLK_ENABLE();		// OCTOSPIM
 800559c:	4a74      	ldr	r2, [pc, #464]	; (8005770 <periferal_clock_init+0x31c>)
 800559e:	4b74      	ldr	r3, [pc, #464]	; (8005770 <periferal_clock_init+0x31c>)
 80055a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80055a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80055a8:	4b71      	ldr	r3, [pc, #452]	; (8005770 <periferal_clock_init+0x31c>)
 80055aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80055b0:	653b      	str	r3, [r7, #80]	; 0x50
 80055b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
	__HAL_RCC_OSPI1_CLK_ENABLE();		// OCTOSPI1
 80055b4:	4a6e      	ldr	r2, [pc, #440]	; (8005770 <periferal_clock_init+0x31c>)
 80055b6:	4b6e      	ldr	r3, [pc, #440]	; (8005770 <periferal_clock_init+0x31c>)
 80055b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055be:	6513      	str	r3, [r2, #80]	; 0x50
 80055c0:	4b6b      	ldr	r3, [pc, #428]	; (8005770 <periferal_clock_init+0x31c>)
 80055c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
	__HAL_RCC_OSPI2_CLK_ENABLE();		// OCTOSPI1
 80055cc:	4a68      	ldr	r2, [pc, #416]	; (8005770 <periferal_clock_init+0x31c>)
 80055ce:	4b68      	ldr	r3, [pc, #416]	; (8005770 <periferal_clock_init+0x31c>)
 80055d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80055d6:	6513      	str	r3, [r2, #80]	; 0x50
 80055d8:	4b65      	ldr	r3, [pc, #404]	; (8005770 <periferal_clock_init+0x31c>)
 80055da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055e0:	64bb      	str	r3, [r7, #72]	; 0x48
 80055e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
	__HAL_RCC_TIM2_CLK_ENABLE();		// TIM2
 80055e4:	4a62      	ldr	r2, [pc, #392]	; (8005770 <periferal_clock_init+0x31c>)
 80055e6:	4b62      	ldr	r3, [pc, #392]	; (8005770 <periferal_clock_init+0x31c>)
 80055e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055ea:	f043 0301 	orr.w	r3, r3, #1
 80055ee:	6593      	str	r3, [r2, #88]	; 0x58
 80055f0:	4b5f      	ldr	r3, [pc, #380]	; (8005770 <periferal_clock_init+0x31c>)
 80055f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055f4:	f003 0301 	and.w	r3, r3, #1
 80055f8:	647b      	str	r3, [r7, #68]	; 0x44
 80055fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
	__HAL_RCC_TIM3_CLK_ENABLE();		// TIM3
 80055fc:	4a5c      	ldr	r2, [pc, #368]	; (8005770 <periferal_clock_init+0x31c>)
 80055fe:	4b5c      	ldr	r3, [pc, #368]	; (8005770 <periferal_clock_init+0x31c>)
 8005600:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005602:	f043 0302 	orr.w	r3, r3, #2
 8005606:	6593      	str	r3, [r2, #88]	; 0x58
 8005608:	4b59      	ldr	r3, [pc, #356]	; (8005770 <periferal_clock_init+0x31c>)
 800560a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800560c:	f003 0302 	and.w	r3, r3, #2
 8005610:	643b      	str	r3, [r7, #64]	; 0x40
 8005612:	6c3b      	ldr	r3, [r7, #64]	; 0x40
	__HAL_RCC_TIM4_CLK_ENABLE();		// TIM4
 8005614:	4a56      	ldr	r2, [pc, #344]	; (8005770 <periferal_clock_init+0x31c>)
 8005616:	4b56      	ldr	r3, [pc, #344]	; (8005770 <periferal_clock_init+0x31c>)
 8005618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800561a:	f043 0304 	orr.w	r3, r3, #4
 800561e:	6593      	str	r3, [r2, #88]	; 0x58
 8005620:	4b53      	ldr	r3, [pc, #332]	; (8005770 <periferal_clock_init+0x31c>)
 8005622:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005624:	f003 0304 	and.w	r3, r3, #4
 8005628:	63fb      	str	r3, [r7, #60]	; 0x3c
 800562a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
	__HAL_RCC_TIM5_CLK_ENABLE();		// TIM5
 800562c:	4a50      	ldr	r2, [pc, #320]	; (8005770 <periferal_clock_init+0x31c>)
 800562e:	4b50      	ldr	r3, [pc, #320]	; (8005770 <periferal_clock_init+0x31c>)
 8005630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005632:	f043 0308 	orr.w	r3, r3, #8
 8005636:	6593      	str	r3, [r2, #88]	; 0x58
 8005638:	4b4d      	ldr	r3, [pc, #308]	; (8005770 <periferal_clock_init+0x31c>)
 800563a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800563c:	f003 0308 	and.w	r3, r3, #8
 8005640:	63bb      	str	r3, [r7, #56]	; 0x38
 8005642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	__HAL_RCC_TIM15_CLK_ENABLE();		// TIM15
 8005644:	4a4a      	ldr	r2, [pc, #296]	; (8005770 <periferal_clock_init+0x31c>)
 8005646:	4b4a      	ldr	r3, [pc, #296]	; (8005770 <periferal_clock_init+0x31c>)
 8005648:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800564a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800564e:	6613      	str	r3, [r2, #96]	; 0x60
 8005650:	4b47      	ldr	r3, [pc, #284]	; (8005770 <periferal_clock_init+0x31c>)
 8005652:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005654:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005658:	637b      	str	r3, [r7, #52]	; 0x34
 800565a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	__HAL_RCC_TIM16_CLK_ENABLE();		// TIM16
 800565c:	4a44      	ldr	r2, [pc, #272]	; (8005770 <periferal_clock_init+0x31c>)
 800565e:	4b44      	ldr	r3, [pc, #272]	; (8005770 <periferal_clock_init+0x31c>)
 8005660:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005662:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005666:	6613      	str	r3, [r2, #96]	; 0x60
 8005668:	4b41      	ldr	r3, [pc, #260]	; (8005770 <periferal_clock_init+0x31c>)
 800566a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800566c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005670:	633b      	str	r3, [r7, #48]	; 0x30
 8005672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	__HAL_RCC_TIM17_CLK_ENABLE();		// TIM17
 8005674:	4a3e      	ldr	r2, [pc, #248]	; (8005770 <periferal_clock_init+0x31c>)
 8005676:	4b3e      	ldr	r3, [pc, #248]	; (8005770 <periferal_clock_init+0x31c>)
 8005678:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800567a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800567e:	6613      	str	r3, [r2, #96]	; 0x60
 8005680:	4b3b      	ldr	r3, [pc, #236]	; (8005770 <periferal_clock_init+0x31c>)
 8005682:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005684:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005688:	62fb      	str	r3, [r7, #44]	; 0x2c
 800568a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	__HAL_RCC_DMA1_CLK_ENABLE();		// DMA1
 800568c:	4a38      	ldr	r2, [pc, #224]	; (8005770 <periferal_clock_init+0x31c>)
 800568e:	4b38      	ldr	r3, [pc, #224]	; (8005770 <periferal_clock_init+0x31c>)
 8005690:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005692:	f043 0301 	orr.w	r3, r3, #1
 8005696:	6493      	str	r3, [r2, #72]	; 0x48
 8005698:	4b35      	ldr	r3, [pc, #212]	; (8005770 <periferal_clock_init+0x31c>)
 800569a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800569c:	f003 0301 	and.w	r3, r3, #1
 80056a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80056a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
	__HAL_RCC_DMAMUX1_CLK_ENABLE();		// DMAMUX
 80056a4:	4a32      	ldr	r2, [pc, #200]	; (8005770 <periferal_clock_init+0x31c>)
 80056a6:	4b32      	ldr	r3, [pc, #200]	; (8005770 <periferal_clock_init+0x31c>)
 80056a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056aa:	f043 0304 	orr.w	r3, r3, #4
 80056ae:	6493      	str	r3, [r2, #72]	; 0x48
 80056b0:	4b2f      	ldr	r3, [pc, #188]	; (8005770 <periferal_clock_init+0x31c>)
 80056b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056b4:	f003 0304 	and.w	r3, r3, #4
 80056b8:	627b      	str	r3, [r7, #36]	; 0x24
 80056ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	
	// GPIO
	__HAL_RCC_PWR_CLK_ENABLE();
 80056bc:	4a2c      	ldr	r2, [pc, #176]	; (8005770 <periferal_clock_init+0x31c>)
 80056be:	4b2c      	ldr	r3, [pc, #176]	; (8005770 <periferal_clock_init+0x31c>)
 80056c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056c6:	6593      	str	r3, [r2, #88]	; 0x58
 80056c8:	4b29      	ldr	r3, [pc, #164]	; (8005770 <periferal_clock_init+0x31c>)
 80056ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056d0:	623b      	str	r3, [r7, #32]
 80056d2:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80056d4:	4a26      	ldr	r2, [pc, #152]	; (8005770 <periferal_clock_init+0x31c>)
 80056d6:	4b26      	ldr	r3, [pc, #152]	; (8005770 <periferal_clock_init+0x31c>)
 80056d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056da:	f043 0301 	orr.w	r3, r3, #1
 80056de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80056e0:	4b23      	ldr	r3, [pc, #140]	; (8005770 <periferal_clock_init+0x31c>)
 80056e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056e4:	f003 0301 	and.w	r3, r3, #1
 80056e8:	61fb      	str	r3, [r7, #28]
 80056ea:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80056ec:	4a20      	ldr	r2, [pc, #128]	; (8005770 <periferal_clock_init+0x31c>)
 80056ee:	4b20      	ldr	r3, [pc, #128]	; (8005770 <periferal_clock_init+0x31c>)
 80056f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056f2:	f043 0302 	orr.w	r3, r3, #2
 80056f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80056f8:	4b1d      	ldr	r3, [pc, #116]	; (8005770 <periferal_clock_init+0x31c>)
 80056fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056fc:	f003 0302 	and.w	r3, r3, #2
 8005700:	61bb      	str	r3, [r7, #24]
 8005702:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8005704:	4a1a      	ldr	r2, [pc, #104]	; (8005770 <periferal_clock_init+0x31c>)
 8005706:	4b1a      	ldr	r3, [pc, #104]	; (8005770 <periferal_clock_init+0x31c>)
 8005708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800570a:	f043 0304 	orr.w	r3, r3, #4
 800570e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005710:	4b17      	ldr	r3, [pc, #92]	; (8005770 <periferal_clock_init+0x31c>)
 8005712:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005714:	f003 0304 	and.w	r3, r3, #4
 8005718:	617b      	str	r3, [r7, #20]
 800571a:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800571c:	4a14      	ldr	r2, [pc, #80]	; (8005770 <periferal_clock_init+0x31c>)
 800571e:	4b14      	ldr	r3, [pc, #80]	; (8005770 <periferal_clock_init+0x31c>)
 8005720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005722:	f043 0308 	orr.w	r3, r3, #8
 8005726:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005728:	4b11      	ldr	r3, [pc, #68]	; (8005770 <periferal_clock_init+0x31c>)
 800572a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800572c:	f003 0308 	and.w	r3, r3, #8
 8005730:	613b      	str	r3, [r7, #16]
 8005732:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8005734:	4a0e      	ldr	r2, [pc, #56]	; (8005770 <periferal_clock_init+0x31c>)
 8005736:	4b0e      	ldr	r3, [pc, #56]	; (8005770 <periferal_clock_init+0x31c>)
 8005738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800573a:	f043 0310 	orr.w	r3, r3, #16
 800573e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005740:	4b0b      	ldr	r3, [pc, #44]	; (8005770 <periferal_clock_init+0x31c>)
 8005742:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005744:	f003 0310 	and.w	r3, r3, #16
 8005748:	60fb      	str	r3, [r7, #12]
 800574a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800574c:	4a08      	ldr	r2, [pc, #32]	; (8005770 <periferal_clock_init+0x31c>)
 800574e:	4b08      	ldr	r3, [pc, #32]	; (8005770 <periferal_clock_init+0x31c>)
 8005750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005752:	f043 0320 	orr.w	r3, r3, #32
 8005756:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005758:	4b05      	ldr	r3, [pc, #20]	; (8005770 <periferal_clock_init+0x31c>)
 800575a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800575c:	f003 0320 	and.w	r3, r3, #32
 8005760:	60bb      	str	r3, [r7, #8]
 8005762:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8005764:	4a02      	ldr	r2, [pc, #8]	; (8005770 <periferal_clock_init+0x31c>)
 8005766:	4b02      	ldr	r3, [pc, #8]	; (8005770 <periferal_clock_init+0x31c>)
 8005768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800576a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800576e:	e001      	b.n	8005774 <periferal_clock_init+0x320>
 8005770:	40021000 	.word	0x40021000
 8005774:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005776:	4b06      	ldr	r3, [pc, #24]	; (8005790 <periferal_clock_init+0x33c>)
 8005778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800577a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800577e:	607b      	str	r3, [r7, #4]
 8005780:	687b      	ldr	r3, [r7, #4]
	
	HAL_PWREx_EnableVddIO2();
 8005782:	f7fc fd8f 	bl	80022a4 <HAL_PWREx_EnableVddIO2>
 8005786:	bf00      	nop
 8005788:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}
 8005790:	40021000 	.word	0x40021000

08005794 <bt_dev_msg_connected>:
	{BT_BAUDRATE_115200, "baudrate = 11520\n"},
};

// 
static void bt_dev_msg_connected(void* par) 
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b082      	sub	sp, #8
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
	console_str_send((uint8_t*)"bluetooth device is connected\n");
 800579c:	4803      	ldr	r0, [pc, #12]	; (80057ac <bt_dev_msg_connected+0x18>)
 800579e:	f7ff f8ab 	bl	80048f8 <console_str_send>
}
 80057a2:	bf00      	nop
 80057a4:	3708      	adds	r7, #8
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	0800a144 	.word	0x0800a144

080057b0 <bt_dev_msg_unconnected>:

// 
static void bt_dev_msg_unconnected(void* par) 
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
	BT_CTL *this = &bt_ctl;
 80057b8:	4b06      	ldr	r3, [pc, #24]	; (80057d4 <bt_dev_msg_unconnected+0x24>)
 80057ba:	60fb      	str	r3, [r7, #12]
	
	console_str_send((uint8_t*)"bluetooth device is unconnected\n");
 80057bc:	4806      	ldr	r0, [pc, #24]	; (80057d8 <bt_dev_msg_unconnected+0x28>)
 80057be:	f7ff f89b 	bl	80048f8 <console_str_send>
	
	// 
	this->snd_buf.size = 0;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 2215 	strb.w	r2, [r3, #533]	; 0x215
}
 80057ca:	bf00      	nop
 80057cc:	3710      	adds	r7, #16
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}
 80057d2:	bf00      	nop
 80057d4:	2006f040 	.word	0x2006f040
 80057d8:	0800a164 	.word	0x0800a164

080057dc <bt_dev_connected>:

// 
static void bt_dev_connected(void) 
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b082      	sub	sp, #8
 80057e0:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 80057e2:	4b0d      	ldr	r3, [pc, #52]	; (8005818 <bt_dev_connected+0x3c>)
 80057e4:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 80057e6:	2010      	movs	r0, #16
 80057e8:	f004 f9b3 	bl	8009b52 <kz_kmalloc>
 80057ec:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_CONNECT;
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	2200      	movs	r2, #0
 80057f2:	601a      	str	r2, [r3, #0]
	memset(&(msg->msg_data), 0, sizeof(BT_SEND_INFO));
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	3304      	adds	r3, #4
 80057f8:	220c      	movs	r2, #12
 80057fa:	2100      	movs	r1, #0
 80057fc:	4618      	mov	r0, r3
 80057fe:	f004 fbcf 	bl	8009fa0 <memset>
	
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	7d1b      	ldrb	r3, [r3, #20]
 8005806:	683a      	ldr	r2, [r7, #0]
 8005808:	2110      	movs	r1, #16
 800580a:	4618      	mov	r0, r3
 800580c:	f004 f9c9 	bl	8009ba2 <kz_send>
}
 8005810:	bf00      	nop
 8005812:	3708      	adds	r7, #8
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	2006f040 	.word	0x2006f040

0800581c <bt_dev_unconnected>:

// 
static void bt_dev_unconnected(void) 
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b082      	sub	sp, #8
 8005820:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 8005822:	4b0d      	ldr	r3, [pc, #52]	; (8005858 <bt_dev_unconnected+0x3c>)
 8005824:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 8005826:	2010      	movs	r0, #16
 8005828:	f004 f993 	bl	8009b52 <kz_kmalloc>
 800582c:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_DISCONNECT;
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	2201      	movs	r2, #1
 8005832:	601a      	str	r2, [r3, #0]
	memset(&(msg->msg_data), 0, sizeof(BT_SEND_INFO));
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	3304      	adds	r3, #4
 8005838:	220c      	movs	r2, #12
 800583a:	2100      	movs	r1, #0
 800583c:	4618      	mov	r0, r3
 800583e:	f004 fbaf 	bl	8009fa0 <memset>
	
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	7d1b      	ldrb	r3, [r3, #20]
 8005846:	683a      	ldr	r2, [r7, #0]
 8005848:	2110      	movs	r1, #16
 800584a:	4618      	mov	r0, r3
 800584c:	f004 f9a9 	bl	8009ba2 <kz_send>
}
 8005850:	bf00      	nop
 8005852:	3708      	adds	r7, #8
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}
 8005858:	2006f040 	.word	0x2006f040

0800585c <bt_dev_msg_check_sts>:

// 
static void bt_dev_msg_check_sts(int argc, char *argv[])
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b084      	sub	sp, #16
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 8005866:	4b22      	ldr	r3, [pc, #136]	; (80058f0 <bt_dev_msg_check_sts+0x94>)
 8005868:	60fb      	str	r3, [r7, #12]
	GPIO_PinState status = 0U;
 800586a:	2300      	movs	r3, #0
 800586c:	72fb      	strb	r3, [r7, #11]
	
	// 
	status = HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_3);
 800586e:	2108      	movs	r1, #8
 8005870:	4820      	ldr	r0, [pc, #128]	; (80058f4 <bt_dev_msg_check_sts+0x98>)
 8005872:	f7fa ffb5 	bl	80007e0 <HAL_GPIO_ReadPin>
 8005876:	4603      	mov	r3, r0
 8005878:	72fb      	strb	r3, [r7, #11]
	
	// 
	this->con_sts_bmp |= (status << this->check_sts_cnt);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005880:	7afa      	ldrb	r2, [r7, #11]
 8005882:	68f9      	ldr	r1, [r7, #12]
 8005884:	f891 121c 	ldrb.w	r1, [r1, #540]	; 0x21c
 8005888:	408a      	lsls	r2, r1
 800588a:	431a      	orrs	r2, r3
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	
	// 
	this->check_sts_cnt++;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 8005898:	3301      	adds	r3, #1
 800589a:	b2da      	uxtb	r2, r3
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
	
	if (this->check_sts_cnt < BT_STATUS_CHECK_CHATTER_NUM) {
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 80058a8:	2b0f      	cmp	r3, #15
 80058aa:	d91c      	bls.n	80058e6 <bt_dev_msg_check_sts+0x8a>
		return;
	}
	
	// 
	this->check_sts_cnt = 0;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
	
	// 
	if (this->con_sts_bmp == BT_CONNECTED) {
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80058ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058be:	4293      	cmp	r3, r2
 80058c0:	d106      	bne.n	80058d0 <bt_dev_msg_check_sts+0x74>
		// 
		if (this->state != ST_CONNECTED) {
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	2b02      	cmp	r3, #2
 80058c8:	d008      	beq.n	80058dc <bt_dev_msg_check_sts+0x80>
			// 
			bt_dev_connected();
 80058ca:	f7ff ff87 	bl	80057dc <bt_dev_connected>
 80058ce:	e005      	b.n	80058dc <bt_dev_msg_check_sts+0x80>
		}
	// 
	} else {
		// 
		if (this->state != ST_DISCONNECTED) {
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	2b03      	cmp	r3, #3
 80058d6:	d001      	beq.n	80058dc <bt_dev_msg_check_sts+0x80>
			// 
			bt_dev_unconnected();
 80058d8:	f7ff ffa0 	bl	800581c <bt_dev_unconnected>
		}
	}
	
	// 
	this->con_sts_bmp = 0U;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2200      	movs	r2, #0
 80058e0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
 80058e4:	e000      	b.n	80058e8 <bt_dev_msg_check_sts+0x8c>
		return;
 80058e6:	bf00      	nop

}
 80058e8:	3710      	adds	r7, #16
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	bf00      	nop
 80058f0:	2006f040 	.word	0x2006f040
 80058f4:	48001800 	.word	0x48001800

080058f8 <send_data>:

// 
static int32_t send_data(uint8_t *data, uint8_t size)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b084      	sub	sp, #16
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
 8005900:	460b      	mov	r3, r1
 8005902:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	
	// 
	ret = usart_send(BT_USART_CH, data, size);
 8005904:	78fb      	ldrb	r3, [r7, #3]
 8005906:	461a      	mov	r2, r3
 8005908:	6879      	ldr	r1, [r7, #4]
 800590a:	2001      	movs	r0, #1
 800590c:	f002 fbb4 	bl	8008078 <usart_send>
 8005910:	60f8      	str	r0, [r7, #12]
	
	return ret;
 8005912:	68fb      	ldr	r3, [r7, #12]
}
 8005914:	4618      	mov	r0, r3
 8005916:	3710      	adds	r7, #16
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <cmd_check>:

// 
static int32_t cmd_check(uint8_t *data, uint8_t size)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	460b      	mov	r3, r1
 8005926:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT";
 8005928:	4b06      	ldr	r3, [pc, #24]	; (8005944 <cmd_check+0x28>)
 800592a:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 2);
 800592c:	2202      	movs	r2, #2
 800592e:	68f9      	ldr	r1, [r7, #12]
 8005930:	2001      	movs	r0, #1
 8005932:	f002 fba1 	bl	8008078 <usart_send>
 8005936:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8005938:	68bb      	ldr	r3, [r7, #8]
}
 800593a:	4618      	mov	r0, r3
 800593c:	3710      	adds	r7, #16
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	0800a188 	.word	0x0800a188

08005948 <cmd_version>:

// 
static int32_t cmd_version(uint8_t *data, uint8_t size)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b084      	sub	sp, #16
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
 8005950:	460b      	mov	r3, r1
 8005952:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+VERSION";
 8005954:	4b06      	ldr	r3, [pc, #24]	; (8005970 <cmd_version+0x28>)
 8005956:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 10);
 8005958:	220a      	movs	r2, #10
 800595a:	68f9      	ldr	r1, [r7, #12]
 800595c:	2001      	movs	r0, #1
 800595e:	f002 fb8b 	bl	8008078 <usart_send>
 8005962:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8005964:	68bb      	ldr	r3, [r7, #8]
}
 8005966:	4618      	mov	r0, r3
 8005968:	3710      	adds	r7, #16
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	0800a18c 	.word	0x0800a18c

08005974 <cmd_name>:

// 
static int32_t cmd_name(uint8_t *data, uint8_t size)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	460b      	mov	r3, r1
 800597e:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+NAME";
 8005980:	4b0b      	ldr	r3, [pc, #44]	; (80059b0 <cmd_name+0x3c>)
 8005982:	60bb      	str	r3, [r7, #8]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 7);
 8005984:	2207      	movs	r2, #7
 8005986:	68b9      	ldr	r1, [r7, #8]
 8005988:	2001      	movs	r0, #1
 800598a:	f002 fb75 	bl	8008078 <usart_send>
 800598e:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005996:	d006      	beq.n	80059a6 <cmd_name+0x32>
		ret = usart_send(BT_USART_CH, data, size);
 8005998:	78fb      	ldrb	r3, [r7, #3]
 800599a:	461a      	mov	r2, r3
 800599c:	6879      	ldr	r1, [r7, #4]
 800599e:	2001      	movs	r0, #1
 80059a0:	f002 fb6a 	bl	8008078 <usart_send>
 80059a4:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 80059a6:	68fb      	ldr	r3, [r7, #12]
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	3710      	adds	r7, #16
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd80      	pop	{r7, pc}
 80059b0:	0800a198 	.word	0x0800a198

080059b4 <cmd_baudrate>:

// 
static int32_t cmd_baudrate(uint8_t *data, uint8_t size)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b086      	sub	sp, #24
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	460b      	mov	r3, r1
 80059be:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char cmd[8];
	
	// sizi1
	if (size != 1) {
 80059c0:	78fb      	ldrb	r3, [r7, #3]
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d002      	beq.n	80059cc <cmd_baudrate+0x18>
		return -1;
 80059c6:	f04f 33ff 	mov.w	r3, #4294967295
 80059ca:	e01f      	b.n	8005a0c <cmd_baudrate+0x58>
	}
	
	// 
	if ((*data >= BT_BAUDRATE_TYPE_MAX)||(*data <= BT_BAUDRATE_TYPE_NOT_USED)) {
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	781b      	ldrb	r3, [r3, #0]
 80059d0:	2b08      	cmp	r3, #8
 80059d2:	d803      	bhi.n	80059dc <cmd_baudrate+0x28>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	781b      	ldrb	r3, [r3, #0]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d102      	bne.n	80059e2 <cmd_baudrate+0x2e>
		return -1;
 80059dc:	f04f 33ff 	mov.w	r3, #4294967295
 80059e0:	e014      	b.n	8005a0c <cmd_baudrate+0x58>
	}
	
	// 
	memcpy(cmd, "AT+BAUD", 7);
 80059e2:	f107 030c 	add.w	r3, r7, #12
 80059e6:	2207      	movs	r2, #7
 80059e8:	490a      	ldr	r1, [pc, #40]	; (8005a14 <cmd_baudrate+0x60>)
 80059ea:	4618      	mov	r0, r3
 80059ec:	f004 facd 	bl	8009f8a <memcpy>
	
	// 
	cmd[7] = *data + 0x30;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	781b      	ldrb	r3, [r3, #0]
 80059f4:	3330      	adds	r3, #48	; 0x30
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	74fb      	strb	r3, [r7, #19]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 8);
 80059fa:	f107 030c 	add.w	r3, r7, #12
 80059fe:	2208      	movs	r2, #8
 8005a00:	4619      	mov	r1, r3
 8005a02:	2001      	movs	r0, #1
 8005a04:	f002 fb38 	bl	8008078 <usart_send>
 8005a08:	6178      	str	r0, [r7, #20]
	
	return ret;
 8005a0a:	697b      	ldr	r3, [r7, #20]
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3718      	adds	r7, #24
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}
 8005a14:	0800a1a0 	.word	0x0800a1a0

08005a18 <cmd_pin>:

// PIN
static int32_t cmd_pin(uint8_t *data, uint8_t size)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	460b      	mov	r3, r1
 8005a22:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+PIN";
 8005a24:	4b0e      	ldr	r3, [pc, #56]	; (8005a60 <cmd_pin+0x48>)
 8005a26:	60bb      	str	r3, [r7, #8]
	
	// sizi4
	if (size != 4) {
 8005a28:	78fb      	ldrb	r3, [r7, #3]
 8005a2a:	2b04      	cmp	r3, #4
 8005a2c:	d002      	beq.n	8005a34 <cmd_pin+0x1c>
		return -1;
 8005a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8005a32:	e011      	b.n	8005a58 <cmd_pin+0x40>
	}
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 6);
 8005a34:	2206      	movs	r2, #6
 8005a36:	68b9      	ldr	r1, [r7, #8]
 8005a38:	2001      	movs	r0, #1
 8005a3a:	f002 fb1d 	bl	8008078 <usart_send>
 8005a3e:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a46:	d006      	beq.n	8005a56 <cmd_pin+0x3e>
		ret = usart_send(BT_USART_CH, data, size);
 8005a48:	78fb      	ldrb	r3, [r7, #3]
 8005a4a:	461a      	mov	r2, r3
 8005a4c:	6879      	ldr	r1, [r7, #4]
 8005a4e:	2001      	movs	r0, #1
 8005a50:	f002 fb12 	bl	8008078 <usart_send>
 8005a54:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 8005a56:	68fb      	ldr	r3, [r7, #12]
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3710      	adds	r7, #16
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	0800a1a8 	.word	0x0800a1a8

08005a64 <bt_dev_msg_send>:

// 
static void bt_dev_msg_send(void *par) 
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b086      	sub	sp, #24
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
	BT_SEND_INFO *send_info = (BT_SEND_INFO*)par;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	617b      	str	r3, [r7, #20]
	BT_CTL *this = &bt_ctl;
 8005a70:	4b0e      	ldr	r3, [pc, #56]	; (8005aac <bt_dev_msg_send+0x48>)
 8005a72:	613b      	str	r3, [r7, #16]
	int32_t ret;
	
	// 
	ret = snd_func[send_info->type](send_info->data, send_info->size);
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	781b      	ldrb	r3, [r3, #0]
 8005a78:	461a      	mov	r2, r3
 8005a7a:	4b0d      	ldr	r3, [pc, #52]	; (8005ab0 <bt_dev_msg_send+0x4c>)
 8005a7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a80:	697a      	ldr	r2, [r7, #20]
 8005a82:	6850      	ldr	r0, [r2, #4]
 8005a84:	697a      	ldr	r2, [r7, #20]
 8005a86:	7a12      	ldrb	r2, [r2, #8]
 8005a88:	4611      	mov	r1, r2
 8005a8a:	4798      	blx	r3
 8005a8c:	60f8      	str	r0, [r7, #12]
	if (ret != 0) {
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d002      	beq.n	8005a9a <bt_dev_msg_send+0x36>
		console_str_send((uint8_t*)"send failed\n");
 8005a94:	4807      	ldr	r0, [pc, #28]	; (8005ab4 <bt_dev_msg_send+0x50>)
 8005a96:	f7fe ff2f 	bl	80048f8 <console_str_send>
	}
	
	// 0
	this->snd_buf.size = 0;
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f883 2215 	strb.w	r2, [r3, #533]	; 0x215
}
 8005aa2:	bf00      	nop
 8005aa4:	3718      	adds	r7, #24
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	bf00      	nop
 8005aac:	2006f040 	.word	0x2006f040
 8005ab0:	20040008 	.word	0x20040008
 8005ab4:	0800a1b0 	.word	0x0800a1b0

08005ab8 <bt_dev_cmd_connect_check>:
}

// 
// 
static void bt_dev_cmd_connect_check(void)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b082      	sub	sp, #8
 8005abc:	af00      	add	r7, sp, #0
	uint8_t dmy_data;
	uint8_t dmy_size = 1;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	71fb      	strb	r3, [r7, #7]
	// 
	bt_dev_send(SEND_TYPE_CMD_CHECK, &dmy_data, dmy_size);
 8005ac2:	79fa      	ldrb	r2, [r7, #7]
 8005ac4:	1dbb      	adds	r3, r7, #6
 8005ac6:	4619      	mov	r1, r3
 8005ac8:	2001      	movs	r0, #1
 8005aca:	f000 f991 	bl	8005df0 <bt_dev_send>
}
 8005ace:	bf00      	nop
 8005ad0:	3708      	adds	r7, #8
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}

08005ad6 <bt_dev_cmd_version>:

// 
static void bt_dev_cmd_version(void)
{
 8005ad6:	b580      	push	{r7, lr}
 8005ad8:	b082      	sub	sp, #8
 8005ada:	af00      	add	r7, sp, #0
	uint8_t dmy_data;
	uint8_t dmy_size = 1;
 8005adc:	2301      	movs	r3, #1
 8005ade:	71fb      	strb	r3, [r7, #7]
	// 
	bt_dev_send(SEND_TYPE_CMD_VERSION, &dmy_data, dmy_size);
 8005ae0:	79fa      	ldrb	r2, [r7, #7]
 8005ae2:	1dbb      	adds	r3, r7, #6
 8005ae4:	4619      	mov	r1, r3
 8005ae6:	2002      	movs	r0, #2
 8005ae8:	f000 f982 	bl	8005df0 <bt_dev_send>
}
 8005aec:	bf00      	nop
 8005aee:	3708      	adds	r7, #8
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}

08005af4 <bt_dev_cmd_name>:

// 
static void bt_dev_cmd_name(void)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b082      	sub	sp, #8
 8005af8:	af00      	add	r7, sp, #0
	uint8_t *name = "mito";
 8005afa:	4b07      	ldr	r3, [pc, #28]	; (8005b18 <bt_dev_cmd_name+0x24>)
 8005afc:	607b      	str	r3, [r7, #4]
	uint8_t size = 4;
 8005afe:	2304      	movs	r3, #4
 8005b00:	70fb      	strb	r3, [r7, #3]
	// 
	bt_dev_send(SEND_TYPE_CMD_NAME, name, size);
 8005b02:	78fb      	ldrb	r3, [r7, #3]
 8005b04:	461a      	mov	r2, r3
 8005b06:	6879      	ldr	r1, [r7, #4]
 8005b08:	2003      	movs	r0, #3
 8005b0a:	f000 f971 	bl	8005df0 <bt_dev_send>
}
 8005b0e:	bf00      	nop
 8005b10:	3708      	adds	r7, #8
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	0800a1c0 	.word	0x0800a1c0

08005b1c <bt_dev_cmd_baudrate_115200>:

//  115200
static void bt_dev_cmd_baudrate_115200(void)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b082      	sub	sp, #8
 8005b20:	af00      	add	r7, sp, #0
	uint8_t baudrate = BT_BAUDRATE_TYPE_115200;
 8005b22:	2308      	movs	r3, #8
 8005b24:	71fb      	strb	r3, [r7, #7]
	// 
	bt_dev_send(SEND_TYPE_CMD_BAUD, &baudrate, 1);
 8005b26:	1dfb      	adds	r3, r7, #7
 8005b28:	2201      	movs	r2, #1
 8005b2a:	4619      	mov	r1, r3
 8005b2c:	2004      	movs	r0, #4
 8005b2e:	f000 f95f 	bl	8005df0 <bt_dev_send>
}
 8005b32:	bf00      	nop
 8005b34:	3708      	adds	r7, #8
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}

08005b3a <bt_dev_cmd_baudrate_9600>:

//  9600
static void bt_dev_cmd_baudrate_9600(void)
{
 8005b3a:	b580      	push	{r7, lr}
 8005b3c:	b082      	sub	sp, #8
 8005b3e:	af00      	add	r7, sp, #0
	uint8_t baudrate = BT_BAUDRATE_TYPE_9600;
 8005b40:	2304      	movs	r3, #4
 8005b42:	71fb      	strb	r3, [r7, #7]
	// 
	bt_dev_send(SEND_TYPE_CMD_BAUD, &baudrate, 1);
 8005b44:	1dfb      	adds	r3, r7, #7
 8005b46:	2201      	movs	r2, #1
 8005b48:	4619      	mov	r1, r3
 8005b4a:	2004      	movs	r0, #4
 8005b4c:	f000 f950 	bl	8005df0 <bt_dev_send>
}
 8005b50:	bf00      	nop
 8005b52:	3708      	adds	r7, #8
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}

08005b58 <bt_dev_cmd_change_baudrate>:

//  
static void bt_dev_cmd_change_baudrate(void)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b084      	sub	sp, #16
 8005b5c:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 8005b5e:	4b26      	ldr	r3, [pc, #152]	; (8005bf8 <bt_dev_cmd_change_baudrate+0xa0>)
 8005b60:	60bb      	str	r3, [r7, #8]
	int32_t ret;
	uint8_t i;
	
	// usart
	ret = usart_close(BT_USART_CH);
 8005b62:	2001      	movs	r0, #1
 8005b64:	f002 fa34 	bl	8007fd0 <usart_close>
 8005b68:	6078      	str	r0, [r7, #4]
	// usart
	if (ret != 0) {
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d003      	beq.n	8005b78 <bt_dev_cmd_change_baudrate+0x20>
		console_str_send((uint8_t*)"uart close failed!\n");
 8005b70:	4822      	ldr	r0, [pc, #136]	; (8005bfc <bt_dev_cmd_change_baudrate+0xa4>)
 8005b72:	f7fe fec1 	bl	80048f8 <console_str_send>
		return -1;
 8005b76:	e03b      	b.n	8005bf0 <bt_dev_cmd_change_baudrate+0x98>
	}
	console_str_send((uint8_t*)"uart closed!\n");
 8005b78:	4821      	ldr	r0, [pc, #132]	; (8005c00 <bt_dev_cmd_change_baudrate+0xa8>)
 8005b7a:	f7fe febd 	bl	80048f8 <console_str_send>
	
	// 
	// 9600?
	if (this->baudrate == BT_BAUDRATE_9600) {
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
 8005b86:	d104      	bne.n	8005b92 <bt_dev_cmd_change_baudrate+0x3a>
		// 115200
		this->baudrate = BT_BAUDRATE_115200;
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005b8e:	605a      	str	r2, [r3, #4]
 8005b90:	e003      	b.n	8005b9a <bt_dev_cmd_change_baudrate+0x42>
	// 115200?
	} else {
		// 9600
		this->baudrate = BT_BAUDRATE_9600;
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8005b98:	605a      	str	r2, [r3, #4]
	}
	
	// usart
	ret = usart_open(BT_USART_CH, this->baudrate);
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	4619      	mov	r1, r3
 8005ba0:	2001      	movs	r0, #1
 8005ba2:	f002 f997 	bl	8007ed4 <usart_open>
 8005ba6:	6078      	str	r0, [r7, #4]
	// usart
	if (ret != 0) {
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d003      	beq.n	8005bb6 <bt_dev_cmd_change_baudrate+0x5e>
		console_str_send((uint8_t*)"uart reopen failed!\n");
 8005bae:	4815      	ldr	r0, [pc, #84]	; (8005c04 <bt_dev_cmd_change_baudrate+0xac>)
 8005bb0:	f7fe fea2 	bl	80048f8 <console_str_send>
		return -1;
 8005bb4:	e01c      	b.n	8005bf0 <bt_dev_cmd_change_baudrate+0x98>
	}
	console_str_send((uint8_t*)"uart reopend!\n");
 8005bb6:	4814      	ldr	r0, [pc, #80]	; (8005c08 <bt_dev_cmd_change_baudrate+0xb0>)
 8005bb8:	f7fe fe9e 	bl	80048f8 <console_str_send>
	for (i = 0; i < sizeof(baudrate_str)/sizeof(baudrate_str[0]); i++) {
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	73fb      	strb	r3, [r7, #15]
 8005bc0:	e013      	b.n	8005bea <bt_dev_cmd_change_baudrate+0x92>
		if (this->baudrate == baudrate_str[i].baudrate) {
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	685a      	ldr	r2, [r3, #4]
 8005bc6:	7bfb      	ldrb	r3, [r7, #15]
 8005bc8:	4910      	ldr	r1, [pc, #64]	; (8005c0c <bt_dev_cmd_change_baudrate+0xb4>)
 8005bca:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	d108      	bne.n	8005be4 <bt_dev_cmd_change_baudrate+0x8c>
			console_str_send((uint8_t*)baudrate_str[i].str);
 8005bd2:	7bfb      	ldrb	r3, [r7, #15]
 8005bd4:	4a0d      	ldr	r2, [pc, #52]	; (8005c0c <bt_dev_cmd_change_baudrate+0xb4>)
 8005bd6:	00db      	lsls	r3, r3, #3
 8005bd8:	4413      	add	r3, r2
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f7fe fe8b 	bl	80048f8 <console_str_send>
			break;
 8005be2:	e005      	b.n	8005bf0 <bt_dev_cmd_change_baudrate+0x98>
	for (i = 0; i < sizeof(baudrate_str)/sizeof(baudrate_str[0]); i++) {
 8005be4:	7bfb      	ldrb	r3, [r7, #15]
 8005be6:	3301      	adds	r3, #1
 8005be8:	73fb      	strb	r3, [r7, #15]
 8005bea:	7bfb      	ldrb	r3, [r7, #15]
 8005bec:	2b08      	cmp	r3, #8
 8005bee:	d9e8      	bls.n	8005bc2 <bt_dev_cmd_change_baudrate+0x6a>
		}
	}
}
 8005bf0:	3710      	adds	r7, #16
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}
 8005bf6:	bf00      	nop
 8005bf8:	2006f040 	.word	0x2006f040
 8005bfc:	0800a1c8 	.word	0x0800a1c8
 8005c00:	0800a1dc 	.word	0x0800a1dc
 8005c04:	0800a1ec 	.word	0x0800a1ec
 8005c08:	0800a204 	.word	0x0800a204
 8005c0c:	0800a4b4 	.word	0x0800a4b4

08005c10 <bt_dev_rcv_main>:
	{{NULL,					ST_UNDEIFNED},	{NULL,						ST_UNDEIFNED},		{NULL,				ST_UNDEIFNED},		{NULL,					ST_UNDEIFNED}},		// ST_UNDEIFNED
};

// BlueTooth
static int bt_dev_rcv_main(int argc, char *argv[])
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b086      	sub	sp, #24
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 8005c1a:	4b12      	ldr	r3, [pc, #72]	; (8005c64 <bt_dev_rcv_main+0x54>)
 8005c1c:	617b      	str	r3, [r7, #20]
	uint8_t data;
	int32_t size;
	
	while (1) {
		// 
		size = usart_recv(BT_USART_CH, &data, 1);
 8005c1e:	f107 030f 	add.w	r3, r7, #15
 8005c22:	2201      	movs	r2, #1
 8005c24:	4619      	mov	r1, r3
 8005c26:	2001      	movs	r0, #1
 8005c28:	f002 fa9e 	bl	8008168 <usart_recv>
 8005c2c:	6138      	str	r0, [r7, #16]
		// 
		if (size != 1) {
			; //  
		}
		// 
		if (this->state == ST_CONNECTED) {
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d10f      	bne.n	8005c56 <bt_dev_rcv_main+0x46>
				this->callback(this->rcv_buf.data, this->rcv_buf.size);
			}
#endif
			//console_str_send(&data);
			// 
			if (this->callback != NULL) {
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d0ee      	beq.n	8005c1e <bt_dev_rcv_main+0xe>
				this->callback(data, this->callback_vp);
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8005c46:	7bfa      	ldrb	r2, [r7, #15]
 8005c48:	4610      	mov	r0, r2
 8005c4a:	697a      	ldr	r2, [r7, #20]
 8005c4c:	f8d2 2224 	ldr.w	r2, [r2, #548]	; 0x224
 8005c50:	4611      	mov	r1, r2
 8005c52:	4798      	blx	r3
 8005c54:	e7e3      	b.n	8005c1e <bt_dev_rcv_main+0xe>
			}
		// 
		} else {
			// AT
			// 
			console_str_send(&data);
 8005c56:	f107 030f 	add.w	r3, r7, #15
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f7fe fe4c 	bl	80048f8 <console_str_send>
		size = usart_recv(BT_USART_CH, &data, 1);
 8005c60:	e7dd      	b.n	8005c1e <bt_dev_rcv_main+0xe>
 8005c62:	bf00      	nop
 8005c64:	2006f040 	.word	0x2006f040

08005c68 <bt_dev_sts_main>:
	return 0;
}

// BlueTooth
static int bt_dev_sts_main(int argc, char *argv[])
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b08a      	sub	sp, #40	; 0x28
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 8005c72:	4b23      	ldr	r3, [pc, #140]	; (8005d00 <bt_dev_sts_main+0x98>)
 8005c74:	627b      	str	r3, [r7, #36]	; 0x24
	BT_MSG *msg;
	BT_MSG tmp_msg;
	int32_t size;
	int32_t addr;
	volatile uint32_t a = 0;
 8005c76:	2300      	movs	r3, #0
 8005c78:	60bb      	str	r3, [r7, #8]
	
	while(1){
		// 
		kz_recv(this->msg_id, &size, &msg);
 8005c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c7c:	7d1b      	ldrb	r3, [r3, #20]
 8005c7e:	f107 0220 	add.w	r2, r7, #32
 8005c82:	f107 010c 	add.w	r1, r7, #12
 8005c86:	4618      	mov	r0, r3
 8005c88:	f003 ffa3 	bl	8009bd2 <kz_recv>
		// 
		memcpy(&tmp_msg, msg, sizeof(BT_MSG));
 8005c8c:	6a39      	ldr	r1, [r7, #32]
 8005c8e:	f107 0310 	add.w	r3, r7, #16
 8005c92:	2210      	movs	r2, #16
 8005c94:	4618      	mov	r0, r3
 8005c96:	f004 f978 	bl	8009f8a <memcpy>
		// 
		kz_kmfree(msg);
 8005c9a:	6a3b      	ldr	r3, [r7, #32]
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	f003 ff6f 	bl	8009b80 <kz_kmfree>
		// 
		if (fsm[this->state][tmp_msg.msg_type].func != NULL) {
 8005ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	4916      	ldr	r1, [pc, #88]	; (8005d04 <bt_dev_sts_main+0x9c>)
 8005caa:	0092      	lsls	r2, r2, #2
 8005cac:	4413      	add	r3, r2
 8005cae:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d00c      	beq.n	8005cd0 <bt_dev_sts_main+0x68>
			fsm[this->state][tmp_msg.msg_type].func(&(tmp_msg.msg_data));
 8005cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	4911      	ldr	r1, [pc, #68]	; (8005d04 <bt_dev_sts_main+0x9c>)
 8005cbe:	0092      	lsls	r2, r2, #2
 8005cc0:	4413      	add	r3, r2
 8005cc2:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8005cc6:	f107 0210 	add.w	r2, r7, #16
 8005cca:	3204      	adds	r2, #4
 8005ccc:	4610      	mov	r0, r2
 8005cce:	4798      	blx	r3
		}
		// 
		if (fsm[this->state][tmp_msg.msg_type].nxt_state != ST_UNDEIFNED) {
 8005cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	490b      	ldr	r1, [pc, #44]	; (8005d04 <bt_dev_sts_main+0x9c>)
 8005cd8:	0092      	lsls	r2, r2, #2
 8005cda:	4413      	add	r3, r2
 8005cdc:	00db      	lsls	r3, r3, #3
 8005cde:	440b      	add	r3, r1
 8005ce0:	791b      	ldrb	r3, [r3, #4]
 8005ce2:	2b04      	cmp	r3, #4
 8005ce4:	d0c9      	beq.n	8005c7a <bt_dev_sts_main+0x12>
			this->state = fsm[this->state][tmp_msg.msg_type].nxt_state;
 8005ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	4905      	ldr	r1, [pc, #20]	; (8005d04 <bt_dev_sts_main+0x9c>)
 8005cee:	0092      	lsls	r2, r2, #2
 8005cf0:	4413      	add	r3, r2
 8005cf2:	00db      	lsls	r3, r3, #3
 8005cf4:	440b      	add	r3, r1
 8005cf6:	791b      	ldrb	r3, [r3, #4]
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cfc:	601a      	str	r2, [r3, #0]
		kz_recv(this->msg_id, &size, &msg);
 8005cfe:	e7bc      	b.n	8005c7a <bt_dev_sts_main+0x12>
 8005d00:	2006f040 	.word	0x2006f040
 8005d04:	0800a4fc 	.word	0x0800a4fc

08005d08 <bt_dev_init>:
}
#endif

// BlueTooth
int32_t bt_dev_init(void)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af02      	add	r7, sp, #8
	BT_CTL *this = &bt_ctl;
 8005d0e:	4b22      	ldr	r3, [pc, #136]	; (8005d98 <bt_dev_init+0x90>)
 8005d10:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// 
	memset(this, 0, sizeof(BT_CTL));
 8005d12:	f44f 720a 	mov.w	r2, #552	; 0x228
 8005d16:	2100      	movs	r1, #0
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f004 f941 	bl	8009fa0 <memset>
	
	// 
	this->baudrate = BT_BAUDRATE_115200;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005d24:	605a      	str	r2, [r3, #4]
	
	// usart
	ret = usart_open(BT_USART_CH, this->baudrate);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	4619      	mov	r1, r3
 8005d2c:	2001      	movs	r0, #1
 8005d2e:	f002 f8d1 	bl	8007ed4 <usart_open>
 8005d32:	6038      	str	r0, [r7, #0]
	// usart
	if (ret != 0) {
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d002      	beq.n	8005d40 <bt_dev_init+0x38>
		return -1;
 8005d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8005d3e:	e026      	b.n	8005d8e <bt_dev_init+0x86>
	}
	
	// ID
	this->msg_id = MSGBOX_ID_BTMAIN;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	751a      	strb	r2, [r3, #20]
	
	// 
	set_cyclic_message(bt_dev_check_sts, BT_STATUS_CHECK_PERIOD);
 8005d46:	210a      	movs	r1, #10
 8005d48:	4814      	ldr	r0, [pc, #80]	; (8005d9c <bt_dev_init+0x94>)
 8005d4a:	f002 fca3 	bl	8008694 <set_cyclic_message>
	
	// 
	this->tsk_rcv_id = kz_run(bt_dev_rcv_main, "bt_dev_rcv_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 8005d4e:	2300      	movs	r3, #0
 8005d50:	9301      	str	r3, [sp, #4]
 8005d52:	2300      	movs	r3, #0
 8005d54:	9300      	str	r3, [sp, #0]
 8005d56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d5a:	2208      	movs	r2, #8
 8005d5c:	4910      	ldr	r1, [pc, #64]	; (8005da0 <bt_dev_init+0x98>)
 8005d5e:	4811      	ldr	r0, [pc, #68]	; (8005da4 <bt_dev_init+0x9c>)
 8005d60:	f003 fea6 	bl	8009ab0 <kz_run>
 8005d64:	4602      	mov	r2, r0
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	609a      	str	r2, [r3, #8]
	this->tsk_sts_id = kz_run(bt_dev_sts_main, "bt_dev_sts_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	9301      	str	r3, [sp, #4]
 8005d6e:	2300      	movs	r3, #0
 8005d70:	9300      	str	r3, [sp, #0]
 8005d72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d76:	2208      	movs	r2, #8
 8005d78:	490b      	ldr	r1, [pc, #44]	; (8005da8 <bt_dev_init+0xa0>)
 8005d7a:	480c      	ldr	r0, [pc, #48]	; (8005dac <bt_dev_init+0xa4>)
 8005d7c:	f003 fe98 	bl	8009ab0 <kz_run>
 8005d80:	4602      	mov	r2, r0
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	60da      	str	r2, [r3, #12]
	
	// 
	//tim_start_input_capture(BT_TIM_CH);
	
	// 
	this->state = ST_INITIALIZED;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2201      	movs	r2, #1
 8005d8a:	601a      	str	r2, [r3, #0]
	
	return 0;
 8005d8c:	2300      	movs	r3, #0
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3708      	adds	r7, #8
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}
 8005d96:	bf00      	nop
 8005d98:	2006f040 	.word	0x2006f040
 8005d9c:	08005ea5 	.word	0x08005ea5
 8005da0:	0800a214 	.word	0x0800a214
 8005da4:	08005c11 	.word	0x08005c11
 8005da8:	0800a224 	.word	0x0800a224
 8005dac:	08005c69 	.word	0x08005c69

08005db0 <bt_dev_reg_callback>:

// 
int32_t bt_dev_reg_callback(BT_RCV_CALLBACK callback, void *callback_vp)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b085      	sub	sp, #20
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
 8005db8:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 8005dba:	4b0c      	ldr	r3, [pc, #48]	; (8005dec <bt_dev_reg_callback+0x3c>)
 8005dbc:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->callback != NULL) {
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d002      	beq.n	8005dce <bt_dev_reg_callback+0x1e>
		return -1;
 8005dc8:	f04f 33ff 	mov.w	r3, #4294967295
 8005dcc:	e008      	b.n	8005de0 <bt_dev_reg_callback+0x30>
	}
	
	// 
	this->callback = callback;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	687a      	ldr	r2, [r7, #4]
 8005dd2:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	this->callback_vp = callback_vp;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	683a      	ldr	r2, [r7, #0]
 8005dda:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
	
	return 0;
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3714      	adds	r7, #20
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr
 8005dec:	2006f040 	.word	0x2006f040

08005df0 <bt_dev_send>:

// BlueTooth
int32_t bt_dev_send(BT_SEND_TYPE type, uint8_t *data, uint8_t size)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b086      	sub	sp, #24
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	4603      	mov	r3, r0
 8005df8:	6039      	str	r1, [r7, #0]
 8005dfa:	71fb      	strb	r3, [r7, #7]
 8005dfc:	4613      	mov	r3, r2
 8005dfe:	71bb      	strb	r3, [r7, #6]
	BT_CTL *this = &bt_ctl;
 8005e00:	4b27      	ldr	r3, [pc, #156]	; (8005ea0 <bt_dev_send+0xb0>)
 8005e02:	613b      	str	r3, [r7, #16]
	BT_MSG *msg;
	uint8_t i;
	
	// NULL
	if (data == NULL) {
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d102      	bne.n	8005e10 <bt_dev_send+0x20>
		return -1;
 8005e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8005e0e:	e042      	b.n	8005e96 <bt_dev_send+0xa6>
	}
	
	// 
	if (this->state == ST_UNINITIALIZED) {
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d102      	bne.n	8005e1e <bt_dev_send+0x2e>
		return -1;
 8005e18:	f04f 33ff 	mov.w	r3, #4294967295
 8005e1c:	e03b      	b.n	8005e96 <bt_dev_send+0xa6>
	}
	
	// 
	if (this->snd_buf.size != 0) {
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	f893 3215 	ldrb.w	r3, [r3, #533]	; 0x215
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d002      	beq.n	8005e2e <bt_dev_send+0x3e>
		return -1;
 8005e28:	f04f 33ff 	mov.w	r3, #4294967295
 8005e2c:	e033      	b.n	8005e96 <bt_dev_send+0xa6>
	}
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 8005e2e:	2010      	movs	r0, #16
 8005e30:	f003 fe8f 	bl	8009b52 <kz_kmalloc>
 8005e34:	60f8      	str	r0, [r7, #12]
	msg->msg_type = EVENT_SEND;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2202      	movs	r2, #2
 8005e3a:	601a      	str	r2, [r3, #0]
	
	// 
	INTR_DISABLE;
 8005e3c:	b672      	cpsid	i
	
	// 
	for (i = 0; i < size; i++) {
 8005e3e:	2300      	movs	r3, #0
 8005e40:	75fb      	strb	r3, [r7, #23]
 8005e42:	e00b      	b.n	8005e5c <bt_dev_send+0x6c>
		this->snd_buf.data[i] = *(data++);
 8005e44:	7dfa      	ldrb	r2, [r7, #23]
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	1c59      	adds	r1, r3, #1
 8005e4a:	6039      	str	r1, [r7, #0]
 8005e4c:	7819      	ldrb	r1, [r3, #0]
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	4413      	add	r3, r2
 8005e52:	460a      	mov	r2, r1
 8005e54:	755a      	strb	r2, [r3, #21]
	for (i = 0; i < size; i++) {
 8005e56:	7dfb      	ldrb	r3, [r7, #23]
 8005e58:	3301      	adds	r3, #1
 8005e5a:	75fb      	strb	r3, [r7, #23]
 8005e5c:	7dfa      	ldrb	r2, [r7, #23]
 8005e5e:	79bb      	ldrb	r3, [r7, #6]
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d3ef      	bcc.n	8005e44 <bt_dev_send+0x54>
	}
	// 
	this->snd_buf.size = size;
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	79ba      	ldrb	r2, [r7, #6]
 8005e68:	f883 2215 	strb.w	r2, [r3, #533]	; 0x215
	
	// 
	INTR_ENABLE;
 8005e6c:	b662      	cpsie	i
	
	msg->msg_data.type = type;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	79fa      	ldrb	r2, [r7, #7]
 8005e72:	711a      	strb	r2, [r3, #4]
	msg->msg_data.data = this->snd_buf.data;
 8005e74:	693b      	ldr	r3, [r7, #16]
 8005e76:	f103 0215 	add.w	r2, r3, #21
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	609a      	str	r2, [r3, #8]
	msg->msg_data.size = this->snd_buf.size;
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	f893 2215 	ldrb.w	r2, [r3, #533]	; 0x215
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	731a      	strb	r2, [r3, #12]
	
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	7d1b      	ldrb	r3, [r3, #20]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	2110      	movs	r1, #16
 8005e90:	4618      	mov	r0, r3
 8005e92:	f003 fe86 	bl	8009ba2 <kz_send>
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3718      	adds	r7, #24
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}
 8005e9e:	bf00      	nop
 8005ea0:	2006f040 	.word	0x2006f040

08005ea4 <bt_dev_check_sts>:

// 
int32_t bt_dev_check_sts(void)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b082      	sub	sp, #8
 8005ea8:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 8005eaa:	4b0c      	ldr	r3, [pc, #48]	; (8005edc <bt_dev_check_sts+0x38>)
 8005eac:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;
	BT_MSG *tmp_msg;
	uint32_t i;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 8005eae:	2010      	movs	r0, #16
 8005eb0:	f003 fe4f 	bl	8009b52 <kz_kmalloc>
 8005eb4:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_CHECK_STS;
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	2203      	movs	r2, #3
 8005eba:	601a      	str	r2, [r3, #0]
	msg->msg_data.data = NULL;
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	609a      	str	r2, [r3, #8]
	kz_send(this->msg_id,18, msg);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	7d1b      	ldrb	r3, [r3, #20]
 8005ec6:	683a      	ldr	r2, [r7, #0]
 8005ec8:	2112      	movs	r1, #18
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f003 fe69 	bl	8009ba2 <kz_send>
}
 8005ed0:	bf00      	nop
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3708      	adds	r7, #8
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	2006f040 	.word	0x2006f040

08005ee0 <bt_dev_set_cmd>:
	return 0;
}

// 
void bt_dev_set_cmd(void)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b082      	sub	sp, #8
 8005ee4:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "bt_dev connect_check";
 8005ee6:	4b1a      	ldr	r3, [pc, #104]	; (8005f50 <bt_dev_set_cmd+0x70>)
 8005ee8:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_connect_check;
 8005eea:	4b1a      	ldr	r3, [pc, #104]	; (8005f54 <bt_dev_set_cmd+0x74>)
 8005eec:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005eee:	463b      	mov	r3, r7
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f7fe fe0b 	bl	8004b0c <console_set_command>
	cmd.input = "bt_dev version";
 8005ef6:	4b18      	ldr	r3, [pc, #96]	; (8005f58 <bt_dev_set_cmd+0x78>)
 8005ef8:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_version;
 8005efa:	4b18      	ldr	r3, [pc, #96]	; (8005f5c <bt_dev_set_cmd+0x7c>)
 8005efc:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005efe:	463b      	mov	r3, r7
 8005f00:	4618      	mov	r0, r3
 8005f02:	f7fe fe03 	bl	8004b0c <console_set_command>
	cmd.input = "bt_dev name";
 8005f06:	4b16      	ldr	r3, [pc, #88]	; (8005f60 <bt_dev_set_cmd+0x80>)
 8005f08:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_name;
 8005f0a:	4b16      	ldr	r3, [pc, #88]	; (8005f64 <bt_dev_set_cmd+0x84>)
 8005f0c:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005f0e:	463b      	mov	r3, r7
 8005f10:	4618      	mov	r0, r3
 8005f12:	f7fe fdfb 	bl	8004b0c <console_set_command>
	cmd.input = "bt_dev baudrate 115200";
 8005f16:	4b14      	ldr	r3, [pc, #80]	; (8005f68 <bt_dev_set_cmd+0x88>)
 8005f18:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_baudrate_115200;
 8005f1a:	4b14      	ldr	r3, [pc, #80]	; (8005f6c <bt_dev_set_cmd+0x8c>)
 8005f1c:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005f1e:	463b      	mov	r3, r7
 8005f20:	4618      	mov	r0, r3
 8005f22:	f7fe fdf3 	bl	8004b0c <console_set_command>
	cmd.input = "bt_dev baudrate 9600";
 8005f26:	4b12      	ldr	r3, [pc, #72]	; (8005f70 <bt_dev_set_cmd+0x90>)
 8005f28:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_baudrate_9600;
 8005f2a:	4b12      	ldr	r3, [pc, #72]	; (8005f74 <bt_dev_set_cmd+0x94>)
 8005f2c:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005f2e:	463b      	mov	r3, r7
 8005f30:	4618      	mov	r0, r3
 8005f32:	f7fe fdeb 	bl	8004b0c <console_set_command>
	cmd.input = "bt_dev change baudrate";
 8005f36:	4b10      	ldr	r3, [pc, #64]	; (8005f78 <bt_dev_set_cmd+0x98>)
 8005f38:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_change_baudrate;
 8005f3a:	4b10      	ldr	r3, [pc, #64]	; (8005f7c <bt_dev_set_cmd+0x9c>)
 8005f3c:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005f3e:	463b      	mov	r3, r7
 8005f40:	4618      	mov	r0, r3
 8005f42:	f7fe fde3 	bl	8004b0c <console_set_command>
}
 8005f46:	bf00      	nop
 8005f48:	3708      	adds	r7, #8
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
 8005f4e:	bf00      	nop
 8005f50:	0800a234 	.word	0x0800a234
 8005f54:	08005ab9 	.word	0x08005ab9
 8005f58:	0800a24c 	.word	0x0800a24c
 8005f5c:	08005ad7 	.word	0x08005ad7
 8005f60:	0800a25c 	.word	0x0800a25c
 8005f64:	08005af5 	.word	0x08005af5
 8005f68:	0800a268 	.word	0x0800a268
 8005f6c:	08005b1d 	.word	0x08005b1d
 8005f70:	0800a280 	.word	0x0800a280
 8005f74:	08005b3b 	.word	0x08005b3b
 8005f78:	0800a298 	.word	0x0800a298
 8005f7c:	08005b59 	.word	0x08005b59

08005f80 <sai_callback>:
volatile static uint8_t read_cmp_flag = FALSE;
volatile static uint8_t err_flag = FALSE;

// SAI
static void sai_callback(SAI_CH ch, void *vp)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	4603      	mov	r3, r0
 8005f88:	6039      	str	r1, [r7, #0]
 8005f8a:	71fb      	strb	r3, [r7, #7]
	PCM3060_CTL *this = (PCM3060_CTL*)vp;
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	60fb      	str	r3, [r7, #12]
	
	// 
	if (ch != PCM3060_USE_SAI_CH) {
 8005f90:	79fb      	ldrb	r3, [r7, #7]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d10d      	bne.n	8005fb2 <sai_callback+0x32>
		return;
	}
	
	// 
	this->status = PCM3060_ST_OPEND;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2202      	movs	r2, #2
 8005f9a:	701a      	strb	r2, [r3, #0]
	
	// 
	if (this->callback) {
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d007      	beq.n	8005fb4 <sai_callback+0x34>
		this->callback(this->callback_vp);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	68fa      	ldr	r2, [r7, #12]
 8005faa:	6892      	ldr	r2, [r2, #8]
 8005fac:	4610      	mov	r0, r2
 8005fae:	4798      	blx	r3
 8005fb0:	e000      	b.n	8005fb4 <sai_callback+0x34>
		return;
 8005fb2:	bf00      	nop
	}
}
 8005fb4:	3710      	adds	r7, #16
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}
	...

08005fbc <i2c_wrapper_snd_callback>:

// I2C (*)
static void i2c_wrapper_snd_callback(I2C_CH ch, int32_t ercd, void *vp)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b087      	sub	sp, #28
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	607a      	str	r2, [r7, #4]
 8005fc8:	73fb      	strb	r3, [r7, #15]
	PCM3060_CTL *this = &pcm3060_ctl;
 8005fca:	4b0a      	ldr	r3, [pc, #40]	; (8005ff4 <i2c_wrapper_snd_callback+0x38>)
 8005fcc:	617b      	str	r3, [r7, #20]
	
	// 
	send_cmp_flag = TRUE;
 8005fce:	4b0a      	ldr	r3, [pc, #40]	; (8005ff8 <i2c_wrapper_snd_callback+0x3c>)
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	701a      	strb	r2, [r3, #0]
	// 
	if (ercd != 0) {
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d003      	beq.n	8005fe2 <i2c_wrapper_snd_callback+0x26>
		err_flag = TRUE;
 8005fda:	4b08      	ldr	r3, [pc, #32]	; (8005ffc <i2c_wrapper_snd_callback+0x40>)
 8005fdc:	2201      	movs	r2, #1
 8005fde:	701a      	strb	r2, [r3, #0]
	} else {
		err_flag = FALSE;
	}
}
 8005fe0:	e002      	b.n	8005fe8 <i2c_wrapper_snd_callback+0x2c>
		err_flag = FALSE;
 8005fe2:	4b06      	ldr	r3, [pc, #24]	; (8005ffc <i2c_wrapper_snd_callback+0x40>)
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	701a      	strb	r2, [r3, #0]
}
 8005fe8:	bf00      	nop
 8005fea:	371c      	adds	r7, #28
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr
 8005ff4:	2006f268 	.word	0x2006f268
 8005ff8:	2006f274 	.word	0x2006f274
 8005ffc:	2006f276 	.word	0x2006f276

08006000 <i2c_wrapper_rcv_callback>:

// I2C (*)
static void i2c_wrapper_rcv_callback(I2C_CH ch, int32_t ercd, uint8_t *data, uint32_t size, void *vp)
{
 8006000:	b480      	push	{r7}
 8006002:	b087      	sub	sp, #28
 8006004:	af00      	add	r7, sp, #0
 8006006:	60b9      	str	r1, [r7, #8]
 8006008:	607a      	str	r2, [r7, #4]
 800600a:	603b      	str	r3, [r7, #0]
 800600c:	4603      	mov	r3, r0
 800600e:	73fb      	strb	r3, [r7, #15]
	PCM3060_CTL *this = &pcm3060_ctl;
 8006010:	4b0a      	ldr	r3, [pc, #40]	; (800603c <i2c_wrapper_rcv_callback+0x3c>)
 8006012:	617b      	str	r3, [r7, #20]
	
	// 
	read_cmp_flag = TRUE;
 8006014:	4b0a      	ldr	r3, [pc, #40]	; (8006040 <i2c_wrapper_rcv_callback+0x40>)
 8006016:	2201      	movs	r2, #1
 8006018:	701a      	strb	r2, [r3, #0]
	// 
	if (ercd != 0) {
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d003      	beq.n	8006028 <i2c_wrapper_rcv_callback+0x28>
		err_flag = TRUE;
 8006020:	4b08      	ldr	r3, [pc, #32]	; (8006044 <i2c_wrapper_rcv_callback+0x44>)
 8006022:	2201      	movs	r2, #1
 8006024:	701a      	strb	r2, [r3, #0]
	} else {
		err_flag = FALSE;
	}
}
 8006026:	e002      	b.n	800602e <i2c_wrapper_rcv_callback+0x2e>
		err_flag = FALSE;
 8006028:	4b06      	ldr	r3, [pc, #24]	; (8006044 <i2c_wrapper_rcv_callback+0x44>)
 800602a:	2200      	movs	r2, #0
 800602c:	701a      	strb	r2, [r3, #0]
}
 800602e:	bf00      	nop
 8006030:	371c      	adds	r7, #28
 8006032:	46bd      	mov	sp, r7
 8006034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006038:	4770      	bx	lr
 800603a:	bf00      	nop
 800603c:	2006f268 	.word	0x2006f268
 8006040:	2006f275 	.word	0x2006f275
 8006044:	2006f276 	.word	0x2006f276

08006048 <pcm3060_send_data>:

//  (*)
static int32_t pcm3060_send_data(uint8_t *data, uint8_t size, uint8_t retry_cnt)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b084      	sub	sp, #16
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	460b      	mov	r3, r1
 8006052:	70fb      	strb	r3, [r7, #3]
 8006054:	4613      	mov	r3, r2
 8006056:	70bb      	strb	r3, [r7, #2]
	int32_t ret;
	uint8_t r_cnt = 0;
 8006058:	2300      	movs	r3, #0
 800605a:	73fb      	strb	r3, [r7, #15]
	
	// 
	do {
		// 
		i2c_wrapper_send(PCM3060_USE_I2C_CH, PCM3060_SLAVE_ADDRESS, data, size);
 800605c:	78fb      	ldrb	r3, [r7, #3]
 800605e:	687a      	ldr	r2, [r7, #4]
 8006060:	2146      	movs	r1, #70	; 0x46
 8006062:	2001      	movs	r0, #1
 8006064:	f000 ffda 	bl	800701c <i2c_wrapper_send>
		//  (...)
		while (send_cmp_flag == FALSE) {};
 8006068:	bf00      	nop
 800606a:	4b11      	ldr	r3, [pc, #68]	; (80060b0 <pcm3060_send_data+0x68>)
 800606c:	781b      	ldrb	r3, [r3, #0]
 800606e:	b2db      	uxtb	r3, r3
 8006070:	2b00      	cmp	r3, #0
 8006072:	d0fa      	beq.n	800606a <pcm3060_send_data+0x22>
		// 
		r_cnt++;
 8006074:	7bfb      	ldrb	r3, [r7, #15]
 8006076:	3301      	adds	r3, #1
 8006078:	73fb      	strb	r3, [r7, #15]
		// 
		send_cmp_flag = FALSE;
 800607a:	4b0d      	ldr	r3, [pc, #52]	; (80060b0 <pcm3060_send_data+0x68>)
 800607c:	2200      	movs	r2, #0
 800607e:	701a      	strb	r2, [r3, #0]
	} while ((err_flag) && (r_cnt < retry_cnt));
 8006080:	4b0c      	ldr	r3, [pc, #48]	; (80060b4 <pcm3060_send_data+0x6c>)
 8006082:	781b      	ldrb	r3, [r3, #0]
 8006084:	b2db      	uxtb	r3, r3
 8006086:	2b00      	cmp	r3, #0
 8006088:	d003      	beq.n	8006092 <pcm3060_send_data+0x4a>
 800608a:	7bfa      	ldrb	r2, [r7, #15]
 800608c:	78bb      	ldrb	r3, [r7, #2]
 800608e:	429a      	cmp	r2, r3
 8006090:	d3e4      	bcc.n	800605c <pcm3060_send_data+0x14>
	
	// 
	if (r_cnt >= PCM3060_RETRY_CNT) {
 8006092:	7bfb      	ldrb	r3, [r7, #15]
 8006094:	2b04      	cmp	r3, #4
 8006096:	d905      	bls.n	80060a4 <pcm3060_send_data+0x5c>
		console_str_send((uint8_t*)"The number of retries was sent, but communication was not possible.\n");
 8006098:	4807      	ldr	r0, [pc, #28]	; (80060b8 <pcm3060_send_data+0x70>)
 800609a:	f7fe fc2d 	bl	80048f8 <console_str_send>
		return -1;
 800609e:	f04f 33ff 	mov.w	r3, #4294967295
 80060a2:	e000      	b.n	80060a6 <pcm3060_send_data+0x5e>
	}
	
	return 0;
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3710      	adds	r7, #16
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
 80060ae:	bf00      	nop
 80060b0:	2006f274 	.word	0x2006f274
 80060b4:	2006f276 	.word	0x2006f276
 80060b8:	0800a2c8 	.word	0x0800a2c8

080060bc <pcm3060_read_data>:

//  (*) 1byte
static int32_t pcm3060_read_data(uint8_t *data, uint8_t retry_cnt)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b084      	sub	sp, #16
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	460b      	mov	r3, r1
 80060c6:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	uint8_t r_cnt = 0;
 80060c8:	2300      	movs	r3, #0
 80060ca:	73fb      	strb	r3, [r7, #15]
	
	// 
	do {
		//  () (...)
		i2c_wrapper_read(PCM3060_USE_I2C_CH, PCM3060_SLAVE_ADDRESS, data, 1);
 80060cc:	2301      	movs	r3, #1
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	2146      	movs	r1, #70	; 0x46
 80060d2:	2001      	movs	r0, #1
 80060d4:	f000 ffe8 	bl	80070a8 <i2c_wrapper_read>
		//  (...)
		while (read_cmp_flag == FALSE) {};
 80060d8:	bf00      	nop
 80060da:	4b11      	ldr	r3, [pc, #68]	; (8006120 <pcm3060_read_data+0x64>)
 80060dc:	781b      	ldrb	r3, [r3, #0]
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d0fa      	beq.n	80060da <pcm3060_read_data+0x1e>
		// 
		r_cnt++;
 80060e4:	7bfb      	ldrb	r3, [r7, #15]
 80060e6:	3301      	adds	r3, #1
 80060e8:	73fb      	strb	r3, [r7, #15]
		// 
		read_cmp_flag = FALSE;
 80060ea:	4b0d      	ldr	r3, [pc, #52]	; (8006120 <pcm3060_read_data+0x64>)
 80060ec:	2200      	movs	r2, #0
 80060ee:	701a      	strb	r2, [r3, #0]
	} while ((err_flag) && (r_cnt < retry_cnt));
 80060f0:	4b0c      	ldr	r3, [pc, #48]	; (8006124 <pcm3060_read_data+0x68>)
 80060f2:	781b      	ldrb	r3, [r3, #0]
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d003      	beq.n	8006102 <pcm3060_read_data+0x46>
 80060fa:	7bfa      	ldrb	r2, [r7, #15]
 80060fc:	78fb      	ldrb	r3, [r7, #3]
 80060fe:	429a      	cmp	r2, r3
 8006100:	d3e4      	bcc.n	80060cc <pcm3060_read_data+0x10>
	
	// 
	if (r_cnt >= PCM3060_RETRY_CNT) {
 8006102:	7bfb      	ldrb	r3, [r7, #15]
 8006104:	2b04      	cmp	r3, #4
 8006106:	d905      	bls.n	8006114 <pcm3060_read_data+0x58>
		console_str_send((uint8_t*)"The number of retries was sent, but communication was not possible.\n");
 8006108:	4807      	ldr	r0, [pc, #28]	; (8006128 <pcm3060_read_data+0x6c>)
 800610a:	f7fe fbf5 	bl	80048f8 <console_str_send>
		return -1;
 800610e:	f04f 33ff 	mov.w	r3, #4294967295
 8006112:	e000      	b.n	8006116 <pcm3060_read_data+0x5a>
	}
	
	return 0;
 8006114:	2300      	movs	r3, #0
}
 8006116:	4618      	mov	r0, r3
 8006118:	3710      	adds	r7, #16
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
 800611e:	bf00      	nop
 8006120:	2006f275 	.word	0x2006f275
 8006124:	2006f276 	.word	0x2006f276
 8006128:	0800a2c8 	.word	0x0800a2c8

0800612c <reg_check>:

//  
static void reg_check(uint8_t idx)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b084      	sub	sp, #16
 8006130:	af00      	add	r7, sp, #0
 8006132:	4603      	mov	r3, r0
 8006134:	71fb      	strb	r3, [r7, #7]
	uint8_t retry_cnt = 0;
 8006136:	2300      	movs	r3, #0
 8006138:	73fb      	strb	r3, [r7, #15]
	uint8_t data;
	
	console_str_send((uint8_t*)pcm3060_setting[idx].reg_name);
 800613a:	79fb      	ldrb	r3, [r7, #7]
 800613c:	4a1a      	ldr	r2, [pc, #104]	; (80061a8 <reg_check+0x7c>)
 800613e:	00db      	lsls	r3, r3, #3
 8006140:	4413      	add	r3, r2
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	4618      	mov	r0, r3
 8006146:	f7fe fbd7 	bl	80048f8 <console_str_send>
	console_str_send((uint8_t*)"\n");
 800614a:	4818      	ldr	r0, [pc, #96]	; (80061ac <reg_check+0x80>)
 800614c:	f7fe fbd4 	bl	80048f8 <console_str_send>
	console_str_send((uint8_t*)" send : ");
 8006150:	4817      	ldr	r0, [pc, #92]	; (80061b0 <reg_check+0x84>)
 8006152:	f7fe fbd1 	bl	80048f8 <console_str_send>
	console_val_send(pcm3060_setting[idx].data);
 8006156:	79fb      	ldrb	r3, [r7, #7]
 8006158:	4a13      	ldr	r2, [pc, #76]	; (80061a8 <reg_check+0x7c>)
 800615a:	00db      	lsls	r3, r3, #3
 800615c:	4413      	add	r3, r2
 800615e:	785b      	ldrb	r3, [r3, #1]
 8006160:	4618      	mov	r0, r3
 8006162:	f7fe fbdf 	bl	8004924 <console_val_send>
	console_str_send((uint8_t*)"\n");
 8006166:	4811      	ldr	r0, [pc, #68]	; (80061ac <reg_check+0x80>)
 8006168:	f7fe fbc6 	bl	80048f8 <console_str_send>
	
	// 
	pcm3060_send_data(&pcm3060_setting[idx], 1, 5);
 800616c:	79fb      	ldrb	r3, [r7, #7]
 800616e:	00db      	lsls	r3, r3, #3
 8006170:	4a0d      	ldr	r2, [pc, #52]	; (80061a8 <reg_check+0x7c>)
 8006172:	4413      	add	r3, r2
 8006174:	2205      	movs	r2, #5
 8006176:	2101      	movs	r1, #1
 8006178:	4618      	mov	r0, r3
 800617a:	f7ff ff65 	bl	8006048 <pcm3060_send_data>
	
	// 
	pcm3060_read_data(&data, 5);
 800617e:	f107 030e 	add.w	r3, r7, #14
 8006182:	2105      	movs	r1, #5
 8006184:	4618      	mov	r0, r3
 8006186:	f7ff ff99 	bl	80060bc <pcm3060_read_data>
	
	// 
	console_str_send((uint8_t*)" read : ");
 800618a:	480a      	ldr	r0, [pc, #40]	; (80061b4 <reg_check+0x88>)
 800618c:	f7fe fbb4 	bl	80048f8 <console_str_send>
	console_val_send(data);
 8006190:	7bbb      	ldrb	r3, [r7, #14]
 8006192:	4618      	mov	r0, r3
 8006194:	f7fe fbc6 	bl	8004924 <console_val_send>
	console_str_send((uint8_t*)"\n");
 8006198:	4804      	ldr	r0, [pc, #16]	; (80061ac <reg_check+0x80>)
 800619a:	f7fe fbad 	bl	80048f8 <console_str_send>
}
 800619e:	bf00      	nop
 80061a0:	3710      	adds	r7, #16
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}
 80061a6:	bf00      	nop
 80061a8:	0800a5c4 	.word	0x0800a5c4
 80061ac:	0800a310 	.word	0x0800a310
 80061b0:	0800a314 	.word	0x0800a314
 80061b4:	0800a320 	.word	0x0800a320

080061b8 <pcm3060_init>:

// 
// PCM3060
void pcm3060_init(void)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
	PCM3060_CTL *this = &pcm3060_ctl;
 80061be:	4b07      	ldr	r3, [pc, #28]	; (80061dc <pcm3060_init+0x24>)
 80061c0:	607b      	str	r3, [r7, #4]
	
	// 
	memset(this, 0, sizeof(PCM3060_CTL));
 80061c2:	220c      	movs	r2, #12
 80061c4:	2100      	movs	r1, #0
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f003 feea 	bl	8009fa0 <memset>
	
	// 
	this->status = PCM3060_ST_INITIALIZED;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2201      	movs	r2, #1
 80061d0:	701a      	strb	r2, [r3, #0]
	
	return;
 80061d2:	bf00      	nop
}
 80061d4:	3708      	adds	r7, #8
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}
 80061da:	bf00      	nop
 80061dc:	2006f268 	.word	0x2006f268

080061e0 <pcm3060_open>:

// PCM3060
int32_t pcm3060_open(uint32_t fs, uint8_t data_width, PCM3060_CALLBACK callback, void* callback_vp)
{
 80061e0:	b590      	push	{r4, r7, lr}
 80061e2:	b091      	sub	sp, #68	; 0x44
 80061e4:	af02      	add	r7, sp, #8
 80061e6:	60f8      	str	r0, [r7, #12]
 80061e8:	607a      	str	r2, [r7, #4]
 80061ea:	603b      	str	r3, [r7, #0]
 80061ec:	460b      	mov	r3, r1
 80061ee:	72fb      	strb	r3, [r7, #11]
	PCM3060_CTL *this = &pcm3060_ctl;
 80061f0:	4b4e      	ldr	r3, [pc, #312]	; (800632c <pcm3060_open+0x14c>)
 80061f2:	633b      	str	r3, [r7, #48]	; 0x30
	SAI_OPEN open_par;
	uint8_t i;

	int32_t ret;
	uint32_t cnt = 0;
 80061f4:	2300      	movs	r3, #0
 80061f6:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint8_t retry_cnt = 0;
 80061f8:	2300      	movs	r3, #0
 80061fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	
	// 
	if (this->status != PCM3060_ST_INITIALIZED) {
 80061fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	2b01      	cmp	r3, #1
 8006204:	d002      	beq.n	800620c <pcm3060_open+0x2c>
		return -1;
 8006206:	f04f 33ff 	mov.w	r3, #4294967295
 800620a:	e08b      	b.n	8006324 <pcm3060_open+0x144>
	}
	
	// I2C
	ret = i2c_wrapper_open(PCM3060_USE_I2C_CH, &i2c_open_par, i2c_wrapper_snd_callback, i2c_wrapper_rcv_callback, this);
 800620c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800620e:	9300      	str	r3, [sp, #0]
 8006210:	4b47      	ldr	r3, [pc, #284]	; (8006330 <pcm3060_open+0x150>)
 8006212:	4a48      	ldr	r2, [pc, #288]	; (8006334 <pcm3060_open+0x154>)
 8006214:	4948      	ldr	r1, [pc, #288]	; (8006338 <pcm3060_open+0x158>)
 8006216:	2001      	movs	r0, #1
 8006218:	f000 fe44 	bl	8006ea4 <i2c_wrapper_open>
 800621c:	6278      	str	r0, [r7, #36]	; 0x24
	if (ret != 0) {
 800621e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006220:	2b00      	cmp	r3, #0
 8006222:	d002      	beq.n	800622a <pcm3060_open+0x4a>
		return -1;
 8006224:	f04f 33ff 	mov.w	r3, #4294967295
 8006228:	e07c      	b.n	8006324 <pcm3060_open+0x144>
	}
	
	// SAI
	memcpy(&open_par, &sai_open_par, sizeof(SAI_OPEN));
 800622a:	4b44      	ldr	r3, [pc, #272]	; (800633c <pcm3060_open+0x15c>)
 800622c:	f107 0414 	add.w	r4, r7, #20
 8006230:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006232:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// SAI
	for (i = 0; i < SAI_DATA_WIDTH_MAX; i++) {
 8006236:	2300      	movs	r3, #0
 8006238:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800623c:	e00c      	b.n	8006258 <pcm3060_open+0x78>
		if (data_width == fs_conv_tbl[i]) {
 800623e:	7afa      	ldrb	r2, [r7, #11]
 8006240:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006244:	493e      	ldr	r1, [pc, #248]	; (8006340 <pcm3060_open+0x160>)
 8006246:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800624a:	429a      	cmp	r2, r3
 800624c:	d009      	beq.n	8006262 <pcm3060_open+0x82>
	for (i = 0; i < SAI_DATA_WIDTH_MAX; i++) {
 800624e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006252:	3301      	adds	r3, #1
 8006254:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8006258:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800625c:	2b05      	cmp	r3, #5
 800625e:	d9ee      	bls.n	800623e <pcm3060_open+0x5e>
 8006260:	e000      	b.n	8006264 <pcm3060_open+0x84>
			break;
 8006262:	bf00      	nop
		}
	}
	
	// 
	if (i >= SAI_DATA_WIDTH_MAX) {
 8006264:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006268:	2b05      	cmp	r3, #5
 800626a:	d902      	bls.n	8006272 <pcm3060_open+0x92>
		return -1;
 800626c:	f04f 33ff 	mov.w	r3, #4294967295
 8006270:	e058      	b.n	8006324 <pcm3060_open+0x144>
	}
	// 
	open_par.width = i;
 8006272:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006276:	75fb      	strb	r3, [r7, #23]
	open_par.fs = fs;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	61fb      	str	r3, [r7, #28]
#if DMA_USE // DMA
	// SAI
	ret = sai_open_dma(PCM3060_USE_SAI_CH, &open_par, sai_callback, this);
 800627c:	f107 0114 	add.w	r1, r7, #20
 8006280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006282:	4a30      	ldr	r2, [pc, #192]	; (8006344 <pcm3060_open+0x164>)
 8006284:	2000      	movs	r0, #0
 8006286:	f001 fbd1 	bl	8007a2c <sai_open_dma>
 800628a:	6278      	str	r0, [r7, #36]	; 0x24
	if (ret != 0) {
 800628c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800628e:	2b00      	cmp	r3, #0
 8006290:	d002      	beq.n	8006298 <pcm3060_open+0xb8>
		return -1;
 8006292:	f04f 33ff 	mov.w	r3, #4294967295
 8006296:	e045      	b.n	8006324 <pcm3060_open+0x144>
	if (ret != 0) {
		return -1;
	}
#endif
	// 
	this->callback = callback;
 8006298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	605a      	str	r2, [r3, #4]
	this->callback_vp = callback_vp;
 800629e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062a0:	683a      	ldr	r2, [r7, #0]
 80062a2:	609a      	str	r2, [r3, #8]
	
	// RST
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80062a4:	2201      	movs	r2, #1
 80062a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80062aa:	4827      	ldr	r0, [pc, #156]	; (8006348 <pcm3060_open+0x168>)
 80062ac:	f7fa fab0 	bl	8000810 <HAL_GPIO_WritePin>
	
	// 100wait
	busy_wait(100);
 80062b0:	4826      	ldr	r0, [pc, #152]	; (800634c <pcm3060_open+0x16c>)
 80062b2:	f002 f9bd 	bl	8008630 <_busy_wait>
	
	// PCM3060
	for (i = 0; i < sizeof(pcm3060_setting)/sizeof(pcm3060_setting[0]); i++) {
 80062b6:	2300      	movs	r3, #0
 80062b8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80062bc:	e02a      	b.n	8006314 <pcm3060_open+0x134>
		// wait
		if (pcm3060_setting[i].reg == PCM3060_WAIT) {
 80062be:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80062c2:	4a23      	ldr	r2, [pc, #140]	; (8006350 <pcm3060_open+0x170>)
 80062c4:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80062c8:	2bff      	cmp	r3, #255	; 0xff
 80062ca:	d10f      	bne.n	80062ec <pcm3060_open+0x10c>
			busy_wait(pcm3060_setting[i].data);
 80062cc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80062d0:	4a1f      	ldr	r2, [pc, #124]	; (8006350 <pcm3060_open+0x170>)
 80062d2:	00db      	lsls	r3, r3, #3
 80062d4:	4413      	add	r3, r2
 80062d6:	785b      	ldrb	r3, [r3, #1]
 80062d8:	461a      	mov	r2, r3
 80062da:	f247 5330 	movw	r3, #30000	; 0x7530
 80062de:	fb03 f302 	mul.w	r3, r3, r2
 80062e2:	3301      	adds	r3, #1
 80062e4:	4618      	mov	r0, r3
 80062e6:	f002 f9a3 	bl	8008630 <_busy_wait>
			continue;
 80062ea:	e00e      	b.n	800630a <pcm3060_open+0x12a>
		}
		// 
		pcm3060_send_data(&pcm3060_setting[i], 2, 5);
 80062ec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80062f0:	00db      	lsls	r3, r3, #3
 80062f2:	4a17      	ldr	r2, [pc, #92]	; (8006350 <pcm3060_open+0x170>)
 80062f4:	4413      	add	r3, r2
 80062f6:	2205      	movs	r2, #5
 80062f8:	2102      	movs	r1, #2
 80062fa:	4618      	mov	r0, r3
 80062fc:	f7ff fea4 	bl	8006048 <pcm3060_send_data>
#if 1
		// 
		reg_check(i);
 8006300:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006304:	4618      	mov	r0, r3
 8006306:	f7ff ff11 	bl	800612c <reg_check>
	for (i = 0; i < sizeof(pcm3060_setting)/sizeof(pcm3060_setting[0]); i++) {
 800630a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800630e:	3301      	adds	r3, #1
 8006310:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8006314:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006318:	2b05      	cmp	r3, #5
 800631a:	d9d0      	bls.n	80062be <pcm3060_open+0xde>
#endif
	}
	
	// 
 	this->status = PCM3060_ST_OPEND;
 800631c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800631e:	2202      	movs	r2, #2
 8006320:	701a      	strb	r2, [r3, #0]
	
	return 0;
 8006322:	2300      	movs	r3, #0
}
 8006324:	4618      	mov	r0, r3
 8006326:	373c      	adds	r7, #60	; 0x3c
 8006328:	46bd      	mov	sp, r7
 800632a:	bd90      	pop	{r4, r7, pc}
 800632c:	2006f268 	.word	0x2006f268
 8006330:	08006001 	.word	0x08006001
 8006334:	08005fbd 	.word	0x08005fbd
 8006338:	0800a5f4 	.word	0x0800a5f4
 800633c:	0800a5b4 	.word	0x0800a5b4
 8006340:	0800a59c 	.word	0x0800a59c
 8006344:	08005f81 	.word	0x08005f81
 8006348:	48000800 	.word	0x48000800
 800634c:	002dc6c1 	.word	0x002dc6c1
 8006350:	0800a5c4 	.word	0x0800a5c4

08006354 <pcm3060_play>:

// PCM3060
// data32bit
// saibit
int32_t pcm3060_play(int32_t *data, uint32_t size)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b084      	sub	sp, #16
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]
	PCM3060_CTL *this = &pcm3060_ctl;
 800635e:	4b0e      	ldr	r3, [pc, #56]	; (8006398 <pcm3060_play+0x44>)
 8006360:	60fb      	str	r3, [r7, #12]
	int32_t ret;
	
	// 
	if (this->status != PCM3060_ST_OPEND) {
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	781b      	ldrb	r3, [r3, #0]
 8006366:	2b02      	cmp	r3, #2
 8006368:	d002      	beq.n	8006370 <pcm3060_play+0x1c>
		return -1;
 800636a:	f04f 33ff 	mov.w	r3, #4294967295
 800636e:	e00f      	b.n	8006390 <pcm3060_play+0x3c>
	}
	
#if DMA_USE // DMA
	// 
	ret = sai_send_dma(PCM3060_USE_SAI_CH, data, size);
 8006370:	683a      	ldr	r2, [r7, #0]
 8006372:	6879      	ldr	r1, [r7, #4]
 8006374:	2000      	movs	r0, #0
 8006376:	f001 fbbb 	bl	8007af0 <sai_send_dma>
 800637a:	60b8      	str	r0, [r7, #8]
	if (ret != 0) {
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d002      	beq.n	8006388 <pcm3060_play+0x34>
		return -1;
 8006382:	f04f 33ff 	mov.w	r3, #4294967295
 8006386:	e003      	b.n	8006390 <pcm3060_play+0x3c>
	if (ret != 0) {
		return -1;
	}
#endif
	// 
	this->status = PCM3060_ST_RUN;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2203      	movs	r2, #3
 800638c:	701a      	strb	r2, [r3, #0]
	
	return ret;
 800638e:	68bb      	ldr	r3, [r7, #8]
}
 8006390:	4618      	mov	r0, r3
 8006392:	3710      	adds	r7, #16
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}
 8006398:	2006f268 	.word	0x2006f268

0800639c <pcm3060_mute>:
	return ret;
}

// PCM3060 
int32_t pcm3060_mute(uint8_t enable)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b086      	sub	sp, #24
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	4603      	mov	r3, r0
 80063a4:	71fb      	strb	r3, [r7, #7]
	PCM3060_CTL *this = &pcm3060_ctl;
 80063a6:	4b2a      	ldr	r3, [pc, #168]	; (8006450 <pcm3060_mute+0xb4>)
 80063a8:	617b      	str	r3, [r7, #20]
	int32_t ret;
	uint8_t snd_data[2];
	uint8_t rcv_data;
	
	// 
	if (this->status != PCM3060_ST_OPEND) {
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	781b      	ldrb	r3, [r3, #0]
 80063ae:	2b02      	cmp	r3, #2
 80063b0:	d002      	beq.n	80063b8 <pcm3060_mute+0x1c>
		return -1;
 80063b2:	f04f 33ff 	mov.w	r3, #4294967295
 80063b6:	e046      	b.n	8006446 <pcm3060_mute+0xaa>
	}
	
	// 
	snd_data[0] = PCM3060_REGISTER68;
 80063b8:	2344      	movs	r3, #68	; 0x44
 80063ba:	743b      	strb	r3, [r7, #16]
	pcm3060_send_data(snd_data, 1, 5);
 80063bc:	f107 0310 	add.w	r3, r7, #16
 80063c0:	2205      	movs	r2, #5
 80063c2:	2101      	movs	r1, #1
 80063c4:	4618      	mov	r0, r3
 80063c6:	f7ff fe3f 	bl	8006048 <pcm3060_send_data>
	pcm3060_read_data(&rcv_data, 5);
 80063ca:	f107 030f 	add.w	r3, r7, #15
 80063ce:	2105      	movs	r1, #5
 80063d0:	4618      	mov	r0, r3
 80063d2:	f7ff fe73 	bl	80060bc <pcm3060_read_data>
	
	console_str_send((uint8_t*)"cur : ");
 80063d6:	481f      	ldr	r0, [pc, #124]	; (8006454 <pcm3060_mute+0xb8>)
 80063d8:	f7fe fa8e 	bl	80048f8 <console_str_send>
	console_val_send(rcv_data);
 80063dc:	7bfb      	ldrb	r3, [r7, #15]
 80063de:	4618      	mov	r0, r3
 80063e0:	f7fe faa0 	bl	8004924 <console_val_send>
	console_str_send((uint8_t*)"\n");
 80063e4:	481c      	ldr	r0, [pc, #112]	; (8006458 <pcm3060_mute+0xbc>)
 80063e6:	f7fe fa87 	bl	80048f8 <console_str_send>
	
	// 
	if (enable) {
 80063ea:	79fb      	ldrb	r3, [r7, #7]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d005      	beq.n	80063fc <pcm3060_mute+0x60>
		snd_data[1] = rcv_data | PCM3060_REGISTER68_MUT;
 80063f0:	7bfb      	ldrb	r3, [r7, #15]
 80063f2:	f043 0303 	orr.w	r3, r3, #3
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	747b      	strb	r3, [r7, #17]
 80063fa:	e004      	b.n	8006406 <pcm3060_mute+0x6a>
	} else {
		snd_data[1] = rcv_data & ~PCM3060_REGISTER68_MUT;
 80063fc:	7bfb      	ldrb	r3, [r7, #15]
 80063fe:	f023 0303 	bic.w	r3, r3, #3
 8006402:	b2db      	uxtb	r3, r3
 8006404:	747b      	strb	r3, [r7, #17]
	}
	pcm3060_send_data(snd_data, 2, 5);
 8006406:	f107 0310 	add.w	r3, r7, #16
 800640a:	2205      	movs	r2, #5
 800640c:	2102      	movs	r1, #2
 800640e:	4618      	mov	r0, r3
 8006410:	f7ff fe1a 	bl	8006048 <pcm3060_send_data>
	
	// 
	snd_data[0] = PCM3060_REGISTER68;
 8006414:	2344      	movs	r3, #68	; 0x44
 8006416:	743b      	strb	r3, [r7, #16]
	pcm3060_send_data(snd_data, 1, 5);
 8006418:	f107 0310 	add.w	r3, r7, #16
 800641c:	2205      	movs	r2, #5
 800641e:	2101      	movs	r1, #1
 8006420:	4618      	mov	r0, r3
 8006422:	f7ff fe11 	bl	8006048 <pcm3060_send_data>
	pcm3060_read_data(&rcv_data, 5);
 8006426:	f107 030f 	add.w	r3, r7, #15
 800642a:	2105      	movs	r1, #5
 800642c:	4618      	mov	r0, r3
 800642e:	f7ff fe45 	bl	80060bc <pcm3060_read_data>
	
	console_str_send((uint8_t*)"cur : ");
 8006432:	4808      	ldr	r0, [pc, #32]	; (8006454 <pcm3060_mute+0xb8>)
 8006434:	f7fe fa60 	bl	80048f8 <console_str_send>
	console_val_send(rcv_data);
 8006438:	7bfb      	ldrb	r3, [r7, #15]
 800643a:	4618      	mov	r0, r3
 800643c:	f7fe fa72 	bl	8004924 <console_val_send>
	console_str_send((uint8_t*)"\n");
 8006440:	4805      	ldr	r0, [pc, #20]	; (8006458 <pcm3060_mute+0xbc>)
 8006442:	f7fe fa59 	bl	80048f8 <console_str_send>
}
 8006446:	4618      	mov	r0, r3
 8006448:	3718      	adds	r7, #24
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}
 800644e:	bf00      	nop
 8006450:	2006f268 	.word	0x2006f268
 8006454:	0800a32c 	.word	0x0800a32c
 8006458:	0800a310 	.word	0x0800a310

0800645c <pcm3060_cmd_mute_enable>:

// 
static void pcm3060_cmd_mute_enable(void)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	af00      	add	r7, sp, #0
	pcm3060_mute(TRUE);
 8006460:	2001      	movs	r0, #1
 8006462:	f7ff ff9b 	bl	800639c <pcm3060_mute>
}
 8006466:	bf00      	nop
 8006468:	bd80      	pop	{r7, pc}

0800646a <pcm3060_cmd_mute_disable>:

static void pcm3060_cmd_mute_disable(void)
{
 800646a:	b580      	push	{r7, lr}
 800646c:	af00      	add	r7, sp, #0
	pcm3060_mute(FALSE);
 800646e:	2000      	movs	r0, #0
 8006470:	f7ff ff94 	bl	800639c <pcm3060_mute>
}
 8006474:	bf00      	nop
 8006476:	bd80      	pop	{r7, pc}

08006478 <pcm3060_set_cmd>:

// 
void pcm3060_set_cmd(void)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b082      	sub	sp, #8
 800647c:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "pcm3060 mute enable";
 800647e:	4b0a      	ldr	r3, [pc, #40]	; (80064a8 <pcm3060_set_cmd+0x30>)
 8006480:	603b      	str	r3, [r7, #0]
	cmd.func = pcm3060_cmd_mute_enable;
 8006482:	4b0a      	ldr	r3, [pc, #40]	; (80064ac <pcm3060_set_cmd+0x34>)
 8006484:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8006486:	463b      	mov	r3, r7
 8006488:	4618      	mov	r0, r3
 800648a:	f7fe fb3f 	bl	8004b0c <console_set_command>
	cmd.input = "pcm3060 mute disable";
 800648e:	4b08      	ldr	r3, [pc, #32]	; (80064b0 <pcm3060_set_cmd+0x38>)
 8006490:	603b      	str	r3, [r7, #0]
	cmd.func = pcm3060_cmd_mute_disable;
 8006492:	4b08      	ldr	r3, [pc, #32]	; (80064b4 <pcm3060_set_cmd+0x3c>)
 8006494:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8006496:	463b      	mov	r3, r7
 8006498:	4618      	mov	r0, r3
 800649a:	f7fe fb37 	bl	8004b0c <console_set_command>
}
 800649e:	bf00      	nop
 80064a0:	3708      	adds	r7, #8
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	0800a334 	.word	0x0800a334
 80064ac:	0800645d 	.word	0x0800645d
 80064b0:	0800a348 	.word	0x0800a348
 80064b4:	0800646b 	.word	0x0800646b

080064b8 <octospi_callback>:
	FALSE,							// SIOO
};

// OCTOSPI()
static void octospi_callback(void *vp)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b085      	sub	sp, #20
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
	W25Q20EW_CTL *this = (W25Q20EW_CTL*)vp;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	60fb      	str	r3, [r7, #12]
}
 80064c4:	bf00      	nop
 80064c6:	3714      	adds	r7, #20
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr

080064d0 <w25q20ew_init>:

// 
int32_t w25q20ew_init(void)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b082      	sub	sp, #8
 80064d4:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 80064d6:	4b07      	ldr	r3, [pc, #28]	; (80064f4 <w25q20ew_init+0x24>)
 80064d8:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// 
	memset(this, 0, sizeof(W25Q20EW_CTL));
 80064da:	220c      	movs	r2, #12
 80064dc:	2100      	movs	r1, #0
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f003 fd5e 	bl	8009fa0 <memset>
	
	// 
	this->state = ST_INITIALIZED;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2201      	movs	r2, #1
 80064e8:	601a      	str	r2, [r3, #0]
	
	return 0;
 80064ea:	2300      	movs	r3, #0
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3708      	adds	r7, #8
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}
 80064f4:	2006f278 	.word	0x2006f278

080064f8 <w25q20ew_open>:

int32_t w25q20ew_open(W25Q20EW_CALLBACK callback, void* callback_vp)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b084      	sub	sp, #16
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
 8006500:	6039      	str	r1, [r7, #0]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8006502:	4b0e      	ldr	r3, [pc, #56]	; (800653c <w25q20ew_open+0x44>)
 8006504:	60fb      	str	r3, [r7, #12]
	int32_t ret;
	
	// octospi
	ret = octospi_open(W25Q20EW_OCTOSPI_CH, &open_par, octospi_callback, this);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	4a0d      	ldr	r2, [pc, #52]	; (8006540 <w25q20ew_open+0x48>)
 800650a:	490e      	ldr	r1, [pc, #56]	; (8006544 <w25q20ew_open+0x4c>)
 800650c:	2000      	movs	r0, #0
 800650e:	f000 fee1 	bl	80072d4 <octospi_open>
 8006512:	60b8      	str	r0, [r7, #8]
	if (ret != 0) {
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d002      	beq.n	8006520 <w25q20ew_open+0x28>
		return -1;
 800651a:	f04f 33ff 	mov.w	r3, #4294967295
 800651e:	e009      	b.n	8006534 <w25q20ew_open+0x3c>
	}
	
	// 
	this->callback = callback;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	687a      	ldr	r2, [r7, #4]
 8006524:	605a      	str	r2, [r3, #4]
	this->callback_vp = callback_vp;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	683a      	ldr	r2, [r7, #0]
 800652a:	609a      	str	r2, [r3, #8]
	
	// 
	this->state = ST_IDLE;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2202      	movs	r2, #2
 8006530:	601a      	str	r2, [r3, #0]
	
	return 0;
 8006532:	2300      	movs	r3, #0
}
 8006534:	4618      	mov	r0, r3
 8006536:	3710      	adds	r7, #16
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}
 800653c:	2006f278 	.word	0x2006f278
 8006540:	080064b9 	.word	0x080064b9
 8006544:	0800aaa8 	.word	0x0800aaa8

08006548 <w25q20ew_write_enable>:

// 
int32_t w25q20ew_write_enable(void)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 800654e:	4b0f      	ldr	r3, [pc, #60]	; (800658c <w25q20ew_write_enable+0x44>)
 8006550:	60fb      	str	r3, [r7, #12]
	OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	2b02      	cmp	r3, #2
 8006558:	d002      	beq.n	8006560 <w25q20ew_write_enable+0x18>
		return -1;
 800655a:	f04f 33ff 	mov.w	r3, #4294967295
 800655e:	e010      	b.n	8006582 <w25q20ew_write_enable+0x3a>
	}
	// 
	this->state = ST_RUNNING;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2203      	movs	r2, #3
 8006564:	601a      	str	r2, [r3, #0]
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_WRITE_ENABLE]);
 8006566:	4b0a      	ldr	r3, [pc, #40]	; (8006590 <w25q20ew_write_enable+0x48>)
 8006568:	60bb      	str	r3, [r7, #8]
	
	// 
	ret = octspi_send(W25Q20EW_OCTOSPI_CH, cmd_cfg);
 800656a:	68b9      	ldr	r1, [r7, #8]
 800656c:	2000      	movs	r0, #0
 800656e:	f000 ff6d 	bl	800744c <octspi_send>
 8006572:	6078      	str	r0, [r7, #4]
	if (ret != 0) {
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d002      	beq.n	8006580 <w25q20ew_write_enable+0x38>
		return -1;
 800657a:	f04f 33ff 	mov.w	r3, #4294967295
 800657e:	e000      	b.n	8006582 <w25q20ew_write_enable+0x3a>
	}
	
	return 0;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3710      	adds	r7, #16
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	2006f278 	.word	0x2006f278
 8006590:	0800a5f8 	.word	0x0800a5f8

08006594 <dma_common_handler>:
	39,		// DMA_RESOURCE_SAI2_B
};

// 
static void dma_common_handler(DMA_CH ch)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b086      	sub	sp, #24
 8006598:	af00      	add	r7, sp, #0
 800659a:	4603      	mov	r3, r0
 800659c:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_dma *dma = (struct stm32l4_dma*)DMA1_BASE_ADDR;
 800659e:	4b25      	ldr	r3, [pc, #148]	; (8006634 <dma_common_handler+0xa0>)
 80065a0:	617b      	str	r3, [r7, #20]
	DMA_CTL *this = get_myself(ch);
 80065a2:	79fa      	ldrb	r2, [r7, #7]
 80065a4:	4613      	mov	r3, r2
 80065a6:	005b      	lsls	r3, r3, #1
 80065a8:	4413      	add	r3, r2
 80065aa:	009b      	lsls	r3, r3, #2
 80065ac:	4a22      	ldr	r2, [pc, #136]	; (8006638 <dma_common_handler+0xa4>)
 80065ae:	4413      	add	r3, r2
 80065b0:	613b      	str	r3, [r7, #16]
	uint32_t err_bit_pos = ((ch * 4) + 3);
 80065b2:	79fb      	ldrb	r3, [r7, #7]
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	3303      	adds	r3, #3
 80065b8:	60fb      	str	r3, [r7, #12]
	uint32_t comp_bit_pos = ((ch * 4) + 1);
 80065ba:	79fb      	ldrb	r3, [r7, #7]
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	3301      	adds	r3, #1
 80065c0:	60bb      	str	r3, [r7, #8]
	
	// 
	if (dma->isr & (1UL << err_bit_pos)) {
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	681a      	ldr	r2, [r3, #0]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	fa22 f303 	lsr.w	r3, r2, r3
 80065cc:	f003 0301 	and.w	r3, r3, #1
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d011      	beq.n	80065f8 <dma_common_handler+0x64>
		// 
		// (*)EN0
		dma->ifcr |= (1UL << ch);
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	685a      	ldr	r2, [r3, #4]
 80065d8:	79fb      	ldrb	r3, [r7, #7]
 80065da:	2101      	movs	r1, #1
 80065dc:	fa01 f303 	lsl.w	r3, r1, r3
 80065e0:	431a      	orrs	r2, r3
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	605a      	str	r2, [r3, #4]
		// 
		this->callback(ch, -1, this->callback_vp);
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	693a      	ldr	r2, [r7, #16]
 80065ec:	6892      	ldr	r2, [r2, #8]
 80065ee:	79f8      	ldrb	r0, [r7, #7]
 80065f0:	f04f 31ff 	mov.w	r1, #4294967295
 80065f4:	4798      	blx	r3
		return;
 80065f6:	e01a      	b.n	800662e <dma_common_handler+0x9a>
	}
	
	// 
	if (dma->isr & (1UL << comp_bit_pos)) {
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	fa22 f303 	lsr.w	r3, r2, r3
 8006602:	f003 0301 	and.w	r3, r3, #1
 8006606:	2b00      	cmp	r3, #0
 8006608:	d010      	beq.n	800662c <dma_common_handler+0x98>
		// 
		dma->ifcr |= (1UL << ch);
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	685a      	ldr	r2, [r3, #4]
 800660e:	79fb      	ldrb	r3, [r7, #7]
 8006610:	2101      	movs	r1, #1
 8006612:	fa01 f303 	lsl.w	r3, r1, r3
 8006616:	431a      	orrs	r2, r3
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	605a      	str	r2, [r3, #4]
		// 
		this->callback(ch, 0, this->callback_vp);
 800661c:	693b      	ldr	r3, [r7, #16]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	693a      	ldr	r2, [r7, #16]
 8006622:	6892      	ldr	r2, [r2, #8]
 8006624:	79f8      	ldrb	r0, [r7, #7]
 8006626:	2100      	movs	r1, #0
 8006628:	4798      	blx	r3
	}
	
	return;
 800662a:	bf00      	nop
 800662c:	bf00      	nop
}
 800662e:	3718      	adds	r7, #24
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}
 8006634:	40020000 	.word	0x40020000
 8006638:	2006f284 	.word	0x2006f284

0800663c <dma1_handler>:

/*  */
void dma1_handler(void){
 800663c:	b580      	push	{r7, lr}
 800663e:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH1);
 8006640:	2000      	movs	r0, #0
 8006642:	f7ff ffa7 	bl	8006594 <dma_common_handler>
}
 8006646:	bf00      	nop
 8006648:	bd80      	pop	{r7, pc}

0800664a <dma2_handler>:

void dma2_handler(void){
 800664a:	b580      	push	{r7, lr}
 800664c:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH2);
 800664e:	2001      	movs	r0, #1
 8006650:	f7ff ffa0 	bl	8006594 <dma_common_handler>
}
 8006654:	bf00      	nop
 8006656:	bd80      	pop	{r7, pc}

08006658 <dma3_handler>:

void dma3_handler(void){
 8006658:	b580      	push	{r7, lr}
 800665a:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH3);
 800665c:	2002      	movs	r0, #2
 800665e:	f7ff ff99 	bl	8006594 <dma_common_handler>
}
 8006662:	bf00      	nop
 8006664:	bd80      	pop	{r7, pc}

08006666 <dma4_handler>:

void dma4_handler(void){
 8006666:	b580      	push	{r7, lr}
 8006668:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH4);
 800666a:	2003      	movs	r0, #3
 800666c:	f7ff ff92 	bl	8006594 <dma_common_handler>
}
 8006670:	bf00      	nop
 8006672:	bd80      	pop	{r7, pc}

08006674 <dma5_handler>:

void dma5_handler(void){
 8006674:	b580      	push	{r7, lr}
 8006676:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH5);
 8006678:	2004      	movs	r0, #4
 800667a:	f7ff ff8b 	bl	8006594 <dma_common_handler>
}
 800667e:	bf00      	nop
 8006680:	bd80      	pop	{r7, pc}

08006682 <dma6_handler>:

void dma6_handler(void){
 8006682:	b580      	push	{r7, lr}
 8006684:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH6);
 8006686:	2005      	movs	r0, #5
 8006688:	f7ff ff84 	bl	8006594 <dma_common_handler>
}
 800668c:	bf00      	nop
 800668e:	bd80      	pop	{r7, pc}

08006690 <dma7_handler>:

void dma7_handler(void){
 8006690:	b580      	push	{r7, lr}
 8006692:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH7);
 8006694:	2006      	movs	r0, #6
 8006696:	f7ff ff7d 	bl	8006594 <dma_common_handler>
}
 800669a:	bf00      	nop
 800669c:	bd80      	pop	{r7, pc}
	...

080066a0 <dma_init>:

// 
// DMA
void dma_init(void)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b082      	sub	sp, #8
 80066a4:	af00      	add	r7, sp, #0
	uint32_t ch;
	DMA_CTL *this;
	
	for (ch = 0; ch < DMA_CH_MAX; ch++) {
 80066a6:	2300      	movs	r3, #0
 80066a8:	607b      	str	r3, [r7, #4]
 80066aa:	e028      	b.n	80066fe <dma_init+0x5e>
		// 
		this = get_myself(ch);
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	4613      	mov	r3, r2
 80066b0:	005b      	lsls	r3, r3, #1
 80066b2:	4413      	add	r3, r2
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	4a15      	ldr	r2, [pc, #84]	; (800670c <dma_init+0x6c>)
 80066b8:	4413      	add	r3, r2
 80066ba:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(DMA_CTL));
 80066bc:	220c      	movs	r2, #12
 80066be:	2100      	movs	r1, #0
 80066c0:	6838      	ldr	r0, [r7, #0]
 80066c2:	f003 fc6d 	bl	8009fa0 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 80066c6:	4912      	ldr	r1, [pc, #72]	; (8006710 <dma_init+0x70>)
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	4613      	mov	r3, r2
 80066cc:	005b      	lsls	r3, r3, #1
 80066ce:	4413      	add	r3, r2
 80066d0:	009b      	lsls	r3, r3, #2
 80066d2:	440b      	add	r3, r1
 80066d4:	3308      	adds	r3, #8
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	b218      	sxth	r0, r3
 80066da:	490d      	ldr	r1, [pc, #52]	; (8006710 <dma_init+0x70>)
 80066dc:	687a      	ldr	r2, [r7, #4]
 80066de:	4613      	mov	r3, r2
 80066e0:	005b      	lsls	r3, r3, #1
 80066e2:	4413      	add	r3, r2
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	440b      	add	r3, r1
 80066e8:	3304      	adds	r3, #4
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4619      	mov	r1, r3
 80066ee:	f003 fa88 	bl	8009c02 <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	2201      	movs	r2, #1
 80066f6:	601a      	str	r2, [r3, #0]
	for (ch = 0; ch < DMA_CH_MAX; ch++) {
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	3301      	adds	r3, #1
 80066fc:	607b      	str	r3, [r7, #4]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2b06      	cmp	r3, #6
 8006702:	d9d3      	bls.n	80066ac <dma_init+0xc>
	}
	
	return;
 8006704:	bf00      	nop
}
 8006706:	3708      	adds	r7, #8
 8006708:	46bd      	mov	sp, r7
 800670a:	bd80      	pop	{r7, pc}
 800670c:	2006f284 	.word	0x2006f284
 8006710:	0800aabc 	.word	0x0800aabc

08006714 <dma_open>:

// DMA
int32_t dma_open(DMA_CH ch, uint32_t resource, DMA_CALLBACK callback, void * callback_vp)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b086      	sub	sp, #24
 8006718:	af00      	add	r7, sp, #0
 800671a:	60b9      	str	r1, [r7, #8]
 800671c:	607a      	str	r2, [r7, #4]
 800671e:	603b      	str	r3, [r7, #0]
 8006720:	4603      	mov	r3, r0
 8006722:	73fb      	strb	r3, [r7, #15]
	DMA_CTL *this;
	volatile struct stm32l4_dmamux *dmamux = (struct stm32l4_dmamux*)DMAMUX1_BASE_ADDR;
 8006724:	4b2a      	ldr	r3, [pc, #168]	; (80067d0 <dma_open+0xbc>)
 8006726:	617b      	str	r3, [r7, #20]
	
	// 
	if (ch >= DMA_CH_MAX) {
 8006728:	7bfb      	ldrb	r3, [r7, #15]
 800672a:	2b06      	cmp	r3, #6
 800672c:	d902      	bls.n	8006734 <dma_open+0x20>
		return -1;
 800672e:	f04f 33ff 	mov.w	r3, #4294967295
 8006732:	e048      	b.n	80067c6 <dma_open+0xb2>
	}
	
	// 
	this = get_myself(ch);
 8006734:	7bfa      	ldrb	r2, [r7, #15]
 8006736:	4613      	mov	r3, r2
 8006738:	005b      	lsls	r3, r3, #1
 800673a:	4413      	add	r3, r2
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	4a25      	ldr	r2, [pc, #148]	; (80067d4 <dma_open+0xc0>)
 8006740:	4413      	add	r3, r2
 8006742:	613b      	str	r3, [r7, #16]
	
	// 
	if (this->status != ST_INTIALIZED) {
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	2b01      	cmp	r3, #1
 800674a:	d002      	beq.n	8006752 <dma_open+0x3e>
		return -1;
 800674c:	f04f 33ff 	mov.w	r3, #4294967295
 8006750:	e039      	b.n	80067c6 <dma_open+0xb2>
	}
	
	// 
	if (resource >= DMA_RESOURCE_MAX) {
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	2b03      	cmp	r3, #3
 8006756:	d902      	bls.n	800675e <dma_open+0x4a>
		return -1;
 8006758:	f04f 33ff 	mov.w	r3, #4294967295
 800675c:	e033      	b.n	80067c6 <dma_open+0xb2>
	}
	
	// 
	this = get_myself(ch);
 800675e:	7bfa      	ldrb	r2, [r7, #15]
 8006760:	4613      	mov	r3, r2
 8006762:	005b      	lsls	r3, r3, #1
 8006764:	4413      	add	r3, r2
 8006766:	009b      	lsls	r3, r3, #2
 8006768:	4a1a      	ldr	r2, [pc, #104]	; (80067d4 <dma_open+0xc0>)
 800676a:	4413      	add	r3, r2
 800676c:	613b      	str	r3, [r7, #16]
	
	// 
	this->callback = callback;
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	687a      	ldr	r2, [r7, #4]
 8006772:	605a      	str	r2, [r3, #4]
	this->callback_vp = callback_vp;
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	683a      	ldr	r2, [r7, #0]
 8006778:	609a      	str	r2, [r3, #8]
	
	// 
	dmamux->ccr[ch] = dma_resource_cnv_tbl[resource];
 800677a:	7bfa      	ldrb	r2, [r7, #15]
 800677c:	4916      	ldr	r1, [pc, #88]	; (80067d8 <dma_open+0xc4>)
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	
	// 
    HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 800678a:	7bfa      	ldrb	r2, [r7, #15]
 800678c:	4913      	ldr	r1, [pc, #76]	; (80067dc <dma_open+0xc8>)
 800678e:	4613      	mov	r3, r2
 8006790:	005b      	lsls	r3, r3, #1
 8006792:	4413      	add	r3, r2
 8006794:	009b      	lsls	r3, r3, #2
 8006796:	440b      	add	r3, r1
 8006798:	f993 3000 	ldrsb.w	r3, [r3]
 800679c:	2200      	movs	r2, #0
 800679e:	2105      	movs	r1, #5
 80067a0:	4618      	mov	r0, r3
 80067a2:	f7f9 fde6 	bl	8000372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(get_ire_type(ch));
 80067a6:	7bfa      	ldrb	r2, [r7, #15]
 80067a8:	490c      	ldr	r1, [pc, #48]	; (80067dc <dma_open+0xc8>)
 80067aa:	4613      	mov	r3, r2
 80067ac:	005b      	lsls	r3, r3, #1
 80067ae:	4413      	add	r3, r2
 80067b0:	009b      	lsls	r3, r3, #2
 80067b2:	440b      	add	r3, r1
 80067b4:	f993 3000 	ldrsb.w	r3, [r3]
 80067b8:	4618      	mov	r0, r3
 80067ba:	f7f9 fdf6 	bl	80003aa <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	2202      	movs	r2, #2
 80067c2:	601a      	str	r2, [r3, #0]
	
	return 0;
 80067c4:	2300      	movs	r3, #0
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3718      	adds	r7, #24
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}
 80067ce:	bf00      	nop
 80067d0:	40020800 	.word	0x40020800
 80067d4:	2006f284 	.word	0x2006f284
 80067d8:	0800ab10 	.word	0x0800ab10
 80067dc:	0800aabc 	.word	0x0800aabc

080067e0 <dma_start>:

// DMA
int32_t dma_start(DMA_CH ch, DMA_SEND *send_info)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b086      	sub	sp, #24
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	4603      	mov	r3, r0
 80067e8:	6039      	str	r1, [r7, #0]
 80067ea:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_dma *dma = (struct stm32l4_dma*)DMA1_BASE_ADDR;
 80067ec:	4b7b      	ldr	r3, [pc, #492]	; (80069dc <dma_start+0x1fc>)
 80067ee:	613b      	str	r3, [r7, #16]
	DMA_CTL *this;
	DMA_TRANSFER_PTN trans_ptn;
	
	// 
	if (ch >= DMA_CH_MAX) {
 80067f0:	79fb      	ldrb	r3, [r7, #7]
 80067f2:	2b06      	cmp	r3, #6
 80067f4:	d902      	bls.n	80067fc <dma_start+0x1c>
		return -1;
 80067f6:	f04f 33ff 	mov.w	r3, #4294967295
 80067fa:	e16d      	b.n	8006ad8 <dma_start+0x2f8>
	}
	
	// 
	this = get_myself(ch);
 80067fc:	79fa      	ldrb	r2, [r7, #7]
 80067fe:	4613      	mov	r3, r2
 8006800:	005b      	lsls	r3, r3, #1
 8006802:	4413      	add	r3, r2
 8006804:	009b      	lsls	r3, r3, #2
 8006806:	4a76      	ldr	r2, [pc, #472]	; (80069e0 <dma_start+0x200>)
 8006808:	4413      	add	r3, r2
 800680a:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_OPENED) {
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	2b02      	cmp	r3, #2
 8006812:	d002      	beq.n	800681a <dma_start+0x3a>
		return -1;
 8006814:	f04f 33ff 	mov.w	r3, #4294967295
 8006818:	e15e      	b.n	8006ad8 <dma_start+0x2f8>
	}
	
	// 
	// RAM
	if (is_ram_addr(send_info->src_addr)) {
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4618      	mov	r0, r3
 8006820:	f003 fb02 	bl	8009e28 <is_ram_addr>
 8006824:	4603      	mov	r3, r0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d018      	beq.n	800685c <dma_start+0x7c>
		// RAM
		if (is_ram_addr(send_info->dst_addr)) {
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	689b      	ldr	r3, [r3, #8]
 800682e:	4618      	mov	r0, r3
 8006830:	f003 fafa 	bl	8009e28 <is_ram_addr>
 8006834:	4603      	mov	r3, r0
 8006836:	2b00      	cmp	r3, #0
 8006838:	d002      	beq.n	8006840 <dma_start+0x60>
			trans_ptn = DMA_TRANSFER_PTN_M2M;
 800683a:	2300      	movs	r3, #0
 800683c:	75fb      	strb	r3, [r7, #23]
 800683e:	e031      	b.n	80068a4 <dma_start+0xc4>
		// 
		} else if (is_peri_addr(send_info->dst_addr)) {
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	4618      	mov	r0, r3
 8006846:	f003 fb07 	bl	8009e58 <is_peri_addr>
 800684a:	4603      	mov	r3, r0
 800684c:	2b00      	cmp	r3, #0
 800684e:	d002      	beq.n	8006856 <dma_start+0x76>
			trans_ptn = DMA_TRANSFER_PTN_M2P;
 8006850:	2302      	movs	r3, #2
 8006852:	75fb      	strb	r3, [r7, #23]
 8006854:	e026      	b.n	80068a4 <dma_start+0xc4>
		// RAM
		} else {
			return -1;
 8006856:	f04f 33ff 	mov.w	r3, #4294967295
 800685a:	e13d      	b.n	8006ad8 <dma_start+0x2f8>
		}
	// 
	} else if (is_peri_addr(send_info->src_addr)) {
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4618      	mov	r0, r3
 8006862:	f003 faf9 	bl	8009e58 <is_peri_addr>
 8006866:	4603      	mov	r3, r0
 8006868:	2b00      	cmp	r3, #0
 800686a:	d018      	beq.n	800689e <dma_start+0xbe>
		// RAM
		if (is_ram_addr(send_info->dst_addr)) {
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	4618      	mov	r0, r3
 8006872:	f003 fad9 	bl	8009e28 <is_ram_addr>
 8006876:	4603      	mov	r3, r0
 8006878:	2b00      	cmp	r3, #0
 800687a:	d002      	beq.n	8006882 <dma_start+0xa2>
			trans_ptn = DMA_TRANSFER_PTN_P2M;
 800687c:	2303      	movs	r3, #3
 800687e:	75fb      	strb	r3, [r7, #23]
 8006880:	e010      	b.n	80068a4 <dma_start+0xc4>
		// 
		} else if (is_peri_addr(send_info->dst_addr)) {
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	4618      	mov	r0, r3
 8006888:	f003 fae6 	bl	8009e58 <is_peri_addr>
 800688c:	4603      	mov	r3, r0
 800688e:	2b00      	cmp	r3, #0
 8006890:	d002      	beq.n	8006898 <dma_start+0xb8>
			trans_ptn = DMA_TRANSFER_PTN_P2P;
 8006892:	2301      	movs	r3, #1
 8006894:	75fb      	strb	r3, [r7, #23]
 8006896:	e005      	b.n	80068a4 <dma_start+0xc4>
		// RAM
		} else {
			return -1;
 8006898:	f04f 33ff 	mov.w	r3, #4294967295
 800689c:	e11c      	b.n	8006ad8 <dma_start+0x2f8>
		}
	// RAM
	} else {
		return -1;
 800689e:	f04f 33ff 	mov.w	r3, #4294967295
 80068a2:	e119      	b.n	8006ad8 <dma_start+0x2f8>
		5. Activate the channel by setting the EN bit in the DMA_CCRx register
	*/
	
	// /
	// 
	if ((trans_ptn == DMA_TRANSFER_PTN_M2M) || (trans_ptn == DMA_TRANSFER_PTN_M2P)) {
 80068a4:	7dfb      	ldrb	r3, [r7, #23]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d002      	beq.n	80068b0 <dma_start+0xd0>
 80068aa:	7dfb      	ldrb	r3, [r7, #23]
 80068ac:	2b02      	cmp	r3, #2
 80068ae:	d116      	bne.n	80068de <dma_start+0xfe>
		// 
		dma->commonn_reg[ch].cmar = send_info->src_addr;
 80068b0:	79fa      	ldrb	r2, [r7, #7]
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	6819      	ldr	r1, [r3, #0]
 80068b6:	6938      	ldr	r0, [r7, #16]
 80068b8:	4613      	mov	r3, r2
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	4413      	add	r3, r2
 80068be:	009b      	lsls	r3, r3, #2
 80068c0:	4403      	add	r3, r0
 80068c2:	3314      	adds	r3, #20
 80068c4:	6019      	str	r1, [r3, #0]
		// 
		dma->commonn_reg[ch].cpar = send_info->dst_addr;
 80068c6:	79fa      	ldrb	r2, [r7, #7]
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	6899      	ldr	r1, [r3, #8]
 80068cc:	6938      	ldr	r0, [r7, #16]
 80068ce:	4613      	mov	r3, r2
 80068d0:	009b      	lsls	r3, r3, #2
 80068d2:	4413      	add	r3, r2
 80068d4:	009b      	lsls	r3, r3, #2
 80068d6:	4403      	add	r3, r0
 80068d8:	3310      	adds	r3, #16
 80068da:	6019      	str	r1, [r3, #0]
 80068dc:	e015      	b.n	800690a <dma_start+0x12a>
	// periferal
	} else {
		// 
		dma->commonn_reg[ch].cpar = send_info->src_addr;
 80068de:	79fa      	ldrb	r2, [r7, #7]
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	6819      	ldr	r1, [r3, #0]
 80068e4:	6938      	ldr	r0, [r7, #16]
 80068e6:	4613      	mov	r3, r2
 80068e8:	009b      	lsls	r3, r3, #2
 80068ea:	4413      	add	r3, r2
 80068ec:	009b      	lsls	r3, r3, #2
 80068ee:	4403      	add	r3, r0
 80068f0:	3310      	adds	r3, #16
 80068f2:	6019      	str	r1, [r3, #0]
		// 
		dma->commonn_reg[ch].cmar = send_info->dst_addr;
 80068f4:	79fa      	ldrb	r2, [r7, #7]
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	6899      	ldr	r1, [r3, #8]
 80068fa:	6938      	ldr	r0, [r7, #16]
 80068fc:	4613      	mov	r3, r2
 80068fe:	009b      	lsls	r3, r3, #2
 8006900:	4413      	add	r3, r2
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	4403      	add	r3, r0
 8006906:	3314      	adds	r3, #20
 8006908:	6019      	str	r1, [r3, #0]
	}
	
	// 
	dma->commonn_reg[ch].cndtr = send_info->transfer_count;
 800690a:	79fa      	ldrb	r2, [r7, #7]
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	6919      	ldr	r1, [r3, #16]
 8006910:	6938      	ldr	r0, [r7, #16]
 8006912:	4613      	mov	r3, r2
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	4413      	add	r3, r2
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	4403      	add	r3, r0
 800691c:	330c      	adds	r3, #12
 800691e:	6019      	str	r1, [r3, #0]
	//                   0x05 0xCC
	//     0x03 0xDD --> 0x06 0x00
	//                   0x07 0xDD
	// 
	// Memory to Memory
	if (trans_ptn == DMA_TRANSFER_PTN_M2M) {
 8006920:	7dfb      	ldrb	r3, [r7, #23]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d10b      	bne.n	800693e <dma_start+0x15e>
		dma->commonn_reg[ch].ccr = _CCR_MEM2MEM | _CCR_DIR;
 8006926:	79fa      	ldrb	r2, [r7, #7]
 8006928:	6939      	ldr	r1, [r7, #16]
 800692a:	4613      	mov	r3, r2
 800692c:	009b      	lsls	r3, r3, #2
 800692e:	4413      	add	r3, r2
 8006930:	009b      	lsls	r3, r3, #2
 8006932:	440b      	add	r3, r1
 8006934:	3308      	adds	r3, #8
 8006936:	f244 0210 	movw	r2, #16400	; 0x4010
 800693a:	601a      	str	r2, [r3, #0]
 800693c:	e016      	b.n	800696c <dma_start+0x18c>
	// Memory to Periferal 
	} else if (trans_ptn == DMA_TRANSFER_PTN_M2P) {
 800693e:	7dfb      	ldrb	r3, [r7, #23]
 8006940:	2b02      	cmp	r3, #2
 8006942:	d113      	bne.n	800696c <dma_start+0x18c>
		dma->commonn_reg[ch].ccr |= _CCR_DIR;
 8006944:	79fa      	ldrb	r2, [r7, #7]
 8006946:	79f9      	ldrb	r1, [r7, #7]
 8006948:	6938      	ldr	r0, [r7, #16]
 800694a:	460b      	mov	r3, r1
 800694c:	009b      	lsls	r3, r3, #2
 800694e:	440b      	add	r3, r1
 8006950:	009b      	lsls	r3, r3, #2
 8006952:	4403      	add	r3, r0
 8006954:	3308      	adds	r3, #8
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f043 0110 	orr.w	r1, r3, #16
 800695c:	6938      	ldr	r0, [r7, #16]
 800695e:	4613      	mov	r3, r2
 8006960:	009b      	lsls	r3, r3, #2
 8006962:	4413      	add	r3, r2
 8006964:	009b      	lsls	r3, r3, #2
 8006966:	4403      	add	r3, r0
 8006968:	3308      	adds	r3, #8
 800696a:	6019      	str	r1, [r3, #0]
	} else {
		;
	}
	// 
	// Memory
	if ((trans_ptn == DMA_TRANSFER_PTN_M2M)||(trans_ptn == DMA_TRANSFER_PTN_M2P)) {
 800696c:	7dfb      	ldrb	r3, [r7, #23]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d002      	beq.n	8006978 <dma_start+0x198>
 8006972:	7dfb      	ldrb	r3, [r7, #23]
 8006974:	2b02      	cmp	r3, #2
 8006976:	d135      	bne.n	80069e4 <dma_start+0x204>
		// 
		
		if (send_info->src_addr_inc) {
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	791b      	ldrb	r3, [r3, #4]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d013      	beq.n	80069a8 <dma_start+0x1c8>
			dma->commonn_reg[ch].ccr |= _CCR_MINC;
 8006980:	79fa      	ldrb	r2, [r7, #7]
 8006982:	79f9      	ldrb	r1, [r7, #7]
 8006984:	6938      	ldr	r0, [r7, #16]
 8006986:	460b      	mov	r3, r1
 8006988:	009b      	lsls	r3, r3, #2
 800698a:	440b      	add	r3, r1
 800698c:	009b      	lsls	r3, r3, #2
 800698e:	4403      	add	r3, r0
 8006990:	3308      	adds	r3, #8
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f043 0180 	orr.w	r1, r3, #128	; 0x80
 8006998:	6938      	ldr	r0, [r7, #16]
 800699a:	4613      	mov	r3, r2
 800699c:	009b      	lsls	r3, r3, #2
 800699e:	4413      	add	r3, r2
 80069a0:	009b      	lsls	r3, r3, #2
 80069a2:	4403      	add	r3, r0
 80069a4:	3308      	adds	r3, #8
 80069a6:	6019      	str	r1, [r3, #0]
		}
		if (send_info->dst_addr_inc) {
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	7b1b      	ldrb	r3, [r3, #12]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d049      	beq.n	8006a44 <dma_start+0x264>
			dma->commonn_reg[ch].ccr |= _CCR_PINC;
 80069b0:	79fa      	ldrb	r2, [r7, #7]
 80069b2:	79f9      	ldrb	r1, [r7, #7]
 80069b4:	6938      	ldr	r0, [r7, #16]
 80069b6:	460b      	mov	r3, r1
 80069b8:	009b      	lsls	r3, r3, #2
 80069ba:	440b      	add	r3, r1
 80069bc:	009b      	lsls	r3, r3, #2
 80069be:	4403      	add	r3, r0
 80069c0:	3308      	adds	r3, #8
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f043 0140 	orr.w	r1, r3, #64	; 0x40
 80069c8:	6938      	ldr	r0, [r7, #16]
 80069ca:	4613      	mov	r3, r2
 80069cc:	009b      	lsls	r3, r3, #2
 80069ce:	4413      	add	r3, r2
 80069d0:	009b      	lsls	r3, r3, #2
 80069d2:	4403      	add	r3, r0
 80069d4:	3308      	adds	r3, #8
 80069d6:	6019      	str	r1, [r3, #0]
		if (send_info->dst_addr_inc) {
 80069d8:	e034      	b.n	8006a44 <dma_start+0x264>
 80069da:	bf00      	nop
 80069dc:	40020000 	.word	0x40020000
 80069e0:	2006f284 	.word	0x2006f284
		}
	// 
	} else {
		if (send_info->src_addr_inc) {
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	791b      	ldrb	r3, [r3, #4]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d013      	beq.n	8006a14 <dma_start+0x234>
			dma->commonn_reg[ch].ccr |= _CCR_PINC;
 80069ec:	79fa      	ldrb	r2, [r7, #7]
 80069ee:	79f9      	ldrb	r1, [r7, #7]
 80069f0:	6938      	ldr	r0, [r7, #16]
 80069f2:	460b      	mov	r3, r1
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	440b      	add	r3, r1
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	4403      	add	r3, r0
 80069fc:	3308      	adds	r3, #8
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f043 0140 	orr.w	r1, r3, #64	; 0x40
 8006a04:	6938      	ldr	r0, [r7, #16]
 8006a06:	4613      	mov	r3, r2
 8006a08:	009b      	lsls	r3, r3, #2
 8006a0a:	4413      	add	r3, r2
 8006a0c:	009b      	lsls	r3, r3, #2
 8006a0e:	4403      	add	r3, r0
 8006a10:	3308      	adds	r3, #8
 8006a12:	6019      	str	r1, [r3, #0]
		}
		if (send_info->dst_addr_inc) {
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	7b1b      	ldrb	r3, [r3, #12]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d013      	beq.n	8006a44 <dma_start+0x264>
			dma->commonn_reg[ch].ccr |= _CCR_MINC;
 8006a1c:	79fa      	ldrb	r2, [r7, #7]
 8006a1e:	79f9      	ldrb	r1, [r7, #7]
 8006a20:	6938      	ldr	r0, [r7, #16]
 8006a22:	460b      	mov	r3, r1
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	440b      	add	r3, r1
 8006a28:	009b      	lsls	r3, r3, #2
 8006a2a:	4403      	add	r3, r0
 8006a2c:	3308      	adds	r3, #8
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f043 0180 	orr.w	r1, r3, #128	; 0x80
 8006a34:	6938      	ldr	r0, [r7, #16]
 8006a36:	4613      	mov	r3, r2
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	4413      	add	r3, r2
 8006a3c:	009b      	lsls	r3, r3, #2
 8006a3e:	4403      	add	r3, r0
 8006a40:	3308      	adds	r3, #8
 8006a42:	6019      	str	r1, [r3, #0]
		}
	}
	// 
	dma->commonn_reg[ch].ccr |= (_CCR_MSIZE(send_info->transfer_unit) | _CCR_PSIZE(send_info->transfer_unit));
 8006a44:	79fa      	ldrb	r2, [r7, #7]
 8006a46:	79f9      	ldrb	r1, [r7, #7]
 8006a48:	6938      	ldr	r0, [r7, #16]
 8006a4a:	460b      	mov	r3, r1
 8006a4c:	009b      	lsls	r3, r3, #2
 8006a4e:	440b      	add	r3, r1
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	4403      	add	r3, r0
 8006a54:	3308      	adds	r3, #8
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	6839      	ldr	r1, [r7, #0]
 8006a5a:	7b49      	ldrb	r1, [r1, #13]
 8006a5c:	0289      	lsls	r1, r1, #10
 8006a5e:	f401 6040 	and.w	r0, r1, #3072	; 0xc00
 8006a62:	6839      	ldr	r1, [r7, #0]
 8006a64:	7b49      	ldrb	r1, [r1, #13]
 8006a66:	0209      	lsls	r1, r1, #8
 8006a68:	f401 7140 	and.w	r1, r1, #768	; 0x300
 8006a6c:	4301      	orrs	r1, r0
 8006a6e:	4319      	orrs	r1, r3
 8006a70:	6938      	ldr	r0, [r7, #16]
 8006a72:	4613      	mov	r3, r2
 8006a74:	009b      	lsls	r3, r3, #2
 8006a76:	4413      	add	r3, r2
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	4403      	add	r3, r0
 8006a7c:	3308      	adds	r3, #8
 8006a7e:	6019      	str	r1, [r3, #0]
	// ()
	dma->commonn_reg[ch].ccr |= (_CCR_TEIE | _CCR_TCIE);
 8006a80:	79fa      	ldrb	r2, [r7, #7]
 8006a82:	79f9      	ldrb	r1, [r7, #7]
 8006a84:	6938      	ldr	r0, [r7, #16]
 8006a86:	460b      	mov	r3, r1
 8006a88:	009b      	lsls	r3, r3, #2
 8006a8a:	440b      	add	r3, r1
 8006a8c:	009b      	lsls	r3, r3, #2
 8006a8e:	4403      	add	r3, r0
 8006a90:	3308      	adds	r3, #8
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f043 010a 	orr.w	r1, r3, #10
 8006a98:	6938      	ldr	r0, [r7, #16]
 8006a9a:	4613      	mov	r3, r2
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	4413      	add	r3, r2
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	4403      	add	r3, r0
 8006aa4:	3308      	adds	r3, #8
 8006aa6:	6019      	str	r1, [r3, #0]
	// 
	dma->commonn_reg[ch].ccr |= _CCR_EN;
 8006aa8:	79fa      	ldrb	r2, [r7, #7]
 8006aaa:	79f9      	ldrb	r1, [r7, #7]
 8006aac:	6938      	ldr	r0, [r7, #16]
 8006aae:	460b      	mov	r3, r1
 8006ab0:	009b      	lsls	r3, r3, #2
 8006ab2:	440b      	add	r3, r1
 8006ab4:	009b      	lsls	r3, r3, #2
 8006ab6:	4403      	add	r3, r0
 8006ab8:	3308      	adds	r3, #8
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f043 0101 	orr.w	r1, r3, #1
 8006ac0:	6938      	ldr	r0, [r7, #16]
 8006ac2:	4613      	mov	r3, r2
 8006ac4:	009b      	lsls	r3, r3, #2
 8006ac6:	4413      	add	r3, r2
 8006ac8:	009b      	lsls	r3, r3, #2
 8006aca:	4403      	add	r3, r0
 8006acc:	3308      	adds	r3, #8
 8006ace:	6019      	str	r1, [r3, #0]
	
	// 
	this->status = ST_RUN;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	2203      	movs	r2, #3
 8006ad4:	601a      	str	r2, [r3, #0]
	
	return 0;
 8006ad6:	2300      	movs	r3, #0
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3718      	adds	r7, #24
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <dma_stop>:

// DMA
int32_t dma_stop(DMA_CH ch) 
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b087      	sub	sp, #28
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_dma *dma = (struct stm32l4_dma*)DMA1_BASE_ADDR;
 8006aea:	4b25      	ldr	r3, [pc, #148]	; (8006b80 <dma_stop+0xa0>)
 8006aec:	617b      	str	r3, [r7, #20]
	DMA_CTL *this;
	uint32_t err_bit_pos = ((ch * 4) + 3);
 8006aee:	79fb      	ldrb	r3, [r7, #7]
 8006af0:	009b      	lsls	r3, r3, #2
 8006af2:	3303      	adds	r3, #3
 8006af4:	613b      	str	r3, [r7, #16]
	
	// 
	if (ch >= DMA_CH_MAX) {
 8006af6:	79fb      	ldrb	r3, [r7, #7]
 8006af8:	2b06      	cmp	r3, #6
 8006afa:	d902      	bls.n	8006b02 <dma_stop+0x22>
		return -1;
 8006afc:	f04f 33ff 	mov.w	r3, #4294967295
 8006b00:	e038      	b.n	8006b74 <dma_stop+0x94>
	}
	
	// 
	this = get_myself(ch);
 8006b02:	79fa      	ldrb	r2, [r7, #7]
 8006b04:	4613      	mov	r3, r2
 8006b06:	005b      	lsls	r3, r3, #1
 8006b08:	4413      	add	r3, r2
 8006b0a:	009b      	lsls	r3, r3, #2
 8006b0c:	4a1d      	ldr	r2, [pc, #116]	; (8006b84 <dma_stop+0xa4>)
 8006b0e:	4413      	add	r3, r2
 8006b10:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_RUN) {
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	2b03      	cmp	r3, #3
 8006b18:	d002      	beq.n	8006b20 <dma_stop+0x40>
		return -1;
 8006b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8006b1e:	e029      	b.n	8006b74 <dma_stop+0x94>
	}
	// 
	// (*) DMA
	if (dma->isr & (1UL << err_bit_pos)) {
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	fa22 f303 	lsr.w	r3, r2, r3
 8006b2a:	f003 0301 	and.w	r3, r3, #1
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d008      	beq.n	8006b44 <dma_stop+0x64>
		// 
		dma->ifcr |= (1UL << ch);
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	685a      	ldr	r2, [r3, #4]
 8006b36:	79fb      	ldrb	r3, [r7, #7]
 8006b38:	2101      	movs	r1, #1
 8006b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8006b3e:	431a      	orrs	r2, r3
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	605a      	str	r2, [r3, #4]
	}
	dma->commonn_reg[ch].ccr &= ~_CCR_EN;
 8006b44:	79fa      	ldrb	r2, [r7, #7]
 8006b46:	79f9      	ldrb	r1, [r7, #7]
 8006b48:	6978      	ldr	r0, [r7, #20]
 8006b4a:	460b      	mov	r3, r1
 8006b4c:	009b      	lsls	r3, r3, #2
 8006b4e:	440b      	add	r3, r1
 8006b50:	009b      	lsls	r3, r3, #2
 8006b52:	4403      	add	r3, r0
 8006b54:	3308      	adds	r3, #8
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f023 0101 	bic.w	r1, r3, #1
 8006b5c:	6978      	ldr	r0, [r7, #20]
 8006b5e:	4613      	mov	r3, r2
 8006b60:	009b      	lsls	r3, r3, #2
 8006b62:	4413      	add	r3, r2
 8006b64:	009b      	lsls	r3, r3, #2
 8006b66:	4403      	add	r3, r0
 8006b68:	3308      	adds	r3, #8
 8006b6a:	6019      	str	r1, [r3, #0]
	
	// 
	this->status = ST_OPENED;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2202      	movs	r2, #2
 8006b70:	601a      	str	r2, [r3, #0]
	
	return 0;
 8006b72:	2300      	movs	r3, #0
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	371c      	adds	r7, #28
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr
 8006b80:	40020000 	.word	0x40020000
 8006b84:	2006f284 	.word	0x2006f284

08006b88 <Error_Handler>:
};

// 
// I2C
static void Error_Handler(void)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	af00      	add	r7, sp, #0
	while(1) {} ;
 8006b8c:	e7fe      	b.n	8006b8c <Error_Handler+0x4>
	...

08006b90 <I2C1_EV_IRQHandler>:
}

// 
static void I2C1_EV_IRQHandler(void)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b082      	sub	sp, #8
 8006b94:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 8006b96:	4b07      	ldr	r3, [pc, #28]	; (8006bb4 <I2C1_EV_IRQHandler+0x24>)
 8006b98:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	3304      	adds	r3, #4
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d004      	beq.n	8006bac <I2C1_EV_IRQHandler+0x1c>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	3304      	adds	r3, #4
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f7f9 fffe 	bl	8000ba8 <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 8006bac:	bf00      	nop
 8006bae:	3708      	adds	r7, #8
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}
 8006bb4:	2006f2d8 	.word	0x2006f2d8

08006bb8 <I2C1_ER_IRQHandler>:

static void I2C1_ER_IRQHandler(void)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b082      	sub	sp, #8
 8006bbc:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 8006bbe:	4b07      	ldr	r3, [pc, #28]	; (8006bdc <I2C1_ER_IRQHandler+0x24>)
 8006bc0:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	3304      	adds	r3, #4
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d004      	beq.n	8006bd4 <I2C1_ER_IRQHandler+0x1c>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	3304      	adds	r3, #4
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f7fa f804 	bl	8000bdc <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 8006bd4:	bf00      	nop
 8006bd6:	3708      	adds	r7, #8
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}
 8006bdc:	2006f2d8 	.word	0x2006f2d8

08006be0 <I2C2_EV_IRQHandler>:

static void I2C2_EV_IRQHandler(void)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b082      	sub	sp, #8
 8006be4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 8006be6:	4b07      	ldr	r3, [pc, #28]	; (8006c04 <I2C2_EV_IRQHandler+0x24>)
 8006be8:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	3304      	adds	r3, #4
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d004      	beq.n	8006bfc <I2C2_EV_IRQHandler+0x1c>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	3304      	adds	r3, #4
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f7f9 ffd6 	bl	8000ba8 <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 8006bfc:	bf00      	nop
 8006bfe:	3708      	adds	r7, #8
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}
 8006c04:	2006f36c 	.word	0x2006f36c

08006c08 <I2C2_ER_IRQHandler>:

static void I2C2_ER_IRQHandler(void)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b082      	sub	sp, #8
 8006c0c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 8006c0e:	4b07      	ldr	r3, [pc, #28]	; (8006c2c <I2C2_ER_IRQHandler+0x24>)
 8006c10:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	3304      	adds	r3, #4
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d004      	beq.n	8006c24 <I2C2_ER_IRQHandler+0x1c>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	3304      	adds	r3, #4
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f7f9 ffdc 	bl	8000bdc <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 8006c24:	bf00      	nop
 8006c26:	3708      	adds	r7, #8
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bd80      	pop	{r7, pc}
 8006c2c:	2006f36c 	.word	0x2006f36c

08006c30 <HAL_I2C_MasterTxCpltCallback>:

// 
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b084      	sub	sp, #16
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
	I2C_CTL *this;
	uint32_t ch;
	
	// CH
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8006c38:	2300      	movs	r3, #0
 8006c3a:	60bb      	str	r3, [r7, #8]
 8006c3c:	e015      	b.n	8006c6a <HAL_I2C_MasterTxCpltCallback+0x3a>
		// 
		this = get_myself(ch);
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	2294      	movs	r2, #148	; 0x94
 8006c42:	fb02 f303 	mul.w	r3, r2, r3
 8006c46:	4a18      	ldr	r2, [pc, #96]	; (8006ca8 <HAL_I2C_MasterTxCpltCallback+0x78>)
 8006c48:	4413      	add	r3, r2
 8006c4a:	60fb      	str	r3, [r7, #12]
		if (hi2c->Instance == i2c_cfg_tbl[ch].instance) {
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6819      	ldr	r1, [r3, #0]
 8006c50:	4816      	ldr	r0, [pc, #88]	; (8006cac <HAL_I2C_MasterTxCpltCallback+0x7c>)
 8006c52:	68ba      	ldr	r2, [r7, #8]
 8006c54:	4613      	mov	r3, r2
 8006c56:	00db      	lsls	r3, r3, #3
 8006c58:	1a9b      	subs	r3, r3, r2
 8006c5a:	009b      	lsls	r3, r3, #2
 8006c5c:	4403      	add	r3, r0
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4299      	cmp	r1, r3
 8006c62:	d006      	beq.n	8006c72 <HAL_I2C_MasterTxCpltCallback+0x42>
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	3301      	adds	r3, #1
 8006c68:	60bb      	str	r3, [r7, #8]
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	d9e6      	bls.n	8006c3e <HAL_I2C_MasterTxCpltCallback+0xe>
 8006c70:	e000      	b.n	8006c74 <HAL_I2C_MasterTxCpltCallback+0x44>
			break;
 8006c72:	bf00      	nop
		}
	}
	
	// 
	if (ch >= I2C_CH_MAX) {
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	2b01      	cmp	r3, #1
 8006c78:	d900      	bls.n	8006c7c <HAL_I2C_MasterTxCpltCallback+0x4c>
		while(1){};
 8006c7a:	e7fe      	b.n	8006c7a <HAL_I2C_MasterTxCpltCallback+0x4a>
	}
	
	// 
	this->state = ST_OPEND;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	2202      	movs	r2, #2
 8006c80:	601a      	str	r2, [r3, #0]
	
	// 
	if (this->snd_callback) {
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d009      	beq.n	8006ca0 <HAL_I2C_MasterTxCpltCallback+0x70>
		this->snd_callback(ch, 0, this->callback_vp);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c92:	68ba      	ldr	r2, [r7, #8]
 8006c94:	b2d0      	uxtb	r0, r2
 8006c96:	68fa      	ldr	r2, [r7, #12]
 8006c98:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8006c9c:	2100      	movs	r1, #0
 8006c9e:	4798      	blx	r3
	}
}
 8006ca0:	bf00      	nop
 8006ca2:	3710      	adds	r7, #16
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}
 8006ca8:	2006f2d8 	.word	0x2006f2d8
 8006cac:	0800ab20 	.word	0x0800ab20

08006cb0 <HAL_I2C_MasterRxCpltCallback>:

// 
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006cb0:	b590      	push	{r4, r7, lr}
 8006cb2:	b087      	sub	sp, #28
 8006cb4:	af02      	add	r7, sp, #8
 8006cb6:	6078      	str	r0, [r7, #4]
	I2C_CTL *this;
	uint32_t ch;
	
	// CH
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8006cb8:	2300      	movs	r3, #0
 8006cba:	60bb      	str	r3, [r7, #8]
 8006cbc:	e015      	b.n	8006cea <HAL_I2C_MasterRxCpltCallback+0x3a>
		// 
		this = get_myself(ch);
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	2294      	movs	r2, #148	; 0x94
 8006cc2:	fb02 f303 	mul.w	r3, r2, r3
 8006cc6:	4a1c      	ldr	r2, [pc, #112]	; (8006d38 <HAL_I2C_MasterRxCpltCallback+0x88>)
 8006cc8:	4413      	add	r3, r2
 8006cca:	60fb      	str	r3, [r7, #12]
		if (hi2c->Instance == i2c_cfg_tbl[ch].instance) {
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6819      	ldr	r1, [r3, #0]
 8006cd0:	481a      	ldr	r0, [pc, #104]	; (8006d3c <HAL_I2C_MasterRxCpltCallback+0x8c>)
 8006cd2:	68ba      	ldr	r2, [r7, #8]
 8006cd4:	4613      	mov	r3, r2
 8006cd6:	00db      	lsls	r3, r3, #3
 8006cd8:	1a9b      	subs	r3, r3, r2
 8006cda:	009b      	lsls	r3, r3, #2
 8006cdc:	4403      	add	r3, r0
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4299      	cmp	r1, r3
 8006ce2:	d006      	beq.n	8006cf2 <HAL_I2C_MasterRxCpltCallback+0x42>
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	3301      	adds	r3, #1
 8006ce8:	60bb      	str	r3, [r7, #8]
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	d9e6      	bls.n	8006cbe <HAL_I2C_MasterRxCpltCallback+0xe>
 8006cf0:	e000      	b.n	8006cf4 <HAL_I2C_MasterRxCpltCallback+0x44>
			break;
 8006cf2:	bf00      	nop
		}
	}
	
	// 
	if (ch >= I2C_CH_MAX) {
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	2b01      	cmp	r3, #1
 8006cf8:	d900      	bls.n	8006cfc <HAL_I2C_MasterRxCpltCallback+0x4c>
		while(1){};
 8006cfa:	e7fe      	b.n	8006cfa <HAL_I2C_MasterRxCpltCallback+0x4a>
	}
	
	// 
	this->state = ST_OPEND;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2202      	movs	r2, #2
 8006d00:	601a      	str	r2, [r3, #0]
	
	// 
	if (this->rcv_callback) {
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d011      	beq.n	8006d30 <HAL_I2C_MasterRxCpltCallback+0x80>
		this->rcv_callback(ch, 0, this->hi2c1.pBuffPtr, this->hi2c1.XferCount, this->callback_vp);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	b2d8      	uxtb	r0, r3
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	4619      	mov	r1, r3
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d28:	9300      	str	r3, [sp, #0]
 8006d2a:	460b      	mov	r3, r1
 8006d2c:	2100      	movs	r1, #0
 8006d2e:	47a0      	blx	r4
	}
}
 8006d30:	bf00      	nop
 8006d32:	3714      	adds	r7, #20
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd90      	pop	{r4, r7, pc}
 8006d38:	2006f2d8 	.word	0x2006f2d8
 8006d3c:	0800ab20 	.word	0x0800ab20

08006d40 <HAL_I2C_ErrorCallback>:

// 
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006d40:	b590      	push	{r4, r7, lr}
 8006d42:	b087      	sub	sp, #28
 8006d44:	af02      	add	r7, sp, #8
 8006d46:	6078      	str	r0, [r7, #4]
	I2C_CTL *this;
	uint32_t ch;
	
	// CH
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8006d48:	2300      	movs	r3, #0
 8006d4a:	60bb      	str	r3, [r7, #8]
 8006d4c:	e015      	b.n	8006d7a <HAL_I2C_ErrorCallback+0x3a>
		// 
		this = get_myself(ch);
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	2294      	movs	r2, #148	; 0x94
 8006d52:	fb02 f303 	mul.w	r3, r2, r3
 8006d56:	4a29      	ldr	r2, [pc, #164]	; (8006dfc <HAL_I2C_ErrorCallback+0xbc>)
 8006d58:	4413      	add	r3, r2
 8006d5a:	60fb      	str	r3, [r7, #12]
		if (hi2c->Instance == i2c_cfg_tbl[ch].instance) {
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6819      	ldr	r1, [r3, #0]
 8006d60:	4827      	ldr	r0, [pc, #156]	; (8006e00 <HAL_I2C_ErrorCallback+0xc0>)
 8006d62:	68ba      	ldr	r2, [r7, #8]
 8006d64:	4613      	mov	r3, r2
 8006d66:	00db      	lsls	r3, r3, #3
 8006d68:	1a9b      	subs	r3, r3, r2
 8006d6a:	009b      	lsls	r3, r3, #2
 8006d6c:	4403      	add	r3, r0
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4299      	cmp	r1, r3
 8006d72:	d006      	beq.n	8006d82 <HAL_I2C_ErrorCallback+0x42>
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	3301      	adds	r3, #1
 8006d78:	60bb      	str	r3, [r7, #8]
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d9e6      	bls.n	8006d4e <HAL_I2C_ErrorCallback+0xe>
 8006d80:	e000      	b.n	8006d84 <HAL_I2C_ErrorCallback+0x44>
			break;
 8006d82:	bf00      	nop
		}
	}
	
	// 
	if (ch >= I2C_CH_MAX) {
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d900      	bls.n	8006d8c <HAL_I2C_ErrorCallback+0x4c>
		while(1){};
 8006d8a:	e7fe      	b.n	8006d8a <HAL_I2C_ErrorCallback+0x4a>
	}
	
	// 
	if (this->state == ST_SENDING) {	
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2b04      	cmp	r3, #4
 8006d92:	d113      	bne.n	8006dbc <HAL_I2C_ErrorCallback+0x7c>
		// 
		this->state = ST_OPEND;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2202      	movs	r2, #2
 8006d98:	601a      	str	r2, [r3, #0]
		// 
		if (this->snd_callback) {
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d026      	beq.n	8006df2 <HAL_I2C_ErrorCallback+0xb2>
			this->snd_callback(ch, -1, this->callback_vp);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006daa:	68ba      	ldr	r2, [r7, #8]
 8006dac:	b2d0      	uxtb	r0, r2
 8006dae:	68fa      	ldr	r2, [r7, #12]
 8006db0:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8006db4:	f04f 31ff 	mov.w	r1, #4294967295
 8006db8:	4798      	blx	r3
		// 
		if (this->rcv_callback) {
			this->rcv_callback(ch, -1, this->hi2c1.pBuffPtr, this->hi2c1.XferCount, this->callback_vp);
		}
	}
}
 8006dba:	e01a      	b.n	8006df2 <HAL_I2C_ErrorCallback+0xb2>
		this->state = ST_OPEND;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2202      	movs	r2, #2
 8006dc0:	601a      	str	r2, [r3, #0]
		if (this->rcv_callback) {
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d012      	beq.n	8006df2 <HAL_I2C_ErrorCallback+0xb2>
			this->rcv_callback(ch, -1, this->hi2c1.pBuffPtr, this->hi2c1.XferCount, this->callback_vp);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	b2d8      	uxtb	r0, r3
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	4619      	mov	r1, r3
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006de8:	9300      	str	r3, [sp, #0]
 8006dea:	460b      	mov	r3, r1
 8006dec:	f04f 31ff 	mov.w	r1, #4294967295
 8006df0:	47a0      	blx	r4
}
 8006df2:	bf00      	nop
 8006df4:	3714      	adds	r7, #20
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd90      	pop	{r4, r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	2006f2d8 	.word	0x2006f2d8
 8006e00:	0800ab20 	.word	0x0800ab20

08006e04 <i2c_wrapper_init>:

// 
// I2C
void i2c_wrapper_init(void)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b082      	sub	sp, #8
 8006e08:	af00      	add	r7, sp, #0
	I2C_CTL *this;
	uint32_t ch;
	
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	607b      	str	r3, [r7, #4]
 8006e0e:	e03d      	b.n	8006e8c <i2c_wrapper_init+0x88>
		// 
		this = get_myself(ch);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2294      	movs	r2, #148	; 0x94
 8006e14:	fb02 f303 	mul.w	r3, r2, r3
 8006e18:	4a20      	ldr	r2, [pc, #128]	; (8006e9c <i2c_wrapper_init+0x98>)
 8006e1a:	4413      	add	r3, r2
 8006e1c:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(I2C_CTL));
 8006e1e:	2294      	movs	r2, #148	; 0x94
 8006e20:	2100      	movs	r1, #0
 8006e22:	6838      	ldr	r0, [r7, #0]
 8006e24:	f003 f8bc 	bl	8009fa0 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8006e28:	491d      	ldr	r1, [pc, #116]	; (8006ea0 <i2c_wrapper_init+0x9c>)
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	4613      	mov	r3, r2
 8006e2e:	00db      	lsls	r3, r3, #3
 8006e30:	1a9b      	subs	r3, r3, r2
 8006e32:	009b      	lsls	r3, r3, #2
 8006e34:	440b      	add	r3, r1
 8006e36:	330c      	adds	r3, #12
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	b218      	sxth	r0, r3
 8006e3c:	4918      	ldr	r1, [pc, #96]	; (8006ea0 <i2c_wrapper_init+0x9c>)
 8006e3e:	687a      	ldr	r2, [r7, #4]
 8006e40:	4613      	mov	r3, r2
 8006e42:	00db      	lsls	r3, r3, #3
 8006e44:	1a9b      	subs	r3, r3, r2
 8006e46:	009b      	lsls	r3, r3, #2
 8006e48:	440b      	add	r3, r1
 8006e4a:	3308      	adds	r3, #8
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4619      	mov	r1, r3
 8006e50:	f002 fed7 	bl	8009c02 <kz_setintr>
		kz_setintr(get_err_vec_no(ch), get_err_handler(ch));
 8006e54:	4912      	ldr	r1, [pc, #72]	; (8006ea0 <i2c_wrapper_init+0x9c>)
 8006e56:	687a      	ldr	r2, [r7, #4]
 8006e58:	4613      	mov	r3, r2
 8006e5a:	00db      	lsls	r3, r3, #3
 8006e5c:	1a9b      	subs	r3, r3, r2
 8006e5e:	009b      	lsls	r3, r3, #2
 8006e60:	440b      	add	r3, r1
 8006e62:	3318      	adds	r3, #24
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	b218      	sxth	r0, r3
 8006e68:	490d      	ldr	r1, [pc, #52]	; (8006ea0 <i2c_wrapper_init+0x9c>)
 8006e6a:	687a      	ldr	r2, [r7, #4]
 8006e6c:	4613      	mov	r3, r2
 8006e6e:	00db      	lsls	r3, r3, #3
 8006e70:	1a9b      	subs	r3, r3, r2
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	440b      	add	r3, r1
 8006e76:	3314      	adds	r3, #20
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4619      	mov	r1, r3
 8006e7c:	f002 fec1 	bl	8009c02 <kz_setintr>
		// 
		this->state = ST_INITIALIZED;
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	2201      	movs	r2, #1
 8006e84:	601a      	str	r2, [r3, #0]
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	3301      	adds	r3, #1
 8006e8a:	607b      	str	r3, [r7, #4]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2b01      	cmp	r3, #1
 8006e90:	d9be      	bls.n	8006e10 <i2c_wrapper_init+0xc>
	}
}
 8006e92:	bf00      	nop
 8006e94:	3708      	adds	r7, #8
 8006e96:	46bd      	mov	sp, r7
 8006e98:	bd80      	pop	{r7, pc}
 8006e9a:	bf00      	nop
 8006e9c:	2006f2d8 	.word	0x2006f2d8
 8006ea0:	0800ab20 	.word	0x0800ab20

08006ea4 <i2c_wrapper_open>:

// I2C
int32_t i2c_wrapper_open(I2C_CH ch, I2C_OPEN *open_par, I2C_WRAPPER_SND_CALLBACK snd_callback, I2C_WRAPPER_RCV_CALLBACK rcv_callback, void* callback_vp)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b086      	sub	sp, #24
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	60b9      	str	r1, [r7, #8]
 8006eac:	607a      	str	r2, [r7, #4]
 8006eae:	603b      	str	r3, [r7, #0]
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	73fb      	strb	r3, [r7, #15]
	I2C_CTL *this;
	
	// 
	if (ch >= I2C_CH_MAX) {
 8006eb4:	7bfb      	ldrb	r3, [r7, #15]
 8006eb6:	2b01      	cmp	r3, #1
 8006eb8:	d902      	bls.n	8006ec0 <i2c_wrapper_open+0x1c>
		return -1;
 8006eba:	f04f 33ff 	mov.w	r3, #4294967295
 8006ebe:	e0a3      	b.n	8007008 <i2c_wrapper_open+0x164>
	}
	
	// 
	this = get_myself(ch);
 8006ec0:	7bfb      	ldrb	r3, [r7, #15]
 8006ec2:	2294      	movs	r2, #148	; 0x94
 8006ec4:	fb02 f303 	mul.w	r3, r2, r3
 8006ec8:	4a51      	ldr	r2, [pc, #324]	; (8007010 <i2c_wrapper_open+0x16c>)
 8006eca:	4413      	add	r3, r2
 8006ecc:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->state != ST_INITIALIZED) {
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	2b01      	cmp	r3, #1
 8006ed4:	d002      	beq.n	8006edc <i2c_wrapper_open+0x38>
		return -1;
 8006ed6:	f04f 33ff 	mov.w	r3, #4294967295
 8006eda:	e095      	b.n	8007008 <i2c_wrapper_open+0x164>
	}
	
	// 
	if (open_par->bps >= I2C_CH_MAX) {
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	781b      	ldrb	r3, [r3, #0]
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d902      	bls.n	8006eea <i2c_wrapper_open+0x46>
		return -1;
 8006ee4:	f04f 33ff 	mov.w	r3, #4294967295
 8006ee8:	e08e      	b.n	8007008 <i2c_wrapper_open+0x164>
	}
	
	// 
	this->hi2c1.Instance = get_instance(ch);
 8006eea:	7bfa      	ldrb	r2, [r7, #15]
 8006eec:	4949      	ldr	r1, [pc, #292]	; (8007014 <i2c_wrapper_open+0x170>)
 8006eee:	4613      	mov	r3, r2
 8006ef0:	00db      	lsls	r3, r3, #3
 8006ef2:	1a9b      	subs	r3, r3, r2
 8006ef4:	009b      	lsls	r3, r3, #2
 8006ef6:	440b      	add	r3, r1
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	605a      	str	r2, [r3, #4]
	this->hi2c1.Init.Timing = i2c_bps_conv_tbl[open_par->bps];
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	781b      	ldrb	r3, [r3, #0]
 8006f02:	461a      	mov	r2, r3
 8006f04:	4b44      	ldr	r3, [pc, #272]	; (8007018 <i2c_wrapper_open+0x174>)
 8006f06:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	609a      	str	r2, [r3, #8]
	this->hi2c1.Init.OwnAddress1 = 0;
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	2200      	movs	r2, #0
 8006f12:	60da      	str	r2, [r3, #12]
	this->hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	2201      	movs	r2, #1
 8006f18:	611a      	str	r2, [r3, #16]
	this->hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	615a      	str	r2, [r3, #20]
	this->hi2c1.Init.OwnAddress2 = 0;
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	2200      	movs	r2, #0
 8006f24:	619a      	str	r2, [r3, #24]
	this->hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	61da      	str	r2, [r3, #28]
	this->hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	621a      	str	r2, [r3, #32]
	this->hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	2200      	movs	r2, #0
 8006f36:	625a      	str	r2, [r3, #36]	; 0x24
	
	// I2C
	if (HAL_I2C_Init(&(this->hi2c1)) != HAL_OK)
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	3304      	adds	r3, #4
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f7f9 fc7f 	bl	8000840 <HAL_I2C_Init>
 8006f42:	4603      	mov	r3, r0
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d001      	beq.n	8006f4c <i2c_wrapper_open+0xa8>
	{
		Error_Handler();
 8006f48:	f7ff fe1e 	bl	8006b88 <Error_Handler>
	}
	/** Configure Analogue filter
	*/
	if (HAL_I2CEx_ConfigAnalogFilter(&(this->hi2c1), I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	3304      	adds	r3, #4
 8006f50:	2100      	movs	r1, #0
 8006f52:	4618      	mov	r0, r3
 8006f54:	f7fb f84a 	bl	8001fec <HAL_I2CEx_ConfigAnalogFilter>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d001      	beq.n	8006f62 <i2c_wrapper_open+0xbe>
	{
		Error_Handler();
 8006f5e:	f7ff fe13 	bl	8006b88 <Error_Handler>
	}

	/** Configure Digital filter
	*/
	if (HAL_I2CEx_ConfigDigitalFilter(&(this->hi2c1), 0) != HAL_OK)
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	3304      	adds	r3, #4
 8006f66:	2100      	movs	r1, #0
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f7fb f88a 	bl	8002082 <HAL_I2CEx_ConfigDigitalFilter>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d001      	beq.n	8006f78 <i2c_wrapper_open+0xd4>
	{
		Error_Handler();
 8006f74:	f7ff fe08 	bl	8006b88 <Error_Handler>
	}
	
	// 
	this->snd_callback = snd_callback;
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	687a      	ldr	r2, [r7, #4]
 8006f7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	this->rcv_callback = rcv_callback;
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	683a      	ldr	r2, [r7, #0]
 8006f84:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	this->callback_vp = callback_vp;
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	6a3a      	ldr	r2, [r7, #32]
 8006f8c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	
	// 
	HAL_NVIC_SetPriority(get_irq_type(ch), INTERRPUT_PRIORITY_5, 0);
 8006f90:	7bfa      	ldrb	r2, [r7, #15]
 8006f92:	4920      	ldr	r1, [pc, #128]	; (8007014 <i2c_wrapper_open+0x170>)
 8006f94:	4613      	mov	r3, r2
 8006f96:	00db      	lsls	r3, r3, #3
 8006f98:	1a9b      	subs	r3, r3, r2
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	440b      	add	r3, r1
 8006f9e:	3304      	adds	r3, #4
 8006fa0:	f993 3000 	ldrsb.w	r3, [r3]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	2105      	movs	r1, #5
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f7f9 f9e2 	bl	8000372 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_irq_type(ch));
 8006fae:	7bfa      	ldrb	r2, [r7, #15]
 8006fb0:	4918      	ldr	r1, [pc, #96]	; (8007014 <i2c_wrapper_open+0x170>)
 8006fb2:	4613      	mov	r3, r2
 8006fb4:	00db      	lsls	r3, r3, #3
 8006fb6:	1a9b      	subs	r3, r3, r2
 8006fb8:	009b      	lsls	r3, r3, #2
 8006fba:	440b      	add	r3, r1
 8006fbc:	3304      	adds	r3, #4
 8006fbe:	f993 3000 	ldrsb.w	r3, [r3]
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f7f9 f9f1 	bl	80003aa <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(get_err_irq_type(ch), INTERRPUT_PRIORITY_5, 0);
 8006fc8:	7bfa      	ldrb	r2, [r7, #15]
 8006fca:	4912      	ldr	r1, [pc, #72]	; (8007014 <i2c_wrapper_open+0x170>)
 8006fcc:	4613      	mov	r3, r2
 8006fce:	00db      	lsls	r3, r3, #3
 8006fd0:	1a9b      	subs	r3, r3, r2
 8006fd2:	009b      	lsls	r3, r3, #2
 8006fd4:	440b      	add	r3, r1
 8006fd6:	3310      	adds	r3, #16
 8006fd8:	f993 3000 	ldrsb.w	r3, [r3]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	2105      	movs	r1, #5
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f7f9 f9c6 	bl	8000372 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_err_irq_type(ch));
 8006fe6:	7bfa      	ldrb	r2, [r7, #15]
 8006fe8:	490a      	ldr	r1, [pc, #40]	; (8007014 <i2c_wrapper_open+0x170>)
 8006fea:	4613      	mov	r3, r2
 8006fec:	00db      	lsls	r3, r3, #3
 8006fee:	1a9b      	subs	r3, r3, r2
 8006ff0:	009b      	lsls	r3, r3, #2
 8006ff2:	440b      	add	r3, r1
 8006ff4:	3310      	adds	r3, #16
 8006ff6:	f993 3000 	ldrsb.w	r3, [r3]
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	f7f9 f9d5 	bl	80003aa <HAL_NVIC_EnableIRQ>
	
	// 
	this->state = ST_OPEND;
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	2202      	movs	r2, #2
 8007004:	601a      	str	r2, [r3, #0]

	return 0;
 8007006:	2300      	movs	r3, #0
}
 8007008:	4618      	mov	r0, r3
 800700a:	3718      	adds	r7, #24
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}
 8007010:	2006f2d8 	.word	0x2006f2d8
 8007014:	0800ab20 	.word	0x0800ab20
 8007018:	0800ab58 	.word	0x0800ab58

0800701c <i2c_wrapper_send>:

// I2C
int32_t i2c_wrapper_send(I2C_CH ch, uint8_t slave_addr, uint8_t *data, uint32_t size) 
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b086      	sub	sp, #24
 8007020:	af00      	add	r7, sp, #0
 8007022:	60ba      	str	r2, [r7, #8]
 8007024:	607b      	str	r3, [r7, #4]
 8007026:	4603      	mov	r3, r0
 8007028:	73fb      	strb	r3, [r7, #15]
 800702a:	460b      	mov	r3, r1
 800702c:	73bb      	strb	r3, [r7, #14]
	I2C_CTL *this;
	
	// 
	if (ch >= I2C_CH_MAX) {
 800702e:	7bfb      	ldrb	r3, [r7, #15]
 8007030:	2b01      	cmp	r3, #1
 8007032:	d902      	bls.n	800703a <i2c_wrapper_send+0x1e>
		return -1;
 8007034:	f04f 33ff 	mov.w	r3, #4294967295
 8007038:	e030      	b.n	800709c <i2c_wrapper_send+0x80>
	}
	
	// NULL
	if (data == NULL) {
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d102      	bne.n	8007046 <i2c_wrapper_send+0x2a>
		return -1;
 8007040:	f04f 33ff 	mov.w	r3, #4294967295
 8007044:	e02a      	b.n	800709c <i2c_wrapper_send+0x80>
	}
	
	// 
	this = get_myself(ch);
 8007046:	7bfb      	ldrb	r3, [r7, #15]
 8007048:	2294      	movs	r2, #148	; 0x94
 800704a:	fb02 f303 	mul.w	r3, r2, r3
 800704e:	4a15      	ldr	r2, [pc, #84]	; (80070a4 <i2c_wrapper_send+0x88>)
 8007050:	4413      	add	r3, r2
 8007052:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->state != ST_OPEND) {
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	2b02      	cmp	r3, #2
 800705a:	d002      	beq.n	8007062 <i2c_wrapper_send+0x46>
		return -1;
 800705c:	f04f 33ff 	mov.w	r3, #4294967295
 8007060:	e01c      	b.n	800709c <i2c_wrapper_send+0x80>
	}
	
	// 
	this->state = ST_SENDING;
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	2204      	movs	r2, #4
 8007066:	601a      	str	r2, [r3, #0]
	
	// (sample)
	while(HAL_I2C_Master_Transmit_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 8007068:	e009      	b.n	800707e <i2c_wrapper_send+0x62>
		/* Error_Handler() function is called when Timout error occurs.
		 When Acknowledge failure ocucurs (Slave don't acknowledge it's address)
		 Master restarts communication */
		if (HAL_I2C_GetError(&(this->hi2c1)) != HAL_I2C_ERROR_AF) {
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	3304      	adds	r3, #4
 800706e:	4618      	mov	r0, r3
 8007070:	f7f9 fe59 	bl	8000d26 <HAL_I2C_GetError>
 8007074:	4603      	mov	r3, r0
 8007076:	2b04      	cmp	r3, #4
 8007078:	d001      	beq.n	800707e <i2c_wrapper_send+0x62>
			Error_Handler();
 800707a:	f7ff fd85 	bl	8006b88 <Error_Handler>
	while(HAL_I2C_Master_Transmit_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	1d18      	adds	r0, r3, #4
 8007082:	7bbb      	ldrb	r3, [r7, #14]
 8007084:	b29b      	uxth	r3, r3
 8007086:	005b      	lsls	r3, r3, #1
 8007088:	b299      	uxth	r1, r3
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	b29b      	uxth	r3, r3
 800708e:	68ba      	ldr	r2, [r7, #8]
 8007090:	f7f9 fcaa 	bl	80009e8 <HAL_I2C_Master_Transmit_IT>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d1e7      	bne.n	800706a <i2c_wrapper_send+0x4e>
		}
	}
	
	return 0;
 800709a:	2300      	movs	r3, #0
}
 800709c:	4618      	mov	r0, r3
 800709e:	3718      	adds	r7, #24
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}
 80070a4:	2006f2d8 	.word	0x2006f2d8

080070a8 <i2c_wrapper_read>:

// I2C
int32_t i2c_wrapper_read(I2C_CH ch, uint8_t slave_addr, uint8_t *data, uint32_t size) 
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b086      	sub	sp, #24
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	60ba      	str	r2, [r7, #8]
 80070b0:	607b      	str	r3, [r7, #4]
 80070b2:	4603      	mov	r3, r0
 80070b4:	73fb      	strb	r3, [r7, #15]
 80070b6:	460b      	mov	r3, r1
 80070b8:	73bb      	strb	r3, [r7, #14]
	I2C_CTL *this;
	
	// 
	if (ch >= I2C_CH_MAX) {
 80070ba:	7bfb      	ldrb	r3, [r7, #15]
 80070bc:	2b01      	cmp	r3, #1
 80070be:	d902      	bls.n	80070c6 <i2c_wrapper_read+0x1e>
		return -1;
 80070c0:	f04f 33ff 	mov.w	r3, #4294967295
 80070c4:	e030      	b.n	8007128 <i2c_wrapper_read+0x80>
	}
	
	// NULL
	if (data == NULL) {
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d102      	bne.n	80070d2 <i2c_wrapper_read+0x2a>
		return -1;
 80070cc:	f04f 33ff 	mov.w	r3, #4294967295
 80070d0:	e02a      	b.n	8007128 <i2c_wrapper_read+0x80>
	}
	
	// 
	this = get_myself(ch);
 80070d2:	7bfb      	ldrb	r3, [r7, #15]
 80070d4:	2294      	movs	r2, #148	; 0x94
 80070d6:	fb02 f303 	mul.w	r3, r2, r3
 80070da:	4a15      	ldr	r2, [pc, #84]	; (8007130 <i2c_wrapper_read+0x88>)
 80070dc:	4413      	add	r3, r2
 80070de:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->state != ST_OPEND) {
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	2b02      	cmp	r3, #2
 80070e6:	d002      	beq.n	80070ee <i2c_wrapper_read+0x46>
		return -1;
 80070e8:	f04f 33ff 	mov.w	r3, #4294967295
 80070ec:	e01c      	b.n	8007128 <i2c_wrapper_read+0x80>
	}
	
	// 
	this->state = ST_RECEIVING;
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	2203      	movs	r2, #3
 80070f2:	601a      	str	r2, [r3, #0]
	
	// (sample)
	while(HAL_I2C_Master_Receive_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 80070f4:	e009      	b.n	800710a <i2c_wrapper_read+0x62>
		/* Error_Handler() function is called when Timout error occurs.
		 When Acknowledge failure ocucurs (Slave don't acknowledge it's address)
		 Master restarts communication */
		if (HAL_I2C_GetError(&(this->hi2c1)) != HAL_I2C_ERROR_AF) {
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	3304      	adds	r3, #4
 80070fa:	4618      	mov	r0, r3
 80070fc:	f7f9 fe13 	bl	8000d26 <HAL_I2C_GetError>
 8007100:	4603      	mov	r3, r0
 8007102:	2b04      	cmp	r3, #4
 8007104:	d001      	beq.n	800710a <i2c_wrapper_read+0x62>
			Error_Handler();
 8007106:	f7ff fd3f 	bl	8006b88 <Error_Handler>
	while(HAL_I2C_Master_Receive_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	1d18      	adds	r0, r3, #4
 800710e:	7bbb      	ldrb	r3, [r7, #14]
 8007110:	b29b      	uxth	r3, r3
 8007112:	005b      	lsls	r3, r3, #1
 8007114:	b299      	uxth	r1, r3
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	b29b      	uxth	r3, r3
 800711a:	68ba      	ldr	r2, [r7, #8]
 800711c:	f7f9 fcd4 	bl	8000ac8 <HAL_I2C_Master_Receive_IT>
 8007120:	4603      	mov	r3, r0
 8007122:	2b00      	cmp	r3, #0
 8007124:	d1e7      	bne.n	80070f6 <i2c_wrapper_read+0x4e>
		}
	}
	
	return 0;
 8007126:	2300      	movs	r3, #0
}
 8007128:	4618      	mov	r0, r3
 800712a:	3718      	adds	r7, #24
 800712c:	46bd      	mov	sp, r7
 800712e:	bd80      	pop	{r7, pc}
 8007130:	2006f2d8 	.word	0x2006f2d8

08007134 <opctspi_common_handler>:
} OCTSPI_CTL;
static OCTSPI_CTL octspi_ctl[OCTOSPI_CH_MAX];
#define get_myself(n) (&octspi_ctl[(n)])

// nh
void opctspi_common_handler(uint32_t ch){
 8007134:	b480      	push	{r7}
 8007136:	b085      	sub	sp, #20
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
	volatile struct stm32l4_octspi *octspi_base_addr;
	octspi_base_addr = get_reg(ch);
 800713c:	4907      	ldr	r1, [pc, #28]	; (800715c <opctspi_common_handler+0x28>)
 800713e:	687a      	ldr	r2, [r7, #4]
 8007140:	4613      	mov	r3, r2
 8007142:	005b      	lsls	r3, r3, #1
 8007144:	4413      	add	r3, r2
 8007146:	00db      	lsls	r3, r3, #3
 8007148:	440b      	add	r3, r1
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	60fb      	str	r3, [r7, #12]
}
 800714e:	bf00      	nop
 8007150:	3714      	adds	r7, #20
 8007152:	46bd      	mov	sp, r7
 8007154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007158:	4770      	bx	lr
 800715a:	bf00      	nop
 800715c:	0800ab60 	.word	0x0800ab60

08007160 <opctspi1_handler>:

// nh CH1
static void opctspi1_handler(void) {
 8007160:	b580      	push	{r7, lr}
 8007162:	af00      	add	r7, sp, #0
	opctspi_common_handler(OCTOSPI_CH_1);
 8007164:	2000      	movs	r0, #0
 8007166:	f7ff ffe5 	bl	8007134 <opctspi_common_handler>
}
 800716a:	bf00      	nop
 800716c:	bd80      	pop	{r7, pc}

0800716e <opctspi2_handler>:

// nh CH2
static void opctspi2_handler(void) {
 800716e:	b580      	push	{r7, lr}
 8007170:	af00      	add	r7, sp, #0
	opctspi_common_handler(OCTOSPI_CH_2);
 8007172:	2001      	movs	r0, #1
 8007174:	f7ff ffde 	bl	8007134 <opctspi_common_handler>
}
 8007178:	bf00      	nop
 800717a:	bd80      	pop	{r7, pc}

0800717c <get_expornent>:

// w
static uint8_t get_expornent(uint32_t value)
{
 800717c:	b480      	push	{r7}
 800717e:	b087      	sub	sp, #28
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
	uint8_t i;
	uint32_t base = 2;
 8007184:	2302      	movs	r3, #2
 8007186:	613b      	str	r3, [r7, #16]
	uint8_t expornent = 0;
 8007188:	2300      	movs	r3, #0
 800718a:	73fb      	strb	r3, [r7, #15]
	
	/* 256 */
	for (i = 0; i < 256; i++) {
 800718c:	2300      	movs	r3, #0
 800718e:	75fb      	strb	r3, [r7, #23]
		base = base << i;
 8007190:	7dfb      	ldrb	r3, [r7, #23]
 8007192:	693a      	ldr	r2, [r7, #16]
 8007194:	fa02 f303 	lsl.w	r3, r2, r3
 8007198:	613b      	str	r3, [r7, #16]
		if (base >= value) {
 800719a:	693a      	ldr	r2, [r7, #16]
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	429a      	cmp	r2, r3
 80071a0:	d302      	bcc.n	80071a8 <get_expornent+0x2c>
			expornent = i;
 80071a2:	7dfb      	ldrb	r3, [r7, #23]
 80071a4:	73fb      	strb	r3, [r7, #15]
			break;
 80071a6:	e003      	b.n	80071b0 <get_expornent+0x34>
	for (i = 0; i < 256; i++) {
 80071a8:	7dfb      	ldrb	r3, [r7, #23]
 80071aa:	3301      	adds	r3, #1
 80071ac:	75fb      	strb	r3, [r7, #23]
		base = base << i;
 80071ae:	e7ef      	b.n	8007190 <get_expornent+0x14>
		}
	}
	
	return expornent;
 80071b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	371c      	adds	r7, #28
 80071b6:	46bd      	mov	sp, r7
 80071b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071bc:	4770      	bx	lr
	...

080071c0 <set_clk>:

// NbN
static void set_clk(OCTOSPI_CH ch, uint32_t clk)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b086      	sub	sp, #24
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	4603      	mov	r3, r0
 80071c8:	6039      	str	r1, [r7, #0]
 80071ca:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspi *octspi_base_addr = get_reg(ch);
 80071cc:	79fa      	ldrb	r2, [r7, #7]
 80071ce:	4913      	ldr	r1, [pc, #76]	; (800721c <set_clk+0x5c>)
 80071d0:	4613      	mov	r3, r2
 80071d2:	005b      	lsls	r3, r3, #1
 80071d4:	4413      	add	r3, r2
 80071d6:	00db      	lsls	r3, r3, #3
 80071d8:	440b      	add	r3, r1
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	613b      	str	r3, [r7, #16]
	uint32_t octospi_clk;
	uint32_t prescale;
	
	// OCTOSPINbN
	octospi_clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 80071de:	79fa      	ldrb	r2, [r7, #7]
 80071e0:	490e      	ldr	r1, [pc, #56]	; (800721c <set_clk+0x5c>)
 80071e2:	4613      	mov	r3, r2
 80071e4:	005b      	lsls	r3, r3, #1
 80071e6:	4413      	add	r3, r2
 80071e8:	00db      	lsls	r3, r3, #3
 80071ea:	440b      	add	r3, r1
 80071ec:	3314      	adds	r3, #20
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4618      	mov	r0, r3
 80071f2:	f7fc f985 	bl	8003500 <HAL_RCCEx_GetPeriphCLKFreq>
 80071f6:	60f8      	str	r0, [r7, #12]
	// vXP[vZ
	prescale = octospi_clk/clk;
 80071f8:	68fa      	ldr	r2, [r7, #12]
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007200:	617b      	str	r3, [r7, #20]
	if (prescale == 0) {
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d101      	bne.n	800720c <set_clk+0x4c>
		prescale = 1;
 8007208:	2301      	movs	r3, #1
 800720a:	617b      	str	r3, [r7, #20]
	}
	// WX^
	octspi_base_addr->dcr2 = DCR2_PRESCALER(prescale);
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	b2da      	uxtb	r2, r3
 8007210:	693b      	ldr	r3, [r7, #16]
 8007212:	60da      	str	r2, [r3, #12]
}
 8007214:	bf00      	nop
 8007216:	3718      	adds	r7, #24
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}
 800721c:	0800ab60 	.word	0x0800ab60

08007220 <pin_config>:

// s
static void pin_config(OCTOSPI_CH ch, OCTOSPI_OPEN *par)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b088      	sub	sp, #32
 8007224:	af00      	add	r7, sp, #0
 8007226:	4603      	mov	r3, r0
 8007228:	6039      	str	r1, [r7, #0]
 800722a:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspim *octspim_base_addr = (volatile struct stm32l4_octspim*)OCTSPIM_BASE_ADDR;
 800722c:	4b27      	ldr	r3, [pc, #156]	; (80072cc <pin_config+0xac>)
 800722e:	61bb      	str	r3, [r7, #24]
	const PIN_FUNC_INFO *pin_func = (PIN_FUNC_INFO*)(&(octospi_pin_cfg[ch]));
 8007230:	79fa      	ldrb	r2, [r7, #7]
 8007232:	4613      	mov	r3, r2
 8007234:	00db      	lsls	r3, r3, #3
 8007236:	1a9b      	subs	r3, r3, r2
 8007238:	015b      	lsls	r3, r3, #5
 800723a:	4a25      	ldr	r2, [pc, #148]	; (80072d0 <pin_config+0xb0>)
 800723c:	4413      	add	r3, r2
 800723e:	617b      	str	r3, [r7, #20]
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
		(uint32_t)(&(octspim_base_addr->p1cr)),
 8007240:	69bb      	ldr	r3, [r7, #24]
 8007242:	3304      	adds	r3, #4
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
 8007244:	60bb      	str	r3, [r7, #8]
		(uint32_t)(&(octspim_base_addr->p2cr)),
 8007246:	69bb      	ldr	r3, [r7, #24]
 8007248:	3308      	adds	r3, #8
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
 800724a:	60fb      	str	r3, [r7, #12]
	};
	uint8_t pin_idx;
	uint32_t *pcr_reg;
	
	// pin
	for (pin_idx = 0; pin_idx < OCTOSPI_PIN_TYPE_MAX; pin_idx++) {
 800724c:	2300      	movs	r3, #0
 800724e:	77fb      	strb	r3, [r7, #31]
 8007250:	e027      	b.n	80072a2 <pin_config+0x82>
		// es@\gp`FbN
		if (((pin_idx == OCTOSPI_PIN_TYPE_DQS) && (par->dqs_used == FALSE)) ||	// DQSgpH
 8007252:	7ffb      	ldrb	r3, [r7, #31]
 8007254:	2b03      	cmp	r3, #3
 8007256:	d103      	bne.n	8007260 <pin_config+0x40>
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	7b5b      	ldrb	r3, [r3, #13]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d01c      	beq.n	800729a <pin_config+0x7a>
 8007260:	7ffb      	ldrb	r3, [r7, #31]
 8007262:	2b02      	cmp	r3, #2
 8007264:	d103      	bne.n	800726e <pin_config+0x4e>
		((pin_idx == OCTOSPI_PIN_TYPE_NCLK) && (par->nclk_used == FALSE))) {	// NCLKgpH
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	7b9b      	ldrb	r3, [r3, #14]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d015      	beq.n	800729a <pin_config+0x7a>
			continue;
		}
		// pin function
		HAL_GPIO_Init(pin_func[pin_idx].pin_group, &(pin_func[pin_idx].pin_cfg));
 800726e:	7ffa      	ldrb	r2, [r7, #31]
 8007270:	4613      	mov	r3, r2
 8007272:	00db      	lsls	r3, r3, #3
 8007274:	1a9b      	subs	r3, r3, r2
 8007276:	009b      	lsls	r3, r3, #2
 8007278:	461a      	mov	r2, r3
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	4413      	add	r3, r2
 800727e:	6818      	ldr	r0, [r3, #0]
 8007280:	7ffa      	ldrb	r2, [r7, #31]
 8007282:	4613      	mov	r3, r2
 8007284:	00db      	lsls	r3, r3, #3
 8007286:	1a9b      	subs	r3, r3, r2
 8007288:	009b      	lsls	r3, r3, #2
 800728a:	461a      	mov	r2, r3
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	4413      	add	r3, r2
 8007290:	3304      	adds	r3, #4
 8007292:	4619      	mov	r1, r3
 8007294:	f7f9 f912 	bl	80004bc <HAL_GPIO_Init>
 8007298:	e000      	b.n	800729c <pin_config+0x7c>
			continue;
 800729a:	bf00      	nop
	for (pin_idx = 0; pin_idx < OCTOSPI_PIN_TYPE_MAX; pin_idx++) {
 800729c:	7ffb      	ldrb	r3, [r7, #31]
 800729e:	3301      	adds	r3, #1
 80072a0:	77fb      	strb	r3, [r7, #31]
 80072a2:	7ffb      	ldrb	r3, [r7, #31]
 80072a4:	2b07      	cmp	r3, #7
 80072a6:	d9d4      	bls.n	8007252 <pin_config+0x32>
	// OCTOSPIM
	// }`vbNX[hgp
	//octspim_base_addr->cr =
	
	// pcrWX^
	pcr_reg = (uint32_t*)pcr_tbl[ch];
 80072a8:	79fb      	ldrb	r3, [r7, #7]
 80072aa:	009b      	lsls	r3, r3, #2
 80072ac:	f107 0220 	add.w	r2, r7, #32
 80072b0:	4413      	add	r3, r2
 80072b2:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80072b6:	613b      	str	r3, [r7, #16]
	
	// S|[gL
	*pcr_reg |= (PCR_IOHEN | PCR_IOLEN | PCR_NCSEN | PCR_CLKEN);
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f043 3201 	orr.w	r2, r3, #16843009	; 0x1010101
 80072c0:	693b      	ldr	r3, [r7, #16]
 80072c2:	601a      	str	r2, [r3, #0]
}
 80072c4:	bf00      	nop
 80072c6:	3720      	adds	r7, #32
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}
 80072cc:	50061c00 	.word	0x50061c00
 80072d0:	0800ab90 	.word	0x0800ab90

080072d4 <octospi_open>:
	}
}

// I[v
int32_t octospi_open(OCTOSPI_CH ch, OCTOSPI_OPEN *par, OCTOSPI_CALLBACK callback_fp, void *callback_vp)
{
 80072d4:	b590      	push	{r4, r7, lr}
 80072d6:	b087      	sub	sp, #28
 80072d8:	af00      	add	r7, sp, #0
 80072da:	60b9      	str	r1, [r7, #8]
 80072dc:	607a      	str	r2, [r7, #4]
 80072de:	603b      	str	r3, [r7, #0]
 80072e0:	4603      	mov	r3, r0
 80072e2:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_octspi *octspi_base_addr;
	OCTSPI_CTL *this;
	
	// `lH
	if (ch >= OCTOSPI_CH_MAX) {
 80072e4:	7bfb      	ldrb	r3, [r7, #15]
 80072e6:	2b01      	cmp	r3, #1
 80072e8:	d902      	bls.n	80072f0 <octospi_open+0x1c>
		return -1;
 80072ea:	f04f 33ff 	mov.w	r3, #4294967295
 80072ee:	e0a4      	b.n	800743a <octospi_open+0x166>
	}
	
	// ^Cv`FbN
	if (par->mem_type >= OCTOSPI_MEM_MAX) {
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	799b      	ldrb	r3, [r3, #6]
 80072f4:	2b05      	cmp	r3, #5
 80072f6:	d902      	bls.n	80072fe <octospi_open+0x2a>
		return -1;
 80072f8:	f04f 33ff 	mov.w	r3, #4294967295
 80072fc:	e09d      	b.n	800743a <octospi_open+0x166>
	}
	
	// C^tF[X`FbN (*) AOCTOT|[g
	if (par->interface >= OCTOSPI_IF_OCTO) {
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	795b      	ldrb	r3, [r3, #5]
 8007302:	2b03      	cmp	r3, #3
 8007304:	d902      	bls.n	800730c <octospi_open+0x38>
		return -1;
 8007306:	f04f 33ff 	mov.w	r3, #4294967295
 800730a:	e096      	b.n	800743a <octospi_open+0x166>
	}
	
	// ReLXg
	this = get_myself(ch);
 800730c:	7bfb      	ldrb	r3, [r7, #15]
 800730e:	222c      	movs	r2, #44	; 0x2c
 8007310:	fb02 f303 	mul.w	r3, r2, r3
 8007314:	4a4b      	ldr	r2, [pc, #300]	; (8007444 <octospi_open+0x170>)
 8007316:	4413      	add	r3, r2
 8007318:	617b      	str	r3, [r7, #20]
	
	// I[vp[^Rs[
	memcpy(&(this->open_par), par, sizeof(OCTOSPI_OPEN));
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	3308      	adds	r3, #8
 800731e:	2214      	movs	r2, #20
 8007320:	68b9      	ldr	r1, [r7, #8]
 8007322:	4618      	mov	r0, r3
 8007324:	f002 fe31 	bl	8009f8a <memcpy>
	
	// `l
	octspi_base_addr = get_reg(ch);
 8007328:	7bfa      	ldrb	r2, [r7, #15]
 800732a:	4947      	ldr	r1, [pc, #284]	; (8007448 <octospi_open+0x174>)
 800732c:	4613      	mov	r3, r2
 800732e:	005b      	lsls	r3, r3, #1
 8007330:	4413      	add	r3, r2
 8007332:	00db      	lsls	r3, r3, #3
 8007334:	440b      	add	r3, r1
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	613b      	str	r3, [r7, #16]
		7. OCTOSPI_WIRw
		8. OCTOSPI_WABRAhXMalternatef[^w
	*/
	
	// s
	pin_config(ch, par);
 800733a:	7bfb      	ldrb	r3, [r7, #15]
 800733c:	68b9      	ldr	r1, [r7, #8]
 800733e:	4618      	mov	r0, r3
 8007340:	f7ff ff6e 	bl	8007220 <pin_config>
	
	// DCR1
	octspi_base_addr->dcr1 = DCR1_MTYP(par->mem_type) | DCR1_DEVSIZE(get_expornent(par->size) - 1) | (par->clk_mode & DCR1_CKMODE);
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	799b      	ldrb	r3, [r3, #6]
 8007348:	061b      	lsls	r3, r3, #24
 800734a:	f003 64e0 	and.w	r4, r3, #117440512	; 0x7000000
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	689b      	ldr	r3, [r3, #8]
 8007352:	4618      	mov	r0, r3
 8007354:	f7ff ff12 	bl	800717c <get_expornent>
 8007358:	4603      	mov	r3, r0
 800735a:	3b01      	subs	r3, #1
 800735c:	041b      	lsls	r3, r3, #16
 800735e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8007362:	4323      	orrs	r3, r4
 8007364:	461a      	mov	r2, r3
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	7bdb      	ldrb	r3, [r3, #15]
 800736a:	f003 0301 	and.w	r3, r3, #1
 800736e:	431a      	orrs	r2, r3
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	609a      	str	r2, [r3, #8]
	// DCR4 refleshu
	//  gp
	
	// CR
	// FTHRESFIFO
	octspi_base_addr->cr |= CR_FTHRES(FIFO_SIZE/2);
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	601a      	str	r2, [r3, #0]
	// fA[hH
	if (par->dual_mode != FALSE) {
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	7b1b      	ldrb	r3, [r3, #12]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d005      	beq.n	8007394 <octospi_open+0xc0>
		octspi_base_addr->cr |= CR_DMM;
 8007388:	693b      	ldr	r3, [r7, #16]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	601a      	str	r2, [r3, #0]
	}
	
	// NbN
	// DCR2
	set_clk(ch, par->clk);
 8007394:	68bb      	ldr	r3, [r7, #8]
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	7bfb      	ldrb	r3, [r7, #15]
 800739a:	4611      	mov	r1, r2
 800739c:	4618      	mov	r0, r3
 800739e:	f7ff ff0f 	bl	80071c0 <set_clk>
	
	// DQSSSIO
	if (par->dqs_used != FALSE) {
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	7b5b      	ldrb	r3, [r3, #13]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d007      	beq.n	80073ba <octospi_open+0xe6>
		octspi_base_addr->ccr |= CCR_SIOO;
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80073b0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	if (par->ssio_used != FALSE) {
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	7c1b      	ldrb	r3, [r3, #16]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d007      	beq.n	80073d2 <octospi_open+0xfe>
		octspi_base_addr->ccr |= CCR_DQSE;
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80073c8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	
	// OCTOSPIL
	octspi_base_addr->cr |= CR_EN;
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f043 0201 	orr.w	r2, r3, #1
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	601a      	str	r2, [r3, #0]
	
    // 
	HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 80073de:	7bfa      	ldrb	r2, [r7, #15]
 80073e0:	4919      	ldr	r1, [pc, #100]	; (8007448 <octospi_open+0x174>)
 80073e2:	4613      	mov	r3, r2
 80073e4:	005b      	lsls	r3, r3, #1
 80073e6:	4413      	add	r3, r2
 80073e8:	00db      	lsls	r3, r3, #3
 80073ea:	440b      	add	r3, r1
 80073ec:	3304      	adds	r3, #4
 80073ee:	f993 0000 	ldrsb.w	r0, [r3]
 80073f2:	7bfa      	ldrb	r2, [r7, #15]
 80073f4:	4914      	ldr	r1, [pc, #80]	; (8007448 <octospi_open+0x174>)
 80073f6:	4613      	mov	r3, r2
 80073f8:	005b      	lsls	r3, r3, #1
 80073fa:	4413      	add	r3, r2
 80073fc:	00db      	lsls	r3, r3, #3
 80073fe:	440b      	add	r3, r1
 8007400:	3310      	adds	r3, #16
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	2200      	movs	r2, #0
 8007406:	4619      	mov	r1, r3
 8007408:	f7f8 ffb3 	bl	8000372 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_ire_type(ch));
 800740c:	7bfa      	ldrb	r2, [r7, #15]
 800740e:	490e      	ldr	r1, [pc, #56]	; (8007448 <octospi_open+0x174>)
 8007410:	4613      	mov	r3, r2
 8007412:	005b      	lsls	r3, r3, #1
 8007414:	4413      	add	r3, r2
 8007416:	00db      	lsls	r3, r3, #3
 8007418:	440b      	add	r3, r1
 800741a:	3304      	adds	r3, #4
 800741c:	f993 3000 	ldrsb.w	r3, [r3]
 8007420:	4618      	mov	r0, r3
 8007422:	f7f8 ffc2 	bl	80003aa <HAL_NVIC_EnableIRQ>
	
	// R[obN
	this->callback_fp = callback_fp;
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	61da      	str	r2, [r3, #28]
	this->callback_vp = callback_vp;
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	683a      	ldr	r2, [r7, #0]
 8007430:	621a      	str	r2, [r3, #32]
	
	// XV
	this->status = ST_OPENED;
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	2202      	movs	r2, #2
 8007436:	605a      	str	r2, [r3, #4]
	
	return 0;
 8007438:	2300      	movs	r3, #0
}
 800743a:	4618      	mov	r0, r3
 800743c:	371c      	adds	r7, #28
 800743e:	46bd      	mov	sp, r7
 8007440:	bd90      	pop	{r4, r7, pc}
 8007442:	bf00      	nop
 8007444:	2006f400 	.word	0x2006f400
 8007448:	0800ab60 	.word	0x0800ab60

0800744c <octspi_send>:

int32_t octspi_send(uint32_t ch, OCTOSPI_COM_CFG *cfg)
{
 800744c:	b480      	push	{r7}
 800744e:	b087      	sub	sp, #28
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
 8007454:	6039      	str	r1, [r7, #0]
	volatile struct stm32l4_octspi *octspi_base_addr;
	OCTSPI_CTL *this;
	OCTOSPI_OPEN *open_par;
	uint32_t tmp_ccr = 0UL;
 8007456:	2300      	movs	r3, #0
 8007458:	617b      	str	r3, [r7, #20]
	
	// `lH
	if (ch >= OCTOSPI_CH_MAX) {
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2b01      	cmp	r3, #1
 800745e:	d902      	bls.n	8007466 <octspi_send+0x1a>
		return -1;
 8007460:	f04f 33ff 	mov.w	r3, #4294967295
 8007464:	e0c6      	b.n	80075f4 <octspi_send+0x1a8>
	}
	
	// ReLXg
	this = get_myself(ch);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	222c      	movs	r2, #44	; 0x2c
 800746a:	fb02 f303 	mul.w	r3, r2, r3
 800746e:	4a64      	ldr	r2, [pc, #400]	; (8007600 <octspi_send+0x1b4>)
 8007470:	4413      	add	r3, r2
 8007472:	613b      	str	r3, [r7, #16]
	open_par = &(this->open_par);
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	3308      	adds	r3, #8
 8007478:	60fb      	str	r3, [r7, #12]
	
	// C_CNg[hI
	// indirect mode
	if (open_par->ope_mode != OCTOSPI_OPE_MODE_INDIRECT) {
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	791b      	ldrb	r3, [r3, #4]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d002      	beq.n	8007488 <octspi_send+0x3c>
		return -1;
 8007482:	f04f 33ff 	mov.w	r3, #4294967295
 8007486:	e0b5      	b.n	80075f4 <octspi_send+0x1a8>
	}
	
	// x[XWX^
	octspi_base_addr = get_reg(ch);
 8007488:	495e      	ldr	r1, [pc, #376]	; (8007604 <octspi_send+0x1b8>)
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	4613      	mov	r3, r2
 800748e:	005b      	lsls	r3, r3, #1
 8007490:	4413      	add	r3, r2
 8007492:	00db      	lsls	r3, r3, #3
 8007494:	440b      	add	r3, r1
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	60bb      	str	r3, [r7, #8]
	
	// C_CNg[h
	// [hNA
	octspi_base_addr->cr &= 0xCFFFFFFF;
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	601a      	str	r2, [r3, #0]
	// C_CNg[h
	octspi_base_addr->cr |= CR_FMODE(FMODE_INDIRECT_WRITE);
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	681a      	ldr	r2, [r3, #0]
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	601a      	str	r2, [r3, #0]
		8. Read/write the data from/to the FIFO through OCTOSPI_DR (if no DMA usage).
		If neither the address register (OCTOSPI_AR) nor the data register (OCTOSPI_DR) need
	*/
	
	// _~[TCN
	octspi_base_addr->tcr |= cfg->dummy_cycle;
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	691b      	ldr	r3, [r3, #16]
 80074b8:	431a      	orrs	r2, r3
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	// tH[}bg
	// f[^
	if (cfg->data_size > 0) {
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	695b      	ldr	r3, [r3, #20]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d00b      	beq.n	80074e0 <octspi_send+0x94>
		// TCY
		octspi_base_addr->dlr = cfg->data_size;
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	695a      	ldr	r2, [r3, #20]
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	641a      	str	r2, [r3, #64]	; 0x40
		tmp_ccr |= CCR_DMODE(cfg->data_if);
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	7e1b      	ldrb	r3, [r3, #24]
 80074d4:	061b      	lsls	r3, r3, #24
 80074d6:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80074da:	697a      	ldr	r2, [r7, #20]
 80074dc:	4313      	orrs	r3, r2
 80074de:	617b      	str	r3, [r7, #20]
	}
	// I^ieBuf[^
	if (cfg->alternate_all_size > 0) {
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d015      	beq.n	8007514 <octspi_send+0xc8>
		octspi_base_addr->abr = cfg->alternate_all_size;
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
		tmp_ccr |= CCR_ABSIZE(cfg->alternate_size) | CCR_ABMODE(cfg->alternate_if);
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80074f8:	051b      	lsls	r3, r3, #20
 80074fa:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8007504:	041b      	lsls	r3, r3, #16
 8007506:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800750a:	4313      	orrs	r3, r2
 800750c:	461a      	mov	r2, r3
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	4313      	orrs	r3, r2
 8007512:	617b      	str	r3, [r7, #20]
	}
	// AhX
	if ((cfg->addr_if != OCTOSPI_IF_NONE) && (cfg->addr_if != OCTOSPI_IF_MAX)) {
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	7b5b      	ldrb	r3, [r3, #13]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d012      	beq.n	8007542 <octspi_send+0xf6>
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	7b5b      	ldrb	r3, [r3, #13]
 8007520:	2b05      	cmp	r3, #5
 8007522:	d00e      	beq.n	8007542 <octspi_send+0xf6>
		tmp_ccr |= CCR_ADSIZE(cfg->addr_size) | CCR_ADMODE(cfg->addr_if);
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	7b1b      	ldrb	r3, [r3, #12]
 8007528:	031b      	lsls	r3, r3, #12
 800752a:	f403 5240 	and.w	r2, r3, #12288	; 0x3000
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	7b5b      	ldrb	r3, [r3, #13]
 8007532:	021b      	lsls	r3, r3, #8
 8007534:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007538:	4313      	orrs	r3, r2
 800753a:	461a      	mov	r2, r3
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	4313      	orrs	r3, r2
 8007540:	617b      	str	r3, [r7, #20]
	}
	
	// 
	tmp_ccr |= CCR_ISIZE(cfg->inst_size) | CCR_IMODE(cfg->inst_if);
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	791b      	ldrb	r3, [r3, #4]
 8007546:	011b      	lsls	r3, r3, #4
 8007548:	f003 0230 	and.w	r2, r3, #48	; 0x30
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	795b      	ldrb	r3, [r3, #5]
 8007550:	f003 0307 	and.w	r3, r3, #7
 8007554:	4313      	orrs	r3, r2
 8007556:	461a      	mov	r2, r3
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	4313      	orrs	r3, r2
 800755c:	617b      	str	r3, [r7, #20]
	
	// CCR
	octspi_base_addr->ccr = tmp_ccr;
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	697a      	ldr	r2, [r7, #20]
 8007562:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	
	// 
	octspi_base_addr->ir = cfg->inst;
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	681a      	ldr	r2, [r3, #0]
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	
	// AhXAf[^
	// (*) WX^^C~OM
	if (((cfg->addr_if == OCTOSPI_IF_NONE) || (cfg->addr_if == OCTOSPI_IF_MAX)) && (cfg->data_size == 0)) {
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	7b5b      	ldrb	r3, [r3, #13]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d003      	beq.n	8007580 <octspi_send+0x134>
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	7b5b      	ldrb	r3, [r3, #13]
 800757c:	2b05      	cmp	r3, #5
 800757e:	d103      	bne.n	8007588 <octspi_send+0x13c>
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	695b      	ldr	r3, [r3, #20]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d02e      	beq.n	80075e6 <octspi_send+0x19a>
		;
	// AhXAf[^
	// (*) AhXWX^AhX^C~OM
	} else if (((cfg->addr_if != OCTOSPI_IF_NONE) && (cfg->addr_if != OCTOSPI_IF_MAX)) && (cfg->data_size == 0)) {
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	7b5b      	ldrb	r3, [r3, #13]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d00c      	beq.n	80075aa <octspi_send+0x15e>
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	7b5b      	ldrb	r3, [r3, #13]
 8007594:	2b05      	cmp	r3, #5
 8007596:	d008      	beq.n	80075aa <octspi_send+0x15e>
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	695b      	ldr	r3, [r3, #20]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d104      	bne.n	80075aa <octspi_send+0x15e>
		// AhX
		octspi_base_addr->ar = cfg->addr;
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	689a      	ldr	r2, [r3, #8]
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	649a      	str	r2, [r3, #72]	; 0x48
 80075a8:	e01d      	b.n	80075e6 <octspi_send+0x19a>
		
	// AhXAf[^
	// (*) f[^WX^f[^^C~OM
	} else if (((cfg->addr_if != OCTOSPI_IF_NONE) && (cfg->addr_if != OCTOSPI_IF_MAX)) && (cfg->data_size > 0)) {
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	7b5b      	ldrb	r3, [r3, #13]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d019      	beq.n	80075e6 <octspi_send+0x19a>
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	7b5b      	ldrb	r3, [r3, #13]
 80075b6:	2b05      	cmp	r3, #5
 80075b8:	d015      	beq.n	80075e6 <octspi_send+0x19a>
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	695b      	ldr	r3, [r3, #20]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d011      	beq.n	80075e6 <octspi_send+0x19a>
		// AhX
		octspi_base_addr->ar = cfg->addr;
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	689a      	ldr	r2, [r3, #8]
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	649a      	str	r2, [r3, #72]	; 0x48
		// f[^|C^
		this->data = cfg->data;
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	69da      	ldr	r2, [r3, #28]
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	625a      	str	r2, [r3, #36]	; 0x24
		// f[^TCY
		this->data_size = cfg->data_size;
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	695a      	ldr	r2, [r3, #20]
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	629a      	str	r2, [r3, #40]	; 0x28
		// f[^
		octspi_base_addr->dr = *(this->data);
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075de:	781b      	ldrb	r3, [r3, #0]
 80075e0:	461a      	mov	r2, r3
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	651a      	str	r2, [r3, #80]	; 0x50
	} else {
		;
	}
	
	/* L */
	octspi_base_addr->cr |= (CR_TCIE | CR_TEIE);
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f443 3240 	orr.w	r2, r3, #196608	; 0x30000
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	601a      	str	r2, [r3, #0]
	
	return 0;
 80075f2:	2300      	movs	r3, #0
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	371c      	adds	r7, #28
 80075f8:	46bd      	mov	sp, r7
 80075fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fe:	4770      	bx	lr
 8007600:	2006f400 	.word	0x2006f400
 8007604:	0800ab60 	.word	0x0800ab60

08007608 <sai_dma_callback>:
static SAI_CTL sai_ctl[SAI_CH_MAX];
#define get_myself(n) (&sai_ctl[(n)])

// DMA
static void sai_dma_callback(DMA_CH ch, int32_t ret, void *vp)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b086      	sub	sp, #24
 800760c:	af00      	add	r7, sp, #0
 800760e:	4603      	mov	r3, r0
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	607a      	str	r2, [r7, #4]
 8007614:	73fb      	strb	r3, [r7, #15]
	SAI_CTL *this = (SAI_CTL*)vp;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	617b      	str	r3, [r7, #20]
	SAI_TX_INFO *tx_info = &(this->tx_info);
 800761a:	697b      	ldr	r3, [r7, #20]
 800761c:	3304      	adds	r3, #4
 800761e:	613b      	str	r3, [r7, #16]
	
	// sai
	// (*) 
	sai_stop_dma(this->ch);
 8007620:	697b      	ldr	r3, [r7, #20]
 8007622:	781b      	ldrb	r3, [r3, #0]
 8007624:	4618      	mov	r0, r3
 8007626:	f000 fad7 	bl	8007bd8 <sai_stop_dma>
	
	// DMA
	if (ret != 0) {
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d000      	beq.n	8007632 <sai_dma_callback+0x2a>
		// 
		while (1) {};
 8007630:	e7fe      	b.n	8007630 <sai_dma_callback+0x28>
	} else {
		// 
		if (tx_info->callback) {
 8007632:	693b      	ldr	r3, [r7, #16]
 8007634:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8007638:	3314      	adds	r3, #20
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d00c      	beq.n	800765a <sai_dma_callback+0x52>
			tx_info->callback(ch, tx_info->callback_vp);
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8007646:	3314      	adds	r3, #20
 8007648:	681a      	ldr	r2, [r3, #0]
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8007650:	3318      	adds	r3, #24
 8007652:	6819      	ldr	r1, [r3, #0]
 8007654:	7bfb      	ldrb	r3, [r7, #15]
 8007656:	4618      	mov	r0, r3
 8007658:	4790      	blx	r2
		}
		// 
		this->status = ST_OPENED;
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	2202      	movs	r2, #2
 800765e:	705a      	strb	r2, [r3, #1]
	}
}
 8007660:	bf00      	nop
 8007662:	3718      	adds	r7, #24
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}

08007668 <sai_common_handler>:

// 
static void sai_common_handler(SAI_CH ch)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b088      	sub	sp, #32
 800766c:	af00      	add	r7, sp, #0
 800766e:	4603      	mov	r3, r0
 8007670:	71fb      	strb	r3, [r7, #7]
	SAI_TX_INFO *tx_info;
	RING_BUF *buf_info;
	uint8_t i;
	
	// 
	sai_base_addr = get_reg(ch);
 8007672:	79fa      	ldrb	r2, [r7, #7]
 8007674:	493a      	ldr	r1, [pc, #232]	; (8007760 <sai_common_handler+0xf8>)
 8007676:	4613      	mov	r3, r2
 8007678:	009b      	lsls	r3, r3, #2
 800767a:	4413      	add	r3, r2
 800767c:	009b      	lsls	r3, r3, #2
 800767e:	440b      	add	r3, r1
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	61bb      	str	r3, [r7, #24]
	
	// /
	sai_base_addr->aclrfr |= ACLRFR_COVRUDR;
 8007684:	69bb      	ldr	r3, [r7, #24]
 8007686:	69db      	ldr	r3, [r3, #28]
 8007688:	f043 0201 	orr.w	r2, r3, #1
 800768c:	69bb      	ldr	r3, [r7, #24]
 800768e:	61da      	str	r2, [r3, #28]
	
	// FIQ
	if ((sai_base_addr->aim & AIM_FRQIE) && (sai_base_addr->asr & ASR_FREQ)) {
 8007690:	69bb      	ldr	r3, [r7, #24]
 8007692:	695b      	ldr	r3, [r3, #20]
 8007694:	f003 0308 	and.w	r3, r3, #8
 8007698:	2b00      	cmp	r3, #0
 800769a:	d05d      	beq.n	8007758 <sai_common_handler+0xf0>
 800769c:	69bb      	ldr	r3, [r7, #24]
 800769e:	699b      	ldr	r3, [r3, #24]
 80076a0:	f003 0308 	and.w	r3, r3, #8
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d057      	beq.n	8007758 <sai_common_handler+0xf0>
		// 
		this = get_myself(ch);
 80076a8:	79fa      	ldrb	r2, [r7, #7]
 80076aa:	4613      	mov	r3, r2
 80076ac:	02db      	lsls	r3, r3, #11
 80076ae:	4413      	add	r3, r2
 80076b0:	015b      	lsls	r3, r3, #5
 80076b2:	4a2c      	ldr	r2, [pc, #176]	; (8007764 <sai_common_handler+0xfc>)
 80076b4:	4413      	add	r3, r2
 80076b6:	617b      	str	r3, [r7, #20]
		tx_info = &(this->tx_info);
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	3304      	adds	r3, #4
 80076bc:	613b      	str	r3, [r7, #16]
		buf_info = &(tx_info->s_buf);
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	3304      	adds	r3, #4
 80076c2:	60fb      	str	r3, [r7, #12]
		// FIFO
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 80076c4:	2300      	movs	r3, #0
 80076c6:	77fb      	strb	r3, [r7, #31]
 80076c8:	e041      	b.n	800774e <sai_common_handler+0xe6>
			// 
			if (buf_info->w_idx != buf_info->r_idx) {
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80076d0:	3304      	adds	r3, #4
 80076d2:	681a      	ldr	r2, [r3, #0]
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	429a      	cmp	r2, r3
 80076de:	d014      	beq.n	800770a <sai_common_handler+0xa2>
				sai_base_addr->adr = buf_info->buf[buf_info->r_idx];
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80076e6:	681a      	ldr	r2, [r3, #0]
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80076ee:	69bb      	ldr	r3, [r7, #24]
 80076f0:	621a      	str	r2, [r3, #32]
				// 
				buf_info->r_idx = (buf_info->r_idx + 1U) & (SAI_BUF_SIZE - 1U);
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	3301      	adds	r3, #1
 80076fc:	f3c3 020c 	ubfx	r2, r3, #0, #13
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8007706:	601a      	str	r2, [r3, #0]
 8007708:	e01e      	b.n	8007748 <sai_common_handler+0xe0>
			// 
			} else {
				// 
				sai_base_addr->aim &= ~AIM_FRQIE;
 800770a:	69bb      	ldr	r3, [r7, #24]
 800770c:	695b      	ldr	r3, [r3, #20]
 800770e:	f023 0208 	bic.w	r2, r3, #8
 8007712:	69bb      	ldr	r3, [r7, #24]
 8007714:	615a      	str	r2, [r3, #20]
				// 
				if (tx_info->callback) {
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800771c:	3314      	adds	r3, #20
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d00c      	beq.n	800773e <sai_common_handler+0xd6>
					tx_info->callback(ch, tx_info->callback_vp);
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800772a:	3314      	adds	r3, #20
 800772c:	681a      	ldr	r2, [r3, #0]
 800772e:	693b      	ldr	r3, [r7, #16]
 8007730:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8007734:	3318      	adds	r3, #24
 8007736:	6819      	ldr	r1, [r3, #0]
 8007738:	79fb      	ldrb	r3, [r7, #7]
 800773a:	4618      	mov	r0, r3
 800773c:	4790      	blx	r2
				}
				// 
				this->status = ST_OPENED;
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	2202      	movs	r2, #2
 8007742:	705a      	strb	r2, [r3, #1]
				break;
 8007744:	bf00      	nop
			}
		}
	}
}
 8007746:	e007      	b.n	8007758 <sai_common_handler+0xf0>
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 8007748:	7ffb      	ldrb	r3, [r7, #31]
 800774a:	3301      	adds	r3, #1
 800774c:	77fb      	strb	r3, [r7, #31]
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	789b      	ldrb	r3, [r3, #2]
 8007752:	7ffa      	ldrb	r2, [r7, #31]
 8007754:	429a      	cmp	r2, r3
 8007756:	d3b8      	bcc.n	80076ca <sai_common_handler+0x62>
}
 8007758:	bf00      	nop
 800775a:	3720      	adds	r7, #32
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}
 8007760:	0800ad50 	.word	0x0800ad50
 8007764:	2006f458 	.word	0x2006f458

08007768 <sai1_handler>:

// 
void sai1_handler(void){
 8007768:	b580      	push	{r7, lr}
 800776a:	af00      	add	r7, sp, #0
	sai_common_handler(SAI_CH1);
 800776c:	2000      	movs	r0, #0
 800776e:	f7ff ff7b 	bl	8007668 <sai_common_handler>
}
 8007772:	bf00      	nop
 8007774:	bd80      	pop	{r7, pc}
	...

08007778 <set_config>:
// 
// 
// SAI1chSAI_ASAI_B2BlockSAI_A
// I2SLSB-JustifiedMSB-Justified(SPIDFPDM)
static int32_t set_config(SAI_CH ch, SAI_OPEN *par)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b08e      	sub	sp, #56	; 0x38
 800777c:	af00      	add	r7, sp, #0
 800777e:	4603      	mov	r3, r0
 8007780:	6039      	str	r1, [r7, #0]
 8007782:	71fb      	strb	r3, [r7, #7]
	SAI_TX_INFO *tx_info;
	uint32_t sai_clock;
	uint32_t mckdiv;
	uint32_t flame_sync_active_length;
	uint32_t flame_length;
	uint32_t fboff = 0UL;
 8007784:	2300      	movs	r3, #0
 8007786:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t tmp_acr1 = 0UL;
 8007788:	2300      	movs	r3, #0
 800778a:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t tmp_acr2 = 0UL;
 800778c:	2300      	movs	r3, #0
 800778e:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t tmp_afrcr = 0UL;
 8007790:	2300      	movs	r3, #0
 8007792:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t tmp_aslotr = 0UL;
 8007794:	2300      	movs	r3, #0
 8007796:	623b      	str	r3, [r7, #32]
	
	// 
	if ((par->mode >= SAI_MODE_MAX) || (par->fmt >= SAI_FMT_MAX) || 
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	781b      	ldrb	r3, [r3, #0]
 800779c:	2b01      	cmp	r3, #1
 800779e:	d80f      	bhi.n	80077c0 <set_config+0x48>
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	785b      	ldrb	r3, [r3, #1]
 80077a4:	2b02      	cmp	r3, #2
 80077a6:	d80b      	bhi.n	80077c0 <set_config+0x48>
	    (par->packing >= SAI_PACK_MAX) || (par->width >= SAI_DATA_WIDTH_MAX) ||
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	789b      	ldrb	r3, [r3, #2]
	if ((par->mode >= SAI_MODE_MAX) || (par->fmt >= SAI_FMT_MAX) || 
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d807      	bhi.n	80077c0 <set_config+0x48>
	    (par->packing >= SAI_PACK_MAX) || (par->width >= SAI_DATA_WIDTH_MAX) ||
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	78db      	ldrb	r3, [r3, #3]
 80077b4:	2b05      	cmp	r3, #5
 80077b6:	d803      	bhi.n	80077c0 <set_config+0x48>
	    (par->bick >=SAI_BICK_TYPE_MAX)){
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	685b      	ldr	r3, [r3, #4]
	    (par->packing >= SAI_PACK_MAX) || (par->width >= SAI_DATA_WIDTH_MAX) ||
 80077bc:	2b02      	cmp	r3, #2
 80077be:	d902      	bls.n	80077c6 <set_config+0x4e>
		return -1;
 80077c0:	f04f 33ff 	mov.w	r3, #4294967295
 80077c4:	e0e2      	b.n	800798c <set_config+0x214>
	}
	
	// 
	sai_base_addr = get_reg(ch);
 80077c6:	79fa      	ldrb	r2, [r7, #7]
 80077c8:	4972      	ldr	r1, [pc, #456]	; (8007994 <set_config+0x21c>)
 80077ca:	4613      	mov	r3, r2
 80077cc:	009b      	lsls	r3, r3, #2
 80077ce:	4413      	add	r3, r2
 80077d0:	009b      	lsls	r3, r3, #2
 80077d2:	440b      	add	r3, r1
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	61fb      	str	r3, [r7, #28]
	
	// 
	this = get_myself(ch);
 80077d8:	79fa      	ldrb	r2, [r7, #7]
 80077da:	4613      	mov	r3, r2
 80077dc:	02db      	lsls	r3, r3, #11
 80077de:	4413      	add	r3, r2
 80077e0:	015b      	lsls	r3, r3, #5
 80077e2:	4a6d      	ldr	r2, [pc, #436]	; (8007998 <set_config+0x220>)
 80077e4:	4413      	add	r3, r2
 80077e6:	61bb      	str	r3, [r7, #24]
	tx_info = &(this->tx_info);
 80077e8:	69bb      	ldr	r3, [r7, #24]
 80077ea:	3304      	adds	r3, #4
 80077ec:	617b      	str	r3, [r7, #20]
	
	// 
	// SAI
	sai_clock = HAL_RCCEx_GetPeriphCLKFreq(get_clock_no(ch));
 80077ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80077f2:	4618      	mov	r0, r3
 80077f4:	f7fb fe84 	bl	8003500 <HAL_RCCEx_GetPeriphCLKFreq>
 80077f8:	6138      	str	r0, [r7, #16]
       - If NOMCK = 1 : MCLK
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 : MCLK
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
	// Master Clock
	if (par->is_mclk_used) {
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	7b1b      	ldrb	r3, [r3, #12]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d040      	beq.n	8007884 <set_config+0x10c>
		// SCK() = MCLK * (FRL + 1) / 256
		// MCKDIV = SAI / (FS * 256)
		// (*)SAI12MHzFS15.625kHz23.4375kHz2
		// (*)1624kHz
		// MCLK
		tmp_acr1 &= ~ACR1_NOMCK;
 8007802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007804:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8007808:	62fb      	str	r3, [r7, #44]	; 0x2c
		// 
		mckdiv = (uint32_t)((sai_clock/(par->fs * 256)) + 1U) & 0x1F;
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	689b      	ldr	r3, [r3, #8]
 800780e:	021b      	lsls	r3, r3, #8
 8007810:	693a      	ldr	r2, [r7, #16]
 8007812:	fbb2 f3f3 	udiv	r3, r2, r3
 8007816:	3301      	adds	r3, #1
 8007818:	f003 031f 	and.w	r3, r3, #31
 800781c:	60fb      	str	r3, [r7, #12]
		tmp_acr1 |= (mckdiv << ACR1_MCKDIV_POS);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	051b      	lsls	r3, r3, #20
 8007822:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007824:	4313      	orrs	r3, r2
 8007826:	62fb      	str	r3, [r7, #44]	; 0x2c
		
		// BICK
		// (*)32bitbick32fs1ch16clok32bit
		if (sai_conv_data_width[par->width] > sai_conv_bick[par->bick]/2) {
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	78db      	ldrb	r3, [r3, #3]
 800782c:	461a      	mov	r2, r3
 800782e:	4b5b      	ldr	r3, [pc, #364]	; (800799c <set_config+0x224>)
 8007830:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	685b      	ldr	r3, [r3, #4]
 8007838:	4959      	ldr	r1, [pc, #356]	; (80079a0 <set_config+0x228>)
 800783a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800783e:	085b      	lsrs	r3, r3, #1
 8007840:	429a      	cmp	r2, r3
 8007842:	d902      	bls.n	800784a <set_config+0xd2>
			return -1;
 8007844:	f04f 33ff 	mov.w	r3, #4294967295
 8007848:	e0a0      	b.n	800798c <set_config+0x214>
		}
		
		// 1ch
		flame_sync_active_length = sai_conv_bick[par->bick]/2;
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	4a54      	ldr	r2, [pc, #336]	; (80079a0 <set_config+0x228>)
 8007850:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007854:	085b      	lsrs	r3, r3, #1
 8007856:	637b      	str	r3, [r7, #52]	; 0x34
		
		// 1ch32bit
		// (*) 1ch32bit32bit
		if (sai_conv_data_width[par->width] != SAI_SLOT_SIZE) {
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	78db      	ldrb	r3, [r3, #3]
 800785c:	461a      	mov	r2, r3
 800785e:	4b4f      	ldr	r3, [pc, #316]	; (800799c <set_config+0x224>)
 8007860:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007864:	2b20      	cmp	r3, #32
 8007866:	d025      	beq.n	80078b4 <set_config+0x13c>
			// MSB First
			if (par->packing == SAI_PACK_MSB_FIRST) {
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	789b      	ldrb	r3, [r3, #2]
 800786c:	2b01      	cmp	r3, #1
 800786e:	d121      	bne.n	80078b4 <set_config+0x13c>
				// 1SLOTbit
				fboff = SAI_SLOT_SIZE - sai_conv_data_width[par->width];
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	78db      	ldrb	r3, [r3, #3]
 8007874:	461a      	mov	r2, r3
 8007876:	4b49      	ldr	r3, [pc, #292]	; (800799c <set_config+0x224>)
 8007878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800787c:	f1c3 0320 	rsb	r3, r3, #32
 8007880:	633b      	str	r3, [r7, #48]	; 0x30
 8007882:	e017      	b.n	80078b4 <set_config+0x13c>
		// SCK() = SAI / MCKDIV
		//   = SAI / (FRL + 1) * MCKDIV
		// MCKDIV = SAI / (FRL + 1) * 
		// 8 < Flame Length < 256 (*)Flame length = FRL + 1
		// MCLK
		tmp_acr1 |= ACR1_NOMCK;
 8007884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007886:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800788a:	62fb      	str	r3, [r7, #44]	; 0x2c
		// 1ch
		flame_sync_active_length = sai_conv_bick[par->bick]/2;
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	4a43      	ldr	r2, [pc, #268]	; (80079a0 <set_config+0x228>)
 8007892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007896:	085b      	lsrs	r3, r3, #1
 8007898:	637b      	str	r3, [r7, #52]	; 0x34
		// 
		mckdiv = (uint32_t)((sai_clock/(par->fs * (flame_sync_active_length * 2))) + 1U) & 0x1F;
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80078a0:	fb02 f303 	mul.w	r3, r2, r3
 80078a4:	005b      	lsls	r3, r3, #1
 80078a6:	693a      	ldr	r2, [r7, #16]
 80078a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80078ac:	3301      	adds	r3, #1
 80078ae:	f003 031f 	and.w	r3, r3, #31
 80078b2:	60fb      	str	r3, [r7, #12]
	}
	
	// 
	if (par->mode == SAI_MODE_STEREO) {
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	781b      	ldrb	r3, [r3, #0]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d107      	bne.n	80078cc <set_config+0x154>
		// 
		tmp_acr1 &= ~ACR1_MONO;
 80078bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80078c2:	62fb      	str	r3, [r7, #44]	; 0x2c
		tx_info->mode = SAI_MODE_STEREO;
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	2200      	movs	r2, #0
 80078c8:	701a      	strb	r2, [r3, #0]
 80078ca:	e006      	b.n	80078da <set_config+0x162>
	// 
	} else {
		// 
		tmp_acr1 |= ACR1_MONO;
 80078cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80078d2:	62fb      	str	r3, [r7, #44]	; 0x2c
		tx_info->mode = SAI_MODE_MONAURAL;
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	2201      	movs	r2, #1
 80078d8:	701a      	strb	r2, [r3, #0]
	}
	
	// 
	// LSB First
	if (par->packing == SAI_PACK_LSB_FIRST) {
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	789b      	ldrb	r3, [r3, #2]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d104      	bne.n	80078ec <set_config+0x174>
		tmp_acr1 |= ACR1_LSBFIRST;
 80078e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80078e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80078ea:	e003      	b.n	80078f4 <set_config+0x17c>
	// MSB First
	} else {
		tmp_acr1 &= ~ACR1_LSBFIRST;
 80078ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078f2:	62fb      	str	r3, [r7, #44]	; 0x2c
	}
	
	// FIFO(4)DMA
	tmp_acr2 |= 2UL;
 80078f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078f6:	f043 0302 	orr.w	r3, r3, #2
 80078fa:	62bb      	str	r3, [r7, #40]	; 0x28
	tx_info->fifo_empty_size = SAI_FIFO_SIZE/2;
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	2204      	movs	r2, #4
 8007900:	709a      	strb	r2, [r3, #2]
	
	// Free Protocol
	// Master Transmit
	tmp_afrcr |= AFRCR_FSDEF | sai_protcol[par->fmt].fsoff | sai_protcol[par->fmt].fspol;
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	785b      	ldrb	r3, [r3, #1]
 8007906:	461a      	mov	r2, r3
 8007908:	4b26      	ldr	r3, [pc, #152]	; (80079a4 <set_config+0x22c>)
 800790a:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	785b      	ldrb	r3, [r3, #1]
 8007912:	4924      	ldr	r1, [pc, #144]	; (80079a4 <set_config+0x22c>)
 8007914:	00db      	lsls	r3, r3, #3
 8007916:	440b      	add	r3, r1
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	431a      	orrs	r2, r3
 800791c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800791e:	4313      	orrs	r3, r2
 8007920:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007924:	627b      	str	r3, [r7, #36]	; 0x24
	
	// Flame Length
	flame_length = flame_sync_active_length * 2;
 8007926:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007928:	005b      	lsls	r3, r3, #1
 800792a:	60bb      	str	r3, [r7, #8]
	
	// 
	tmp_afrcr |= ((flame_sync_active_length - 1U) << AFRCR_FSALL_POS) | ((flame_length - 1U) << AFRCR_FRL_POS);
 800792c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800792e:	3b01      	subs	r3, #1
 8007930:	021a      	lsls	r2, r3, #8
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	3b01      	subs	r3, #1
 8007936:	4313      	orrs	r3, r2
 8007938:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800793a:	4313      	orrs	r3, r2
 800793c:	627b      	str	r3, [r7, #36]	; 0x24
	
	// 
	tmp_acr1 |= (sai_conv_ds_reg[par->width] << ACR1_DS_POS);
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	78db      	ldrb	r3, [r3, #3]
 8007942:	461a      	mov	r2, r3
 8007944:	4b18      	ldr	r3, [pc, #96]	; (80079a8 <set_config+0x230>)
 8007946:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800794a:	015b      	lsls	r3, r3, #5
 800794c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800794e:	4313      	orrs	r3, r2
 8007950:	62fb      	str	r3, [r7, #44]	; 0x2c
	
	// 2132bit (*)Rch1Lch1 (*)SLOT
	// (*)MONAURAL12
	tmp_aslotr |= (3UL << ASLOTR_SLOTEN_POS) | (1UL << ASLOTR_NBSLOT_POS) | (2UL << ASLOTR_SLOTSZ_POS) | (fboff << ASLOTR_FBOFF_POS);
 8007952:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007954:	6a3b      	ldr	r3, [r7, #32]
 8007956:	4313      	orrs	r3, r2
 8007958:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 800795c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8007960:	623b      	str	r3, [r7, #32]
	
	// 
	sai_base_addr->acr1 = tmp_acr1;
 8007962:	69fb      	ldr	r3, [r7, #28]
 8007964:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007966:	605a      	str	r2, [r3, #4]
	sai_base_addr->acr2 = tmp_acr2;
 8007968:	69fb      	ldr	r3, [r7, #28]
 800796a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800796c:	609a      	str	r2, [r3, #8]
	sai_base_addr->afrcr = tmp_afrcr;
 800796e:	69fb      	ldr	r3, [r7, #28]
 8007970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007972:	60da      	str	r2, [r3, #12]
	sai_base_addr->aslotr = tmp_aslotr;
 8007974:	69fb      	ldr	r3, [r7, #28]
 8007976:	6a3a      	ldr	r2, [r7, #32]
 8007978:	611a      	str	r2, [r3, #16]
	
	// 
	HAL_NVIC_SetPriority(SAI1_IRQn, INTERRPUT_PRIORITY_5, 0);
 800797a:	2200      	movs	r2, #0
 800797c:	2105      	movs	r1, #5
 800797e:	204a      	movs	r0, #74	; 0x4a
 8007980:	f7f8 fcf7 	bl	8000372 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8007984:	204a      	movs	r0, #74	; 0x4a
 8007986:	f7f8 fd10 	bl	80003aa <HAL_NVIC_EnableIRQ>
	
	return 0;
 800798a:	2300      	movs	r3, #0
}
 800798c:	4618      	mov	r0, r3
 800798e:	3738      	adds	r7, #56	; 0x38
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}
 8007994:	0800ad50 	.word	0x0800ad50
 8007998:	2006f458 	.word	0x2006f458
 800799c:	0800ad7c 	.word	0x0800ad7c
 80079a0:	0800adac 	.word	0x0800adac
 80079a4:	0800ad64 	.word	0x0800ad64
 80079a8:	0800ad94 	.word	0x0800ad94

080079ac <sai_init>:

// 
// SAI
void sai_init(void)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b082      	sub	sp, #8
 80079b0:	af00      	add	r7, sp, #0
	uint32_t ch;
	SAI_CTL *this;
	
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 80079b2:	2300      	movs	r3, #0
 80079b4:	607b      	str	r3, [r7, #4]
 80079b6:	e02c      	b.n	8007a12 <sai_init+0x66>
		// 
		this = get_myself(ch);
 80079b8:	687a      	ldr	r2, [r7, #4]
 80079ba:	4613      	mov	r3, r2
 80079bc:	02db      	lsls	r3, r3, #11
 80079be:	4413      	add	r3, r2
 80079c0:	015b      	lsls	r3, r3, #5
 80079c2:	4a17      	ldr	r2, [pc, #92]	; (8007a20 <sai_init+0x74>)
 80079c4:	4413      	add	r3, r2
 80079c6:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(SAI_CTL));
 80079c8:	4a16      	ldr	r2, [pc, #88]	; (8007a24 <sai_init+0x78>)
 80079ca:	2100      	movs	r1, #0
 80079cc:	6838      	ldr	r0, [r7, #0]
 80079ce:	f002 fae7 	bl	8009fa0 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 80079d2:	4915      	ldr	r1, [pc, #84]	; (8007a28 <sai_init+0x7c>)
 80079d4:	687a      	ldr	r2, [r7, #4]
 80079d6:	4613      	mov	r3, r2
 80079d8:	009b      	lsls	r3, r3, #2
 80079da:	4413      	add	r3, r2
 80079dc:	009b      	lsls	r3, r3, #2
 80079de:	440b      	add	r3, r1
 80079e0:	330c      	adds	r3, #12
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	b218      	sxth	r0, r3
 80079e6:	4910      	ldr	r1, [pc, #64]	; (8007a28 <sai_init+0x7c>)
 80079e8:	687a      	ldr	r2, [r7, #4]
 80079ea:	4613      	mov	r3, r2
 80079ec:	009b      	lsls	r3, r3, #2
 80079ee:	4413      	add	r3, r2
 80079f0:	009b      	lsls	r3, r3, #2
 80079f2:	440b      	add	r3, r1
 80079f4:	3308      	adds	r3, #8
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4619      	mov	r1, r3
 80079fa:	f002 f902 	bl	8009c02 <kz_setintr>
		// 
		this->ch = ch;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	b2da      	uxtb	r2, r3
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	701a      	strb	r2, [r3, #0]
		// 
		this->status = ST_INTIALIZED;
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	2201      	movs	r2, #1
 8007a0a:	705a      	strb	r2, [r3, #1]
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	3301      	adds	r3, #1
 8007a10:	607b      	str	r3, [r7, #4]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d0cf      	beq.n	80079b8 <sai_init+0xc>
	}
	
	return;
 8007a18:	bf00      	nop
}
 8007a1a:	3708      	adds	r7, #8
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}
 8007a20:	2006f458 	.word	0x2006f458
 8007a24:	00010020 	.word	0x00010020
 8007a28:	0800ad50 	.word	0x0800ad50

08007a2c <sai_open_dma>:
}

// SAI
// DMA
int32_t sai_open_dma(SAI_CH ch, SAI_OPEN *par, SAI_CALLBACK callback, void *callback_vp)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b086      	sub	sp, #24
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	60b9      	str	r1, [r7, #8]
 8007a34:	607a      	str	r2, [r7, #4]
 8007a36:	603b      	str	r3, [r7, #0]
 8007a38:	4603      	mov	r3, r0
 8007a3a:	73fb      	strb	r3, [r7, #15]
	SAI_CTL *this;
	int32_t ret;
	
	// ch
	if (ch >= SAI_CH_MAX) {
 8007a3c:	7bfb      	ldrb	r3, [r7, #15]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d002      	beq.n	8007a48 <sai_open_dma+0x1c>
		return -1;
 8007a42:	f04f 33ff 	mov.w	r3, #4294967295
 8007a46:	e048      	b.n	8007ada <sai_open_dma+0xae>
	}
	
	// parNULL
	if (par == NULL) {
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d102      	bne.n	8007a54 <sai_open_dma+0x28>
		return -1;
 8007a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8007a52:	e042      	b.n	8007ada <sai_open_dma+0xae>
	}
	
	// 
	this = get_myself(ch);
 8007a54:	7bfa      	ldrb	r2, [r7, #15]
 8007a56:	4613      	mov	r3, r2
 8007a58:	02db      	lsls	r3, r3, #11
 8007a5a:	4413      	add	r3, r2
 8007a5c:	015b      	lsls	r3, r3, #5
 8007a5e:	4a21      	ldr	r2, [pc, #132]	; (8007ae4 <sai_open_dma+0xb8>)
 8007a60:	4413      	add	r3, r2
 8007a62:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->status != ST_INTIALIZED) {
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	785b      	ldrb	r3, [r3, #1]
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d002      	beq.n	8007a72 <sai_open_dma+0x46>
		return -1;
 8007a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8007a70:	e033      	b.n	8007ada <sai_open_dma+0xae>
	}
	
	// 
	if (set_config(ch, par) != 0) {
 8007a72:	7bfb      	ldrb	r3, [r7, #15]
 8007a74:	68b9      	ldr	r1, [r7, #8]
 8007a76:	4618      	mov	r0, r3
 8007a78:	f7ff fe7e 	bl	8007778 <set_config>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d002      	beq.n	8007a88 <sai_open_dma+0x5c>
		return -1;
 8007a82:	f04f 33ff 	mov.w	r3, #4294967295
 8007a86:	e028      	b.n	8007ada <sai_open_dma+0xae>
	}
	
	// DMA
	if (sai_dma_info[ch].ch != DMA_CH_MAX) {
 8007a88:	7bfb      	ldrb	r3, [r7, #15]
 8007a8a:	4a17      	ldr	r2, [pc, #92]	; (8007ae8 <sai_open_dma+0xbc>)
 8007a8c:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8007a90:	2b07      	cmp	r3, #7
 8007a92:	d00f      	beq.n	8007ab4 <sai_open_dma+0x88>
		ret = dma_open(sai_dma_info[ch].ch, sai_dma_info[ch].resorce, sai_dma_callback, this);
 8007a94:	7bfb      	ldrb	r3, [r7, #15]
 8007a96:	4a14      	ldr	r2, [pc, #80]	; (8007ae8 <sai_open_dma+0xbc>)
 8007a98:	f812 0033 	ldrb.w	r0, [r2, r3, lsl #3]
 8007a9c:	2100      	movs	r1, #0
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	4a12      	ldr	r2, [pc, #72]	; (8007aec <sai_open_dma+0xc0>)
 8007aa2:	f7fe fe37 	bl	8006714 <dma_open>
 8007aa6:	6138      	str	r0, [r7, #16]
		if (ret != 0) {
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d005      	beq.n	8007aba <sai_open_dma+0x8e>
			return -1;
 8007aae:	f04f 33ff 	mov.w	r3, #4294967295
 8007ab2:	e012      	b.n	8007ada <sai_open_dma+0xae>
		}
	// DMA
	} else {
		return -1;
 8007ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8007ab8:	e00f      	b.n	8007ada <sai_open_dma+0xae>
	}
	
	// 
	this->tx_info.callback = callback;
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8007ac0:	3318      	adds	r3, #24
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	601a      	str	r2, [r3, #0]
	this->tx_info.callback_vp = callback_vp;
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8007acc:	331c      	adds	r3, #28
 8007ace:	683a      	ldr	r2, [r7, #0]
 8007ad0:	601a      	str	r2, [r3, #0]
	
	// 
	this->status = ST_OPENED;
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	2202      	movs	r2, #2
 8007ad6:	705a      	strb	r2, [r3, #1]
	
	return 0;
 8007ad8:	2300      	movs	r3, #0
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3718      	adds	r7, #24
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}
 8007ae2:	bf00      	nop
 8007ae4:	2006f458 	.word	0x2006f458
 8007ae8:	0800adb8 	.word	0x0800adb8
 8007aec:	08007609 	.word	0x08007609

08007af0 <sai_send_dma>:
	return 0;
}

// SAI
int32_t sai_send_dma(SAI_CH ch, uint32_t *data, uint32_t size)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b08c      	sub	sp, #48	; 0x30
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	4603      	mov	r3, r0
 8007af8:	60b9      	str	r1, [r7, #8]
 8007afa:	607a      	str	r2, [r7, #4]
 8007afc:	73fb      	strb	r3, [r7, #15]
	SAI_CTL *this;
	DMA_SEND send_info;
	int32_t ret;
	
	// ch
	if (ch >= SAI_CH_MAX) {
 8007afe:	7bfb      	ldrb	r3, [r7, #15]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d002      	beq.n	8007b0a <sai_send_dma+0x1a>
		return -1;
 8007b04:	f04f 33ff 	mov.w	r3, #4294967295
 8007b08:	e05c      	b.n	8007bc4 <sai_send_dma+0xd4>
	}
	
	// parNULL
	if (data == NULL) {
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d102      	bne.n	8007b16 <sai_send_dma+0x26>
		return -1;
 8007b10:	f04f 33ff 	mov.w	r3, #4294967295
 8007b14:	e056      	b.n	8007bc4 <sai_send_dma+0xd4>
	}
	
	// 
	this = get_myself(ch);
 8007b16:	7bfa      	ldrb	r2, [r7, #15]
 8007b18:	4613      	mov	r3, r2
 8007b1a:	02db      	lsls	r3, r3, #11
 8007b1c:	4413      	add	r3, r2
 8007b1e:	015b      	lsls	r3, r3, #5
 8007b20:	4a2a      	ldr	r2, [pc, #168]	; (8007bcc <sai_send_dma+0xdc>)
 8007b22:	4413      	add	r3, r2
 8007b24:	62fb      	str	r3, [r7, #44]	; 0x2c
	
	// 
	if (this->status != ST_OPENED) {
 8007b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b28:	785b      	ldrb	r3, [r3, #1]
 8007b2a:	2b02      	cmp	r3, #2
 8007b2c:	d002      	beq.n	8007b34 <sai_send_dma+0x44>
		return -1;
 8007b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8007b32:	e047      	b.n	8007bc4 <sai_send_dma+0xd4>
	}
	
	// 
	sai_base_addr = get_reg(ch);
 8007b34:	7bfa      	ldrb	r2, [r7, #15]
 8007b36:	4926      	ldr	r1, [pc, #152]	; (8007bd0 <sai_send_dma+0xe0>)
 8007b38:	4613      	mov	r3, r2
 8007b3a:	009b      	lsls	r3, r3, #2
 8007b3c:	4413      	add	r3, r2
 8007b3e:	009b      	lsls	r3, r3, #2
 8007b40:	440b      	add	r3, r1
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	62bb      	str	r3, [r7, #40]	; 0x28
	
	// DMA
	memset(&send_info, 0, sizeof(DMA_SEND));
 8007b46:	f107 0310 	add.w	r3, r7, #16
 8007b4a:	2214      	movs	r2, #20
 8007b4c:	2100      	movs	r1, #0
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f002 fa26 	bl	8009fa0 <memset>
	
	// 
	send_info.src_addr       = (uint32_t)data;
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	613b      	str	r3, [r7, #16]
	send_info.src_addr_inc   = TRUE;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	753b      	strb	r3, [r7, #20]
	send_info.dst_addr       = (uint32_t)(&(sai_base_addr->adr));
 8007b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b5e:	3320      	adds	r3, #32
 8007b60:	61bb      	str	r3, [r7, #24]
	send_info.dst_addr_inc   = FALSE;
 8007b62:	2300      	movs	r3, #0
 8007b64:	773b      	strb	r3, [r7, #28]
	send_info.transfer_unit  = DMA_TRANSFER_UNIT_32BIT;		// (*) 32bit
 8007b66:	2302      	movs	r3, #2
 8007b68:	777b      	strb	r3, [r7, #29]
	send_info.transfer_count = size/4;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	089b      	lsrs	r3, r3, #2
 8007b6e:	623b      	str	r3, [r7, #32]
	
	// DMA
	if (sai_dma_info[ch].ch != DMA_CH_MAX) {
 8007b70:	7bfb      	ldrb	r3, [r7, #15]
 8007b72:	4a18      	ldr	r2, [pc, #96]	; (8007bd4 <sai_send_dma+0xe4>)
 8007b74:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8007b78:	2b07      	cmp	r3, #7
 8007b7a:	d010      	beq.n	8007b9e <sai_send_dma+0xae>
		ret = dma_start(sai_dma_info[ch].ch, &send_info);
 8007b7c:	7bfb      	ldrb	r3, [r7, #15]
 8007b7e:	4a15      	ldr	r2, [pc, #84]	; (8007bd4 <sai_send_dma+0xe4>)
 8007b80:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8007b84:	f107 0210 	add.w	r2, r7, #16
 8007b88:	4611      	mov	r1, r2
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f7fe fe28 	bl	80067e0 <dma_start>
 8007b90:	6278      	str	r0, [r7, #36]	; 0x24
		if (ret != 0) {
 8007b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d005      	beq.n	8007ba4 <sai_send_dma+0xb4>
			return -1;
 8007b98:	f04f 33ff 	mov.w	r3, #4294967295
 8007b9c:	e012      	b.n	8007bc4 <sai_send_dma+0xd4>
		}
	// DMA
	} else {
		return -1;
 8007b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8007ba2:	e00f      	b.n	8007bc4 <sai_send_dma+0xd4>
	}
	
	// DMA
	sai_base_addr->acr1 |= ACR1_DMAEN;
 8007ba4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bae:	605a      	str	r2, [r3, #4]
	
	// SAI
	sai_base_addr->acr1 |= ACR1_SAIEN;
 8007bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bba:	605a      	str	r2, [r3, #4]
	
	// 
	this->status = ST_RUN;
 8007bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bbe:	2203      	movs	r2, #3
 8007bc0:	705a      	strb	r2, [r3, #1]
	
	return 0;
 8007bc2:	2300      	movs	r3, #0
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	3730      	adds	r7, #48	; 0x30
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	bd80      	pop	{r7, pc}
 8007bcc:	2006f458 	.word	0x2006f458
 8007bd0:	0800ad50 	.word	0x0800ad50
 8007bd4:	0800adb8 	.word	0x0800adb8

08007bd8 <sai_stop_dma>:

// SAI
int32_t sai_stop_dma(SAI_CH ch)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b084      	sub	sp, #16
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	4603      	mov	r3, r0
 8007be0:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_sai *sai_base_addr;
	SAI_CTL *this;
	
	// ch
	if (ch >= SAI_CH_MAX) {
 8007be2:	79fb      	ldrb	r3, [r7, #7]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d002      	beq.n	8007bee <sai_stop_dma+0x16>
		return -1;
 8007be8:	f04f 33ff 	mov.w	r3, #4294967295
 8007bec:	e02e      	b.n	8007c4c <sai_stop_dma+0x74>
	}
	
	// 
	this = get_myself(ch);
 8007bee:	79fa      	ldrb	r2, [r7, #7]
 8007bf0:	4613      	mov	r3, r2
 8007bf2:	02db      	lsls	r3, r3, #11
 8007bf4:	4413      	add	r3, r2
 8007bf6:	015b      	lsls	r3, r3, #5
 8007bf8:	4a16      	ldr	r2, [pc, #88]	; (8007c54 <sai_stop_dma+0x7c>)
 8007bfa:	4413      	add	r3, r2
 8007bfc:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_RUN) {
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	785b      	ldrb	r3, [r3, #1]
 8007c02:	2b03      	cmp	r3, #3
 8007c04:	d002      	beq.n	8007c0c <sai_stop_dma+0x34>
		return -1;
 8007c06:	f04f 33ff 	mov.w	r3, #4294967295
 8007c0a:	e01f      	b.n	8007c4c <sai_stop_dma+0x74>
	}
	
	// 
	sai_base_addr = get_reg(ch);
 8007c0c:	79fa      	ldrb	r2, [r7, #7]
 8007c0e:	4912      	ldr	r1, [pc, #72]	; (8007c58 <sai_stop_dma+0x80>)
 8007c10:	4613      	mov	r3, r2
 8007c12:	009b      	lsls	r3, r3, #2
 8007c14:	4413      	add	r3, r2
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	440b      	add	r3, r1
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	60bb      	str	r3, [r7, #8]
	
	// DMA
	sai_base_addr->acr1 &= ~ACR1_DMAEN;
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	685b      	ldr	r3, [r3, #4]
 8007c22:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	605a      	str	r2, [r3, #4]
	
	// SAI
	sai_base_addr->acr1 &= ~ACR1_SAIEN;
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	605a      	str	r2, [r3, #4]
	
	// DMA
	dma_stop(sai_dma_info[ch].ch);
 8007c36:	79fb      	ldrb	r3, [r7, #7]
 8007c38:	4a08      	ldr	r2, [pc, #32]	; (8007c5c <sai_stop_dma+0x84>)
 8007c3a:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f7fe ff4e 	bl	8006ae0 <dma_stop>
	
	// 
	this->status = ST_OPENED;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	2202      	movs	r2, #2
 8007c48:	705a      	strb	r2, [r3, #1]
	
	return 0;
 8007c4a:	2300      	movs	r3, #0
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3710      	adds	r7, #16
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}
 8007c54:	2006f458 	.word	0x2006f458
 8007c58:	0800ad50 	.word	0x0800ad50
 8007c5c:	0800adb8 	.word	0x0800adb8

08007c60 <get_fifo_empty_num>:
#define get_int_prio(ch)	(usart_cfg[ch].int_priority)		// 
#define get_clk_no(ch)		(usart_cfg[ch].clk)					// 

// fifo
static uint16_t get_fifo_empty_num(uint16_t r_idx, uint16_t w_idx)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b085      	sub	sp, #20
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	4603      	mov	r3, r0
 8007c68:	460a      	mov	r2, r1
 8007c6a:	80fb      	strh	r3, [r7, #6]
 8007c6c:	4613      	mov	r3, r2
 8007c6e:	80bb      	strh	r3, [r7, #4]
	uint16_t empty_num;
	
	if (r_idx > w_idx) {
 8007c70:	88fa      	ldrh	r2, [r7, #6]
 8007c72:	88bb      	ldrh	r3, [r7, #4]
 8007c74:	429a      	cmp	r2, r3
 8007c76:	d904      	bls.n	8007c82 <get_fifo_empty_num+0x22>
		empty_num = r_idx - w_idx;
 8007c78:	88fa      	ldrh	r2, [r7, #6]
 8007c7a:	88bb      	ldrh	r3, [r7, #4]
 8007c7c:	1ad3      	subs	r3, r2, r3
 8007c7e:	81fb      	strh	r3, [r7, #14]
 8007c80:	e006      	b.n	8007c90 <get_fifo_empty_num+0x30>
	} else {
		empty_num = ((USART_BUF_SIZE - w_idx) + r_idx);
 8007c82:	88fa      	ldrh	r2, [r7, #6]
 8007c84:	88bb      	ldrh	r3, [r7, #4]
 8007c86:	1ad3      	subs	r3, r2, r3
 8007c88:	b29b      	uxth	r3, r3
 8007c8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c8e:	81fb      	strh	r3, [r7, #14]
	}
	
	return empty_num;
 8007c90:	89fb      	ldrh	r3, [r7, #14]
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3714      	adds	r7, #20
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr
	...

08007ca0 <usart_common_handler>:

/*  */
static void usart_common_handler(USART_CH ch){
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b086      	sub	sp, #24
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	71fb      	strb	r3, [r7, #7]
	RING_BUF *buf_info;
	volatile struct stm32l4_usart *usart_base_addr;
	uint8_t data;
	
	// 
	usart_base_addr = get_reg(ch);
 8007caa:	79fa      	ldrb	r2, [r7, #7]
 8007cac:	4953      	ldr	r1, [pc, #332]	; (8007dfc <usart_common_handler+0x15c>)
 8007cae:	4613      	mov	r3, r2
 8007cb0:	005b      	lsls	r3, r3, #1
 8007cb2:	4413      	add	r3, r2
 8007cb4:	00db      	lsls	r3, r3, #3
 8007cb6:	440b      	add	r3, r1
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	617b      	str	r3, [r7, #20]
	// 
	this = get_myself(ch);
 8007cbc:	79fb      	ldrb	r3, [r7, #7]
 8007cbe:	f640 022c 	movw	r2, #2092	; 0x82c
 8007cc2:	fb02 f303 	mul.w	r3, r2, r3
 8007cc6:	4a4e      	ldr	r2, [pc, #312]	; (8007e00 <usart_common_handler+0x160>)
 8007cc8:	4413      	add	r3, r2
 8007cca:	613b      	str	r3, [r7, #16]
	
	// 
	if (usart_base_addr->isr & (ISR_ORE | ISR_FE | ISR_PE)) {
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	69db      	ldr	r3, [r3, #28]
		// 
		//while(1){};
	}
	
	// 
	if (usart_base_addr->isr & ISR_RXFNE) {
 8007cd0:	697b      	ldr	r3, [r7, #20]
 8007cd2:	69db      	ldr	r3, [r3, #28]
 8007cd4:	f003 0320 	and.w	r3, r3, #32
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d03b      	beq.n	8007d54 <usart_common_handler+0xb4>
		// 
		data = usart_base_addr->rdr;
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ce0:	73fb      	strb	r3, [r7, #15]
		// 
		buf_info = &(this->r_buf);
 8007ce2:	693b      	ldr	r3, [r7, #16]
 8007ce4:	3314      	adds	r3, #20
 8007ce6:	60bb      	str	r3, [r7, #8]
		// ?
		if (((buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U)) != buf_info->r_idx) {
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8007cee:	3301      	adds	r3, #1
 8007cf0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007cf4:	68ba      	ldr	r2, [r7, #8]
 8007cf6:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	; 0x400
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d02a      	beq.n	8007d54 <usart_common_handler+0xb4>
			// 
			buf_info->buf[buf_info->w_idx] = data;
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8007d04:	4619      	mov	r1, r3
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	7bfa      	ldrb	r2, [r7, #15]
 8007d0a:	545a      	strb	r2, [r3, r1]
			// 
			buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8007d12:	3301      	adds	r3, #1
 8007d14:	b29b      	uxth	r3, r3
 8007d16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d1a:	b29a      	uxth	r2, r3
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
			// 
			if (this->rcv_tsk_id != 0) {
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d014      	beq.n	8007d54 <usart_common_handler+0xb4>
				// 
				if ((buf_info->w_idx - buf_info->r_idx) >= this->read_size) {
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8007d30:	461a      	mov	r2, r3
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8007d38:	1ad3      	subs	r3, r2, r3
 8007d3a:	461a      	mov	r2, r3
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	689b      	ldr	r3, [r3, #8]
 8007d40:	429a      	cmp	r2, r3
 8007d42:	d307      	bcc.n	8007d54 <usart_common_handler+0xb4>
					// 
					this->read_size = 0;
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	2200      	movs	r2, #0
 8007d48:	609a      	str	r2, [r3, #8]
					// 
					kx_wakeup(this->rcv_tsk_id);
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	4618      	mov	r0, r3
 8007d50:	f001 ff7d 	bl	8009c4e <kx_wakeup>
		}
	}
	
	// 
	// ?  ?
	if ((usart_base_addr->cr3 & CR3_TXFTIE) && (usart_base_addr->isr & ISR_TXFNF)) {
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	689b      	ldr	r3, [r3, #8]
 8007d58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d048      	beq.n	8007df2 <usart_common_handler+0x152>
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	69db      	ldr	r3, [r3, #28]
 8007d64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d042      	beq.n	8007df2 <usart_common_handler+0x152>
		// 
		buf_info = &(this->s_buf);
 8007d6c:	693b      	ldr	r3, [r7, #16]
 8007d6e:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8007d72:	60bb      	str	r3, [r7, #8]
		if (buf_info->w_idx != buf_info->r_idx) {
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d030      	beq.n	8007de6 <usart_common_handler+0x146>
			// 
			usart_base_addr->tdr = buf_info->buf[buf_info->r_idx];
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	5c9b      	ldrb	r3, [r3, r2]
 8007d90:	461a      	mov	r2, r3
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	629a      	str	r2, [r3, #40]	; 0x28
			// 
			buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8007d9c:	3301      	adds	r3, #1
 8007d9e:	b29b      	uxth	r3, r3
 8007da0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007da4:	b29a      	uxth	r2, r3
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
			// 
			if (this->snd_tsk_id != 0) {
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	68db      	ldr	r3, [r3, #12]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d01e      	beq.n	8007df2 <usart_common_handler+0x152>
				// 
				if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) >= this->send_size) {
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8007dc0:	4619      	mov	r1, r3
 8007dc2:	4610      	mov	r0, r2
 8007dc4:	f7ff ff4c 	bl	8007c60 <get_fifo_empty_num>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	461a      	mov	r2, r3
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	691b      	ldr	r3, [r3, #16]
 8007dd0:	429a      	cmp	r2, r3
 8007dd2:	d30e      	bcc.n	8007df2 <usart_common_handler+0x152>
					// 
					this->send_size = 0;
 8007dd4:	693b      	ldr	r3, [r7, #16]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	611a      	str	r2, [r3, #16]
					// 
					kx_wakeup(this->snd_tsk_id);
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	68db      	ldr	r3, [r3, #12]
 8007dde:	4618      	mov	r0, r3
 8007de0:	f001 ff35 	bl	8009c4e <kx_wakeup>
		} else {
			// 
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
		}
	}
}
 8007de4:	e005      	b.n	8007df2 <usart_common_handler+0x152>
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	689b      	ldr	r3, [r3, #8]
 8007dea:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8007dee:	697b      	ldr	r3, [r7, #20]
 8007df0:	609a      	str	r2, [r3, #8]
}
 8007df2:	bf00      	nop
 8007df4:	3718      	adds	r7, #24
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}
 8007dfa:	bf00      	nop
 8007dfc:	0800adc0 	.word	0x0800adc0
 8007e00:	2007f478 	.word	0x2007f478

08007e04 <usart1_handler>:

/*  */
void usart1_handler(void){
 8007e04:	b580      	push	{r7, lr}
 8007e06:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH1);
 8007e08:	2000      	movs	r0, #0
 8007e0a:	f7ff ff49 	bl	8007ca0 <usart_common_handler>
}
 8007e0e:	bf00      	nop
 8007e10:	bd80      	pop	{r7, pc}

08007e12 <usart2_handler>:

void usart2_handler(void){
 8007e12:	b580      	push	{r7, lr}
 8007e14:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH2);
 8007e16:	2001      	movs	r0, #1
 8007e18:	f7ff ff42 	bl	8007ca0 <usart_common_handler>
}
 8007e1c:	bf00      	nop
 8007e1e:	bd80      	pop	{r7, pc}

08007e20 <calc_brr>:

// 
static uint32_t calc_brr(USART_CH ch, uint32_t baudrate)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b084      	sub	sp, #16
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	4603      	mov	r3, r0
 8007e28:	6039      	str	r1, [r7, #0]
 8007e2a:	71fb      	strb	r3, [r7, #7]
	uint32_t clk;
	
	// 
	clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 8007e2c:	79fa      	ldrb	r2, [r7, #7]
 8007e2e:	490a      	ldr	r1, [pc, #40]	; (8007e58 <calc_brr+0x38>)
 8007e30:	4613      	mov	r3, r2
 8007e32:	005b      	lsls	r3, r3, #1
 8007e34:	4413      	add	r3, r2
 8007e36:	00db      	lsls	r3, r3, #3
 8007e38:	440b      	add	r3, r1
 8007e3a:	3314      	adds	r3, #20
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f7fb fb5e 	bl	8003500 <HAL_RCCEx_GetPeriphCLKFreq>
 8007e44:	60f8      	str	r0, [r7, #12]
	
	return (clk/baudrate);
 8007e46:	68fa      	ldr	r2, [r7, #12]
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8007e4e:	4618      	mov	r0, r3
 8007e50:	3710      	adds	r7, #16
 8007e52:	46bd      	mov	sp, r7
 8007e54:	bd80      	pop	{r7, pc}
 8007e56:	bf00      	nop
 8007e58:	0800adc0 	.word	0x0800adc0

08007e5c <usart_init>:

// 
// USART
void usart_init(void)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b082      	sub	sp, #8
 8007e60:	af00      	add	r7, sp, #0
	uint32_t ch;
	USART_CTL *this;
	
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 8007e62:	2300      	movs	r3, #0
 8007e64:	607b      	str	r3, [r7, #4]
 8007e66:	e029      	b.n	8007ebc <usart_init+0x60>
		// 
		this = get_myself(ch);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f640 022c 	movw	r2, #2092	; 0x82c
 8007e6e:	fb02 f303 	mul.w	r3, r2, r3
 8007e72:	4a16      	ldr	r2, [pc, #88]	; (8007ecc <usart_init+0x70>)
 8007e74:	4413      	add	r3, r2
 8007e76:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(USART_CTL));
 8007e78:	f640 022c 	movw	r2, #2092	; 0x82c
 8007e7c:	2100      	movs	r1, #0
 8007e7e:	6838      	ldr	r0, [r7, #0]
 8007e80:	f002 f88e 	bl	8009fa0 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8007e84:	4912      	ldr	r1, [pc, #72]	; (8007ed0 <usart_init+0x74>)
 8007e86:	687a      	ldr	r2, [r7, #4]
 8007e88:	4613      	mov	r3, r2
 8007e8a:	005b      	lsls	r3, r3, #1
 8007e8c:	4413      	add	r3, r2
 8007e8e:	00db      	lsls	r3, r3, #3
 8007e90:	440b      	add	r3, r1
 8007e92:	330c      	adds	r3, #12
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	b218      	sxth	r0, r3
 8007e98:	490d      	ldr	r1, [pc, #52]	; (8007ed0 <usart_init+0x74>)
 8007e9a:	687a      	ldr	r2, [r7, #4]
 8007e9c:	4613      	mov	r3, r2
 8007e9e:	005b      	lsls	r3, r3, #1
 8007ea0:	4413      	add	r3, r2
 8007ea2:	00db      	lsls	r3, r3, #3
 8007ea4:	440b      	add	r3, r1
 8007ea6:	3308      	adds	r3, #8
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4619      	mov	r1, r3
 8007eac:	f001 fea9 	bl	8009c02 <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	2201      	movs	r2, #1
 8007eb4:	701a      	strb	r2, [r3, #0]
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	3301      	adds	r3, #1
 8007eba:	607b      	str	r3, [r7, #4]
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2b01      	cmp	r3, #1
 8007ec0:	d9d2      	bls.n	8007e68 <usart_init+0xc>
	}
	
	return;
 8007ec2:	bf00      	nop
}
 8007ec4:	3708      	adds	r7, #8
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}
 8007eca:	bf00      	nop
 8007ecc:	2007f478 	.word	0x2007f478
 8007ed0:	0800adc0 	.word	0x0800adc0

08007ed4 <usart_open>:

// USART
int32_t usart_open(USART_CH ch, uint32_t baudrate)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b084      	sub	sp, #16
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	4603      	mov	r3, r0
 8007edc:	6039      	str	r1, [r7, #0]
 8007ede:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_usart *usart_base_addr;
	USART_CTL *this = get_myself(ch);
 8007ee0:	79fb      	ldrb	r3, [r7, #7]
 8007ee2:	f640 022c 	movw	r2, #2092	; 0x82c
 8007ee6:	fb02 f303 	mul.w	r3, r2, r3
 8007eea:	4a37      	ldr	r2, [pc, #220]	; (8007fc8 <usart_open+0xf4>)
 8007eec:	4413      	add	r3, r2
 8007eee:	60fb      	str	r3, [r7, #12]
	
	// 
	if (ch >= USART_CH_MAX) {
 8007ef0:	79fb      	ldrb	r3, [r7, #7]
 8007ef2:	2b01      	cmp	r3, #1
 8007ef4:	d902      	bls.n	8007efc <usart_open+0x28>
		return -1;
 8007ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8007efa:	e061      	b.n	8007fc0 <usart_open+0xec>
	}
	
	// 
	if (this->status != ST_INTIALIZED) {
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	781b      	ldrb	r3, [r3, #0]
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d002      	beq.n	8007f0a <usart_open+0x36>
		return -1;
 8007f04:	f04f 33ff 	mov.w	r3, #4294967295
 8007f08:	e05a      	b.n	8007fc0 <usart_open+0xec>
	}
	
	// 
	usart_base_addr = get_reg(ch);
 8007f0a:	79fa      	ldrb	r2, [r7, #7]
 8007f0c:	492f      	ldr	r1, [pc, #188]	; (8007fcc <usart_open+0xf8>)
 8007f0e:	4613      	mov	r3, r2
 8007f10:	005b      	lsls	r3, r3, #1
 8007f12:	4413      	add	r3, r2
 8007f14:	00db      	lsls	r3, r3, #3
 8007f16:	440b      	add	r3, r1
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	60bb      	str	r3, [r7, #8]
	// 
	usart_base_addr->brr = calc_brr(ch, baudrate);
 8007f1c:	79fb      	ldrb	r3, [r7, #7]
 8007f1e:	6839      	ldr	r1, [r7, #0]
 8007f20:	4618      	mov	r0, r3
 8007f22:	f7ff ff7d 	bl	8007e20 <calc_brr>
 8007f26:	4602      	mov	r2, r0
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	60da      	str	r2, [r3, #12]
	// FIFO
	usart_base_addr->cr1 |= (CR1_FIFOEN | CR1_TE | CR1_RE);
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007f34:	f043 030c 	orr.w	r3, r3, #12
 8007f38:	68ba      	ldr	r2, [r7, #8]
 8007f3a:	6013      	str	r3, [r2, #0]
	// USART1
	usart_base_addr->cr1 |= CR1_UE ;
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f043 0201 	orr.w	r2, r3, #1
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	601a      	str	r2, [r3, #0]
	
	// FIFO
	// 
	usart_base_addr->cr3 &= (~CR3_TXFTCFG | ~CR3_RXFTCFG);
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	689a      	ldr	r2, [r3, #8]
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_TXFTCFG(5);
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	689b      	ldr	r3, [r3, #8]
 8007f54:	f043 4220 	orr.w	r2, r3, #2684354560	; 0xa0000000
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_RXFTCFG(0);
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	689a      	ldr	r2, [r3, #8]
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	609a      	str	r2, [r3, #8]
	
	// 
	usart_base_addr->cr3 |= CR3_RXFTIE;
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	689b      	ldr	r3, [r3, #8]
 8007f68:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	609a      	str	r2, [r3, #8]
	
	/*  */
    HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 8007f70:	79fa      	ldrb	r2, [r7, #7]
 8007f72:	4916      	ldr	r1, [pc, #88]	; (8007fcc <usart_open+0xf8>)
 8007f74:	4613      	mov	r3, r2
 8007f76:	005b      	lsls	r3, r3, #1
 8007f78:	4413      	add	r3, r2
 8007f7a:	00db      	lsls	r3, r3, #3
 8007f7c:	440b      	add	r3, r1
 8007f7e:	3304      	adds	r3, #4
 8007f80:	f993 0000 	ldrsb.w	r0, [r3]
 8007f84:	79fa      	ldrb	r2, [r7, #7]
 8007f86:	4911      	ldr	r1, [pc, #68]	; (8007fcc <usart_open+0xf8>)
 8007f88:	4613      	mov	r3, r2
 8007f8a:	005b      	lsls	r3, r3, #1
 8007f8c:	4413      	add	r3, r2
 8007f8e:	00db      	lsls	r3, r3, #3
 8007f90:	440b      	add	r3, r1
 8007f92:	3310      	adds	r3, #16
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	2200      	movs	r2, #0
 8007f98:	4619      	mov	r1, r3
 8007f9a:	f7f8 f9ea 	bl	8000372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(get_ire_type(ch));
 8007f9e:	79fa      	ldrb	r2, [r7, #7]
 8007fa0:	490a      	ldr	r1, [pc, #40]	; (8007fcc <usart_open+0xf8>)
 8007fa2:	4613      	mov	r3, r2
 8007fa4:	005b      	lsls	r3, r3, #1
 8007fa6:	4413      	add	r3, r2
 8007fa8:	00db      	lsls	r3, r3, #3
 8007faa:	440b      	add	r3, r1
 8007fac:	3304      	adds	r3, #4
 8007fae:	f993 3000 	ldrsb.w	r3, [r3]
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	f7f8 f9f9 	bl	80003aa <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2202      	movs	r2, #2
 8007fbc:	701a      	strb	r2, [r3, #0]
	
	return 0;
 8007fbe:	2300      	movs	r3, #0
}
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	3710      	adds	r7, #16
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	bd80      	pop	{r7, pc}
 8007fc8:	2007f478 	.word	0x2007f478
 8007fcc:	0800adc0 	.word	0x0800adc0

08007fd0 <usart_close>:

// USART
int32_t usart_close(USART_CH ch)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b084      	sub	sp, #16
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_usart *usart_base_addr;
	USART_CTL *this = get_myself(ch);
 8007fda:	79fb      	ldrb	r3, [r7, #7]
 8007fdc:	f640 022c 	movw	r2, #2092	; 0x82c
 8007fe0:	fb02 f303 	mul.w	r3, r2, r3
 8007fe4:	4a22      	ldr	r2, [pc, #136]	; (8008070 <usart_close+0xa0>)
 8007fe6:	4413      	add	r3, r2
 8007fe8:	60fb      	str	r3, [r7, #12]
	
	// 
	if (ch >= USART_CH_MAX) {
 8007fea:	79fb      	ldrb	r3, [r7, #7]
 8007fec:	2b01      	cmp	r3, #1
 8007fee:	d902      	bls.n	8007ff6 <usart_close+0x26>
		return -1;
 8007ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8007ff4:	e037      	b.n	8008066 <usart_close+0x96>
	}
	
	// 
	if (this->status != ST_OPENED) {
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	781b      	ldrb	r3, [r3, #0]
 8007ffa:	2b02      	cmp	r3, #2
 8007ffc:	d002      	beq.n	8008004 <usart_close+0x34>
		return -1;
 8007ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8008002:	e030      	b.n	8008066 <usart_close+0x96>
	}
	
	// 
	usart_base_addr = get_reg(ch);
 8008004:	79fa      	ldrb	r2, [r7, #7]
 8008006:	491b      	ldr	r1, [pc, #108]	; (8008074 <usart_close+0xa4>)
 8008008:	4613      	mov	r3, r2
 800800a:	005b      	lsls	r3, r3, #1
 800800c:	4413      	add	r3, r2
 800800e:	00db      	lsls	r3, r3, #3
 8008010:	440b      	add	r3, r1
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	60bb      	str	r3, [r7, #8]
	
	// 
	usart_base_addr->cr3 &= ~CR3_RXFTIE;
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	609a      	str	r2, [r3, #8]
	// 
	usart_base_addr->brr = 0x00000000;
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	2200      	movs	r2, #0
 8008026:	60da      	str	r2, [r3, #12]
	// FIFO
	usart_base_addr->cr1 &= (~(CR1_FIFOEN | CR1_TE | CR1_RE));
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008030:	f023 030c 	bic.w	r3, r3, #12
 8008034:	68ba      	ldr	r2, [r7, #8]
 8008036:	6013      	str	r3, [r2, #0]
	// USART1
	usart_base_addr->cr1 &= CR1_UE ;
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f003 0201 	and.w	r2, r3, #1
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	601a      	str	r2, [r3, #0]
	
	/*  */
    HAL_NVIC_DisableIRQ(get_ire_type(ch));
 8008044:	79fa      	ldrb	r2, [r7, #7]
 8008046:	490b      	ldr	r1, [pc, #44]	; (8008074 <usart_close+0xa4>)
 8008048:	4613      	mov	r3, r2
 800804a:	005b      	lsls	r3, r3, #1
 800804c:	4413      	add	r3, r2
 800804e:	00db      	lsls	r3, r3, #3
 8008050:	440b      	add	r3, r1
 8008052:	3304      	adds	r3, #4
 8008054:	f993 3000 	ldrsb.w	r3, [r3]
 8008058:	4618      	mov	r0, r3
 800805a:	f7f8 f9b4 	bl	80003c6 <HAL_NVIC_DisableIRQ>
	
	// 
	this->status = ST_INTIALIZED;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	2201      	movs	r2, #1
 8008062:	701a      	strb	r2, [r3, #0]
	
	return 0;
 8008064:	2300      	movs	r3, #0
}
 8008066:	4618      	mov	r0, r3
 8008068:	3710      	adds	r7, #16
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}
 800806e:	bf00      	nop
 8008070:	2007f478 	.word	0x2007f478
 8008074:	0800adc0 	.word	0x0800adc0

08008078 <usart_send>:

// USART
int32_t usart_send(USART_CH ch, uint8_t *data, uint32_t size) 
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b088      	sub	sp, #32
 800807c:	af00      	add	r7, sp, #0
 800807e:	4603      	mov	r3, r0
 8008080:	60b9      	str	r1, [r7, #8]
 8008082:	607a      	str	r2, [r7, #4]
 8008084:	73fb      	strb	r3, [r7, #15]
	RING_BUF *buf_info;
	uint32_t i;
	volatile struct stm32l4_usart *usart_base_addr;
	
	// 
	if (ch >= USART_CH_MAX) {
 8008086:	7bfb      	ldrb	r3, [r7, #15]
 8008088:	2b01      	cmp	r3, #1
 800808a:	d902      	bls.n	8008092 <usart_send+0x1a>
		return -1;
 800808c:	f04f 33ff 	mov.w	r3, #4294967295
 8008090:	e062      	b.n	8008158 <usart_send+0xe0>
	}
	
	// NULL
	if (data == NULL) {
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d102      	bne.n	800809e <usart_send+0x26>
		return -1;
 8008098:	f04f 33ff 	mov.w	r3, #4294967295
 800809c:	e05c      	b.n	8008158 <usart_send+0xe0>
	}
	
	// 
	this = get_myself(ch);
 800809e:	7bfb      	ldrb	r3, [r7, #15]
 80080a0:	f640 022c 	movw	r2, #2092	; 0x82c
 80080a4:	fb02 f303 	mul.w	r3, r2, r3
 80080a8:	4a2d      	ldr	r2, [pc, #180]	; (8008160 <usart_send+0xe8>)
 80080aa:	4413      	add	r3, r2
 80080ac:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 80080ae:	69bb      	ldr	r3, [r7, #24]
 80080b0:	781b      	ldrb	r3, [r3, #0]
 80080b2:	2b02      	cmp	r3, #2
 80080b4:	d002      	beq.n	80080bc <usart_send+0x44>
		return -1;
 80080b6:	f04f 33ff 	mov.w	r3, #4294967295
 80080ba:	e04d      	b.n	8008158 <usart_send+0xe0>
	}
	
	// 
	buf_info = &(this->s_buf);
 80080bc:	69bb      	ldr	r3, [r7, #24]
 80080be:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80080c2:	617b      	str	r3, [r7, #20]
	
	// 
	if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) < size) {
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 80080ca:	697b      	ldr	r3, [r7, #20]
 80080cc:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80080d0:	4619      	mov	r1, r3
 80080d2:	4610      	mov	r0, r2
 80080d4:	f7ff fdc4 	bl	8007c60 <get_fifo_empty_num>
 80080d8:	4603      	mov	r3, r0
 80080da:	461a      	mov	r2, r3
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	429a      	cmp	r2, r3
 80080e0:	d209      	bcs.n	80080f6 <usart_send+0x7e>
		// 
		this->send_size = size;
 80080e2:	69bb      	ldr	r3, [r7, #24]
 80080e4:	687a      	ldr	r2, [r7, #4]
 80080e6:	611a      	str	r2, [r3, #16]
		// ID
		this->snd_tsk_id = kz_getid();
 80080e8:	f001 fd15 	bl	8009b16 <kz_getid>
 80080ec:	4602      	mov	r2, r0
 80080ee:	69bb      	ldr	r3, [r7, #24]
 80080f0:	60da      	str	r2, [r3, #12]
		// 
		kz_sleep();
 80080f2:	f001 fd03 	bl	8009afc <kz_sleep>
	}
	
	// 
	INTR_DISABLE;
 80080f6:	b672      	cpsid	i
	
	for (i = 0; i < size; i++) {
 80080f8:	2300      	movs	r3, #0
 80080fa:	61fb      	str	r3, [r7, #28]
 80080fc:	e017      	b.n	800812e <usart_send+0xb6>
		// 
		buf_info->buf[buf_info->w_idx] = *(data++);
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8008104:	4619      	mov	r1, r3
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	1c5a      	adds	r2, r3, #1
 800810a:	60ba      	str	r2, [r7, #8]
 800810c:	781a      	ldrb	r2, [r3, #0]
 800810e:	697b      	ldr	r3, [r7, #20]
 8008110:	545a      	strb	r2, [r3, r1]
		// 
		buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8008118:	3301      	adds	r3, #1
 800811a:	b29b      	uxth	r3, r3
 800811c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008120:	b29a      	uxth	r2, r3
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
	for (i = 0; i < size; i++) {
 8008128:	69fb      	ldr	r3, [r7, #28]
 800812a:	3301      	adds	r3, #1
 800812c:	61fb      	str	r3, [r7, #28]
 800812e:	69fa      	ldr	r2, [r7, #28]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	429a      	cmp	r2, r3
 8008134:	d3e3      	bcc.n	80080fe <usart_send+0x86>
	}
	
	// 
	INTR_ENABLE;
 8008136:	b662      	cpsie	i
	
	// USART
	usart_base_addr = get_reg(ch);
 8008138:	7bfa      	ldrb	r2, [r7, #15]
 800813a:	490a      	ldr	r1, [pc, #40]	; (8008164 <usart_send+0xec>)
 800813c:	4613      	mov	r3, r2
 800813e:	005b      	lsls	r3, r3, #1
 8008140:	4413      	add	r3, r2
 8008142:	00db      	lsls	r3, r3, #3
 8008144:	440b      	add	r3, r1
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	613b      	str	r3, [r7, #16]
	usart_base_addr->cr3 |= CR3_TXFTIE;
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	689b      	ldr	r3, [r3, #8]
 800814e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	609a      	str	r2, [r3, #8]
	
	return 0;
 8008156:	2300      	movs	r3, #0
}
 8008158:	4618      	mov	r0, r3
 800815a:	3720      	adds	r7, #32
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}
 8008160:	2007f478 	.word	0x2007f478
 8008164:	0800adc0 	.word	0x0800adc0

08008168 <usart_recv>:

// USART
int32_t usart_recv(USART_CH ch, uint8_t *data, uint32_t size) 
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b088      	sub	sp, #32
 800816c:	af00      	add	r7, sp, #0
 800816e:	4603      	mov	r3, r0
 8008170:	60b9      	str	r1, [r7, #8]
 8008172:	607a      	str	r2, [r7, #4]
 8008174:	73fb      	strb	r3, [r7, #15]
	RING_BUF *buf_info;
	uint32_t i;
	uint32_t cnt;
	
	// 
	if (ch >= USART_CH_MAX) {
 8008176:	7bfb      	ldrb	r3, [r7, #15]
 8008178:	2b01      	cmp	r3, #1
 800817a:	d902      	bls.n	8008182 <usart_recv+0x1a>
		return -1;
 800817c:	f04f 33ff 	mov.w	r3, #4294967295
 8008180:	e056      	b.n	8008230 <usart_recv+0xc8>
	}
	
	// NULL
	if (data == NULL) {
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d102      	bne.n	800818e <usart_recv+0x26>
		return -1;
 8008188:	f04f 33ff 	mov.w	r3, #4294967295
 800818c:	e050      	b.n	8008230 <usart_recv+0xc8>
	}
	
	// 
	this = get_myself(ch);
 800818e:	7bfb      	ldrb	r3, [r7, #15]
 8008190:	f640 022c 	movw	r2, #2092	; 0x82c
 8008194:	fb02 f303 	mul.w	r3, r2, r3
 8008198:	4a27      	ldr	r2, [pc, #156]	; (8008238 <usart_recv+0xd0>)
 800819a:	4413      	add	r3, r2
 800819c:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 800819e:	69bb      	ldr	r3, [r7, #24]
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	2b02      	cmp	r3, #2
 80081a4:	d002      	beq.n	80081ac <usart_recv+0x44>
		return -1;
 80081a6:	f04f 33ff 	mov.w	r3, #4294967295
 80081aa:	e041      	b.n	8008230 <usart_recv+0xc8>
	}
	
	// 
	buf_info = &(this->r_buf);
 80081ac:	69bb      	ldr	r3, [r7, #24]
 80081ae:	3314      	adds	r3, #20
 80081b0:	617b      	str	r3, [r7, #20]
	
	// FIFO
	cnt = buf_info->w_idx - buf_info->r_idx;
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80081b8:	461a      	mov	r2, r3
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80081c0:	1ad3      	subs	r3, r2, r3
 80081c2:	613b      	str	r3, [r7, #16]
	
	// 
	this->read_size = 0;
 80081c4:	69bb      	ldr	r3, [r7, #24]
 80081c6:	2200      	movs	r2, #0
 80081c8:	609a      	str	r2, [r3, #8]
	
	// sleep
	if (cnt < size) {
 80081ca:	693a      	ldr	r2, [r7, #16]
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d20b      	bcs.n	80081ea <usart_recv+0x82>
		// 
		this->read_size = size - cnt;
 80081d2:	687a      	ldr	r2, [r7, #4]
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	1ad2      	subs	r2, r2, r3
 80081d8:	69bb      	ldr	r3, [r7, #24]
 80081da:	609a      	str	r2, [r3, #8]
		// ID
		this->rcv_tsk_id = kz_getid();
 80081dc:	f001 fc9b 	bl	8009b16 <kz_getid>
 80081e0:	4602      	mov	r2, r0
 80081e2:	69bb      	ldr	r3, [r7, #24]
 80081e4:	605a      	str	r2, [r3, #4]
		// 
		kz_sleep();
 80081e6:	f001 fc89 	bl	8009afc <kz_sleep>
	}
	
	// 
	INTR_DISABLE;
 80081ea:	b672      	cpsid	i
	
	for (i = 0; i < size; i++) {
 80081ec:	2300      	movs	r3, #0
 80081ee:	61fb      	str	r3, [r7, #28]
 80081f0:	e018      	b.n	8008224 <usart_recv+0xbc>
		// 
		*data = buf_info->buf[buf_info->r_idx];
 80081f2:	697b      	ldr	r3, [r7, #20]
 80081f4:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80081f8:	461a      	mov	r2, r3
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	5c9a      	ldrb	r2, [r3, r2]
 80081fe:	68bb      	ldr	r3, [r7, #8]
 8008200:	701a      	strb	r2, [r3, #0]
		// 
		buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8008208:	3301      	adds	r3, #1
 800820a:	b29b      	uxth	r3, r3
 800820c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008210:	b29a      	uxth	r2, r3
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
		// 
		data++;
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	3301      	adds	r3, #1
 800821c:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < size; i++) {
 800821e:	69fb      	ldr	r3, [r7, #28]
 8008220:	3301      	adds	r3, #1
 8008222:	61fb      	str	r3, [r7, #28]
 8008224:	69fa      	ldr	r2, [r7, #28]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	429a      	cmp	r2, r3
 800822a:	d3e2      	bcc.n	80081f2 <usart_recv+0x8a>
	}
	
	// 
	INTR_ENABLE;
 800822c:	b662      	cpsie	i
	
	return cnt;
 800822e:	693b      	ldr	r3, [r7, #16]
}
 8008230:	4618      	mov	r0, r3
 8008232:	3720      	adds	r7, #32
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}
 8008238:	2007f478 	.word	0x2007f478

0800823c <test_tsk1>:
**===========================================================================
*/
static uint8_t test_data[16*1024];
// eXgp^XN 
static int test_tsk1(int argc, char *argv[])
{	
 800823c:	b580      	push	{r7, lr}
 800823e:	b084      	sub	sp, #16
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
 8008244:	6039      	str	r1, [r7, #0]
	uint32_t addr = 0x00000000;
 8008246:	2300      	movs	r3, #0
 8008248:	60fb      	str	r3, [r7, #12]
	
	// eXgf[^l
	memset(test_data, 0x5A, sizeof(test_data));
 800824a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800824e:	215a      	movs	r1, #90	; 0x5a
 8008250:	4805      	ldr	r0, [pc, #20]	; (8008268 <test_tsk1+0x2c>)
 8008252:	f001 fea5 	bl	8009fa0 <memset>
	
	while(1) {
		// 
		flash_mng_init();
 8008256:	f000 fa81 	bl	800875c <flash_mng_init>
		// 
		flash_mng_write(addr, test_data, sizeof(test_data));
 800825a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800825e:	4902      	ldr	r1, [pc, #8]	; (8008268 <test_tsk1+0x2c>)
 8008260:	68f8      	ldr	r0, [r7, #12]
 8008262:	f000 faa5 	bl	80087b0 <flash_mng_write>
		flash_mng_init();
 8008266:	e7f6      	b.n	8008256 <test_tsk1+0x1a>
 8008268:	200804d0 	.word	0x200804d0

0800826c <start_threads>:
	return 0;
}

/* VXeE^XN[UE^XNN */
static int start_threads(int argc, char *argv[])
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b084      	sub	sp, #16
 8008270:	af02      	add	r7, sp, #8
 8008272:	6078      	str	r0, [r7, #4]
 8008274:	6039      	str	r1, [r7, #0]
	// ytF
	usart_init();
 8008276:	f7ff fdf1 	bl	8007e5c <usart_init>
	i2c_wrapper_init();
 800827a:	f7fe fdc3 	bl	8006e04 <i2c_wrapper_init>
	sai_init();
 800827e:	f7ff fb95 	bl	80079ac <sai_init>
//	tim_init();
	dma_init();
 8008282:	f7fe fa0d 	bl	80066a0 <dma_init>
	
	// foCX
	bt_dev_init();
 8008286:	f7fd fd3f 	bl	8005d08 <bt_dev_init>
	pcm3060_init();
 800828a:	f7fd ff95 	bl	80061b8 <pcm3060_init>
	
	// }l[W
	wav_init();
 800828e:	f000 fca1 	bl	8008bd4 <wav_init>
	cyc_init();
 8008292:	f000 fa31 	bl	80086f8 <cyc_init>
	
	// Av
	console_init();
 8008296:	f7fc fb03 	bl	80048a0 <console_init>
	sound_app_init();
 800829a:	f7fc ffa7 	bl	80051ec <sound_app_init>
	
	// R}h
	bt_dev_set_cmd();
 800829e:	f7fd fe1f 	bl	8005ee0 <bt_dev_set_cmd>
	sound_app_set_cmd();
 80082a2:	f7fd f849 	bl	8005338 <sound_app_set_cmd>
	pcm3060_set_cmd();
 80082a6:	f7fe f8e7 	bl	8006478 <pcm3060_set_cmd>
	//kz_run(BT_mng_connect_sts, "BT_mng_connect_sts",  8, 0x1000, 0, NULL);
	//kz_run(BT_dev_main, "bt_dev",  8, 0x1000, 0, NULL);
	//kz_run(bluetoothdrv_main, "blue_tooth",  8, 0x200, 0, NULL);
	//kz_run(flash_main, "flash",  2, 0x200, 0, NULL);
	//kz_run(BTN_dev_main, "BTN_dev_main",  3, 0x1000, 0, NULL);
	kz_run(test_tsk1, "test_tsk1",  3, 0x1000, 0, NULL);
 80082aa:	2300      	movs	r3, #0
 80082ac:	9301      	str	r3, [sp, #4]
 80082ae:	2300      	movs	r3, #0
 80082b0:	9300      	str	r3, [sp, #0]
 80082b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80082b6:	2203      	movs	r2, #3
 80082b8:	4903      	ldr	r1, [pc, #12]	; (80082c8 <start_threads+0x5c>)
 80082ba:	4804      	ldr	r0, [pc, #16]	; (80082cc <start_threads+0x60>)
 80082bc:	f001 fbf8 	bl	8009ab0 <kz_run>
	
	/* DCAChXbhs */
	kz_chpri(15); 
 80082c0:	200f      	movs	r0, #15
 80082c2:	f001 fc35 	bl	8009b30 <kz_chpri>
	
	// VXe^XN
	//CTL_MSG_init();
	
	//INTR_ENABLE; /* L */
 	while (1) {
 80082c6:	e7fe      	b.n	80082c6 <start_threads+0x5a>
 80082c8:	0800a360 	.word	0x0800a360
 80082cc:	0800823d 	.word	0x0800823d

080082d0 <main>:
	
	return 0;
}

int main(void)
{	
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b082      	sub	sp, #8
 80082d4:	af02      	add	r7, sp, #8
	// ytFNbNL
	periferal_clock_init();
 80082d6:	f7fd f8bd 	bl	8005454 <periferal_clock_init>
	// st@NV
	pin_function_init();
 80082da:	f001 fcf3 	bl	8009cc4 <pin_function_init>
	
	/* OSJn */
	kz_start(start_threads, "idle", 0, 0x1000, 0, NULL);
 80082de:	2300      	movs	r3, #0
 80082e0:	9301      	str	r3, [sp, #4]
 80082e2:	2300      	movs	r3, #0
 80082e4:	9300      	str	r3, [sp, #0]
 80082e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80082ea:	2200      	movs	r2, #0
 80082ec:	4903      	ldr	r1, [pc, #12]	; (80082fc <main+0x2c>)
 80082ee:	4804      	ldr	r0, [pc, #16]	; (8008300 <main+0x30>)
 80082f0:	f001 f9ce 	bl	8009690 <kz_start>
	
	/*  */
	
	return 0;
 80082f4:	2300      	movs	r3, #0
}
 80082f6:	4618      	mov	r0, r3
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}
 80082fc:	0800a36c 	.word	0x0800a36c
 8008300:	0800826d 	.word	0x0800826d

08008304 <dbg_init>:
// ()
static DBG_TSK_INFO dbg_dispatch_tsk_info;

// 
void dbg_init(void)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b082      	sub	sp, #8
 8008308:	af00      	add	r7, sp, #0
	DBG_INT_INFO *int_info = &dbg_int_info;
 800830a:	4b0a      	ldr	r3, [pc, #40]	; (8008334 <dbg_init+0x30>)
 800830c:	607b      	str	r3, [r7, #4]
	DBG_INT_INFO *tsk_info = &dbg_tsk_info;
 800830e:	4b0a      	ldr	r3, [pc, #40]	; (8008338 <dbg_init+0x34>)
 8008310:	603b      	str	r3, [r7, #0]
	
	memset(int_info, 0, sizeof(DBG_INT_INFO));
 8008312:	f44f 724d 	mov.w	r2, #820	; 0x334
 8008316:	2100      	movs	r1, #0
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f001 fe41 	bl	8009fa0 <memset>
	memset(tsk_info, 0, sizeof(DBG_TSK_INFO));
 800831e:	f44f 72a4 	mov.w	r2, #328	; 0x148
 8008322:	2100      	movs	r1, #0
 8008324:	6838      	ldr	r0, [r7, #0]
 8008326:	f001 fe3b 	bl	8009fa0 <memset>
}
 800832a:	bf00      	nop
 800832c:	3708      	adds	r7, #8
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}
 8008332:	bf00      	nop
 8008334:	200844d0 	.word	0x200844d0
 8008338:	20084804 	.word	0x20084804

0800833c <dbg_save_int_info>:

// 
void dbg_save_int_info(softvec_type_t type, uint32_t svc_type, uint32_t sp)
{
 800833c:	b5b0      	push	{r4, r5, r7, lr}
 800833e:	b086      	sub	sp, #24
 8008340:	af00      	add	r7, sp, #0
 8008342:	4603      	mov	r3, r0
 8008344:	60b9      	str	r1, [r7, #8]
 8008346:	607a      	str	r2, [r7, #4]
 8008348:	81fb      	strh	r3, [r7, #14]
	DBG_INT_INFO *int_info = &dbg_int_info;
 800834a:	4b58      	ldr	r3, [pc, #352]	; (80084ac <dbg_save_int_info+0x170>)
 800834c:	617b      	str	r3, [r7, #20]
	uint32_t *tmp_sp;
	
	tmp_sp = (uint32_t*)sp;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	613b      	str	r3, [r7, #16]
	
	// 
	int_info->last_hist_idx = int_info->all_cnt & (DBG_INT_HIST_NUM - 1);
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8008358:	b2db      	uxtb	r3, r3
 800835a:	f003 030f 	and.w	r3, r3, #15
 800835e:	b2da      	uxtb	r2, r3
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
	int_info->int_hist[int_info->last_hist_idx].int_type = type;
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 800836c:	4619      	mov	r1, r3
 800836e:	697a      	ldr	r2, [r7, #20]
 8008370:	460b      	mov	r3, r1
 8008372:	009b      	lsls	r3, r3, #2
 8008374:	440b      	add	r3, r1
 8008376:	009b      	lsls	r3, r3, #2
 8008378:	4413      	add	r3, r2
 800837a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800837e:	89fa      	ldrh	r2, [r7, #14]
 8008380:	801a      	strh	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8008388:	4618      	mov	r0, r3
 800838a:	693b      	ldr	r3, [r7, #16]
 800838c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800838e:	6979      	ldr	r1, [r7, #20]
 8008390:	4603      	mov	r3, r0
 8008392:	009b      	lsls	r3, r3, #2
 8008394:	4403      	add	r3, r0
 8008396:	009b      	lsls	r3, r3, #2
 8008398:	440b      	add	r3, r1
 800839a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800839e:	601a      	str	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 80083a6:	4618      	mov	r0, r3
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083ac:	6979      	ldr	r1, [r7, #20]
 80083ae:	4603      	mov	r3, r0
 80083b0:	009b      	lsls	r3, r3, #2
 80083b2:	4403      	add	r3, r0
 80083b4:	009b      	lsls	r3, r3, #2
 80083b6:	440b      	add	r3, r1
 80083b8:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80083bc:	601a      	str	r2, [r3, #0]
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 80083be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80083c2:	2b0b      	cmp	r3, #11
 80083c4:	d003      	beq.n	80083ce <dbg_save_int_info+0x92>
 80083c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80083ca:	2b0e      	cmp	r3, #14
 80083cc:	d110      	bne.n	80083f0 <dbg_save_int_info+0xb4>
		int_info->int_hist[int_info->last_hist_idx].svc_type = svc_type;
 80083ce:	697b      	ldr	r3, [r7, #20]
 80083d0:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 80083d4:	4619      	mov	r1, r3
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	b2d8      	uxtb	r0, r3
 80083da:	697a      	ldr	r2, [r7, #20]
 80083dc:	460b      	mov	r3, r1
 80083de:	009b      	lsls	r3, r3, #2
 80083e0:	440b      	add	r3, r1
 80083e2:	009b      	lsls	r3, r3, #2
 80083e4:	4413      	add	r3, r2
 80083e6:	f503 73fb 	add.w	r3, r3, #502	; 0x1f6
 80083ea:	4602      	mov	r2, r0
 80083ec:	701a      	strb	r2, [r3, #0]
 80083ee:	e00d      	b.n	800840c <dbg_save_int_info+0xd0>
	} else {
		int_info->int_hist[int_info->last_hist_idx].svc_type = KZ_SYSCALL_TYPE_MAX;
 80083f0:	697b      	ldr	r3, [r7, #20]
 80083f2:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 80083f6:	4619      	mov	r1, r3
 80083f8:	697a      	ldr	r2, [r7, #20]
 80083fa:	460b      	mov	r3, r1
 80083fc:	009b      	lsls	r3, r3, #2
 80083fe:	440b      	add	r3, r1
 8008400:	009b      	lsls	r3, r3, #2
 8008402:	4413      	add	r3, r2
 8008404:	f503 73fb 	add.w	r3, r3, #502	; 0x1f6
 8008408:	220d      	movs	r2, #13
 800840a:	701a      	strb	r2, [r3, #0]
	}
	int_info->int_hist[int_info->last_hist_idx].icsr = SCB->ICSR;
 800840c:	697b      	ldr	r3, [r7, #20]
 800840e:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8008412:	4618      	mov	r0, r3
 8008414:	4b26      	ldr	r3, [pc, #152]	; (80084b0 <dbg_save_int_info+0x174>)
 8008416:	685a      	ldr	r2, [r3, #4]
 8008418:	6979      	ldr	r1, [r7, #20]
 800841a:	4603      	mov	r3, r0
 800841c:	009b      	lsls	r3, r3, #2
 800841e:	4403      	add	r3, r0
 8008420:	009b      	lsls	r3, r3, #2
 8008422:	440b      	add	r3, r1
 8008424:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8008428:	601a      	str	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 800842a:	697b      	ldr	r3, [r7, #20]
 800842c:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8008430:	461d      	mov	r5, r3
 8008432:	f001 f9d3 	bl	80097dc <kz_get_time_s>
 8008436:	4602      	mov	r2, r0
 8008438:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800843c:	fb03 f402 	mul.w	r4, r3, r2
 8008440:	f001 f9c0 	bl	80097c4 <kz_get_time_ms>
 8008444:	4603      	mov	r3, r0
 8008446:	4423      	add	r3, r4
 8008448:	4619      	mov	r1, r3
 800844a:	697a      	ldr	r2, [r7, #20]
 800844c:	462b      	mov	r3, r5
 800844e:	009b      	lsls	r3, r3, #2
 8008450:	442b      	add	r3, r5
 8008452:	009b      	lsls	r3, r3, #2
 8008454:	4413      	add	r3, r2
 8008456:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 800845a:	6019      	str	r1, [r3, #0]
	
	
	// 
	int_info->all_cnt++;
 800845c:	697b      	ldr	r3, [r7, #20]
 800845e:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8008462:	1c5a      	adds	r2, r3, #1
 8008464:	697b      	ldr	r3, [r7, #20]
 8008466:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	
	// 
	int_info->int_cnt[type]++;
 800846a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800846e:	697a      	ldr	r2, [r7, #20]
 8008470:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008474:	1c51      	adds	r1, r2, #1
 8008476:	697a      	ldr	r2, [r7, #20]
 8008478:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	
	// SVC or PendSV
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 800847c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008480:	2b0b      	cmp	r3, #11
 8008482:	d003      	beq.n	800848c <dbg_save_int_info+0x150>
 8008484:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008488:	2b0e      	cmp	r3, #14
 800848a:	d10a      	bne.n	80084a2 <dbg_save_int_info+0x166>
		int_info->svc_type[svc_type]++;
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	68ba      	ldr	r2, [r7, #8]
 8008490:	326e      	adds	r2, #110	; 0x6e
 8008492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008496:	1c59      	adds	r1, r3, #1
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	68ba      	ldr	r2, [r7, #8]
 800849c:	326e      	adds	r2, #110	; 0x6e
 800849e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80084a2:	bf00      	nop
 80084a4:	3718      	adds	r7, #24
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bdb0      	pop	{r4, r5, r7, pc}
 80084aa:	bf00      	nop
 80084ac:	200844d0 	.word	0x200844d0
 80084b0:	e000ed00 	.word	0xe000ed00

080084b4 <dbg_save_tsk_info>:

// 
void dbg_save_tsk_info(char *tsk_name)
{
 80084b4:	b5b0      	push	{r4, r5, r7, lr}
 80084b6:	b084      	sub	sp, #16
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
	DBG_TSK_INFO *tsk_info = &dbg_tsk_info;
 80084bc:	4b23      	ldr	r3, [pc, #140]	; (800854c <dbg_save_tsk_info+0x98>)
 80084be:	60fb      	str	r3, [r7, #12]
	
	// 
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	b2db      	uxtb	r3, r3
 80084c6:	f003 030f 	and.w	r3, r3, #15
 80084ca:	b2da      	uxtb	r2, r3
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 80084d8:	4619      	mov	r1, r3
 80084da:	68fa      	ldr	r2, [r7, #12]
 80084dc:	460b      	mov	r3, r1
 80084de:	009b      	lsls	r3, r3, #2
 80084e0:	440b      	add	r3, r1
 80084e2:	009b      	lsls	r3, r3, #2
 80084e4:	4413      	add	r3, r2
 80084e6:	3308      	adds	r3, #8
 80084e8:	687a      	ldr	r2, [r7, #4]
 80084ea:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 80084f2:	4618      	mov	r0, r3
 80084f4:	4b16      	ldr	r3, [pc, #88]	; (8008550 <dbg_save_tsk_info+0x9c>)
 80084f6:	685a      	ldr	r2, [r3, #4]
 80084f8:	68f9      	ldr	r1, [r7, #12]
 80084fa:	4603      	mov	r3, r0
 80084fc:	009b      	lsls	r3, r3, #2
 80084fe:	4403      	add	r3, r0
 8008500:	009b      	lsls	r3, r3, #2
 8008502:	440b      	add	r3, r1
 8008504:	3314      	adds	r3, #20
 8008506:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 800850e:	461d      	mov	r5, r3
 8008510:	f001 f964 	bl	80097dc <kz_get_time_s>
 8008514:	4602      	mov	r2, r0
 8008516:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800851a:	fb03 f402 	mul.w	r4, r3, r2
 800851e:	f001 f951 	bl	80097c4 <kz_get_time_ms>
 8008522:	4603      	mov	r3, r0
 8008524:	4423      	add	r3, r4
 8008526:	4619      	mov	r1, r3
 8008528:	68fa      	ldr	r2, [r7, #12]
 800852a:	462b      	mov	r3, r5
 800852c:	009b      	lsls	r3, r3, #2
 800852e:	442b      	add	r3, r5
 8008530:	009b      	lsls	r3, r3, #2
 8008532:	4413      	add	r3, r2
 8008534:	3304      	adds	r3, #4
 8008536:	6019      	str	r1, [r3, #0]
	
	tsk_info->all_cnt++;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	1c5a      	adds	r2, r3, #1
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	601a      	str	r2, [r3, #0]
}
 8008542:	bf00      	nop
 8008544:	3710      	adds	r7, #16
 8008546:	46bd      	mov	sp, r7
 8008548:	bdb0      	pop	{r4, r5, r7, pc}
 800854a:	bf00      	nop
 800854c:	20084804 	.word	0x20084804
 8008550:	e000ed00 	.word	0xe000ed00

08008554 <dbg_save_dispatch_tsk_info>:

// 
void dbg_save_dispatch_tsk_info(char *tsk_name, uint32_t sp)
{
 8008554:	b5b0      	push	{r4, r5, r7, lr}
 8008556:	b084      	sub	sp, #16
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
 800855c:	6039      	str	r1, [r7, #0]
	DBG_TSK_INFO *tsk_info = &dbg_dispatch_tsk_info;
 800855e:	4b32      	ldr	r3, [pc, #200]	; (8008628 <dbg_save_dispatch_tsk_info+0xd4>)
 8008560:	60fb      	str	r3, [r7, #12]
	uint32_t *tmp_sp;
	
	tmp_sp = (uint32_t*)sp;
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	60bb      	str	r3, [r7, #8]
	
	// 
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	b2db      	uxtb	r3, r3
 800856c:	f003 030f 	and.w	r3, r3, #15
 8008570:	b2da      	uxtb	r2, r3
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 800857e:	4619      	mov	r1, r3
 8008580:	68fa      	ldr	r2, [r7, #12]
 8008582:	460b      	mov	r3, r1
 8008584:	009b      	lsls	r3, r3, #2
 8008586:	440b      	add	r3, r1
 8008588:	009b      	lsls	r3, r3, #2
 800858a:	4413      	add	r3, r2
 800858c:	3308      	adds	r3, #8
 800858e:	687a      	ldr	r2, [r7, #4]
 8008590:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8008598:	4618      	mov	r0, r3
 800859a:	4b24      	ldr	r3, [pc, #144]	; (800862c <dbg_save_dispatch_tsk_info+0xd8>)
 800859c:	685a      	ldr	r2, [r3, #4]
 800859e:	68f9      	ldr	r1, [r7, #12]
 80085a0:	4603      	mov	r3, r0
 80085a2:	009b      	lsls	r3, r3, #2
 80085a4:	4403      	add	r3, r0
 80085a6:	009b      	lsls	r3, r3, #2
 80085a8:	440b      	add	r3, r1
 80085aa:	3314      	adds	r3, #20
 80085ac:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 80085b4:	461d      	mov	r5, r3
 80085b6:	f001 f911 	bl	80097dc <kz_get_time_s>
 80085ba:	4602      	mov	r2, r0
 80085bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80085c0:	fb03 f402 	mul.w	r4, r3, r2
 80085c4:	f001 f8fe 	bl	80097c4 <kz_get_time_ms>
 80085c8:	4603      	mov	r3, r0
 80085ca:	4423      	add	r3, r4
 80085cc:	4619      	mov	r1, r3
 80085ce:	68fa      	ldr	r2, [r7, #12]
 80085d0:	462b      	mov	r3, r5
 80085d2:	009b      	lsls	r3, r3, #2
 80085d4:	442b      	add	r3, r5
 80085d6:	009b      	lsls	r3, r3, #2
 80085d8:	4413      	add	r3, r2
 80085da:	3304      	adds	r3, #4
 80085dc:	6019      	str	r1, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 80085e4:	4618      	mov	r0, r3
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80085ea:	68f9      	ldr	r1, [r7, #12]
 80085ec:	4603      	mov	r3, r0
 80085ee:	009b      	lsls	r3, r3, #2
 80085f0:	4403      	add	r3, r0
 80085f2:	009b      	lsls	r3, r3, #2
 80085f4:	440b      	add	r3, r1
 80085f6:	330c      	adds	r3, #12
 80085f8:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8008600:	4618      	mov	r0, r3
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008606:	68f9      	ldr	r1, [r7, #12]
 8008608:	4603      	mov	r3, r0
 800860a:	009b      	lsls	r3, r3, #2
 800860c:	4403      	add	r3, r0
 800860e:	009b      	lsls	r3, r3, #2
 8008610:	440b      	add	r3, r1
 8008612:	3310      	adds	r3, #16
 8008614:	601a      	str	r2, [r3, #0]
	
	tsk_info->all_cnt++;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	1c5a      	adds	r2, r3, #1
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	601a      	str	r2, [r3, #0]
}
 8008620:	bf00      	nop
 8008622:	3710      	adds	r7, #16
 8008624:	46bd      	mov	sp, r7
 8008626:	bdb0      	pop	{r4, r5, r7, pc}
 8008628:	2008494c 	.word	0x2008494c
 800862c:	e000ed00 	.word	0xe000ed00

08008630 <_busy_wait>:
.section	.text._busy_wait
.weak	_busy_wait
.type	_busy_wait, %function

_busy_wait:
1:	sub		r0, #1		// r0 = r0 - 1				1cycle
 8008630:	f1a0 0001 	sub.w	r0, r0, #1
	nop					// no operation				1cycle
 8008634:	bf00      	nop
	cmp		r0, #0		// if (r0 != 0)				1cycle	
 8008636:	2800      	cmp	r0, #0
	bne.n	1b			// 1:				1cycle
 8008638:	d1fa      	bne.n	8008630 <_busy_wait>
	bx		lr			// return
 800863a:	4770      	bx	lr

0800863c <cycmsg_main>:
 @brief bZ[WM^XN
 @param [in] argc
 @param [in] *argv[]
 */
int cycmsg_main(int argc, char *argv[])
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b084      	sub	sp, #16
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	6039      	str	r1, [r7, #0]
	LIST *node;
	LIST *prev_node;
	
	while(1){
		// TASK_PERIODX[v
		kz_tsleep(CYC_TASK_PERIOD);
 8008646:	2005      	movs	r0, #5
 8008648:	f001 faf0 	bl	8009c2c <kz_tsleep>

		node = cycmsg_que[0].head;
 800864c:	4b10      	ldr	r3, [pc, #64]	; (8008690 <cycmsg_main+0x54>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	60fb      	str	r3, [r7, #12]
		prev_node = cycmsg_que[0].head;
 8008652:	4b0f      	ldr	r3, [pc, #60]	; (8008690 <cycmsg_main+0x54>)
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	60bb      	str	r3, [r7, #8]

		// R[^C~ObZ[W
		while (node != NULL) {
 8008658:	e015      	b.n	8008686 <cycmsg_main+0x4a>
			// w
			if (node->remain_period <= CYC_TASK_PERIOD) {
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	68db      	ldr	r3, [r3, #12]
 800865e:	2b05      	cmp	r3, #5
 8008660:	d807      	bhi.n	8008672 <cycmsg_main+0x36>
				// wbZ[WR[
				node->cyc_msg();
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	4798      	blx	r3
				// Xg
				//prev_node->next = node->next;
				// m[h
				//kz_kmfree(node);
				node->remain_period = node->period;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	689a      	ldr	r2, [r3, #8]
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	60da      	str	r2, [r3, #12]
 8008670:	e004      	b.n	800867c <cycmsg_main+0x40>
			// w
			} else {
				// w^XN
				node->remain_period -= CYC_TASK_PERIOD;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	68db      	ldr	r3, [r3, #12]
 8008676:	1f5a      	subs	r2, r3, #5
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	60da      	str	r2, [r3, #12]
			}
			// XV
			prev_node = node;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	60bb      	str	r3, [r7, #8]
			node = node->next;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	60fb      	str	r3, [r7, #12]
		while (node != NULL) {
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d1e6      	bne.n	800865a <cycmsg_main+0x1e>
		kz_tsleep(CYC_TASK_PERIOD);
 800868c:	e7db      	b.n	8008646 <cycmsg_main+0xa>
 800868e:	bf00      	nop
 8008690:	20084a94 	.word	0x20084a94

08008694 <set_cyclic_message>:
 @param [in] period         
 @return     -1             o^
 @return      0             o^
*/
uint32_t set_cyclic_message(CYC_MSG cyclic_message, uint32_t period)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b084      	sub	sp, #16
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	6039      	str	r1, [r7, #0]
	LIST *new_node;
	LIST *node;
	
	// p[^`FbN
	// bZ[WNULLAG[I
	if (cyclic_message == NULL) {
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d102      	bne.n	80086aa <set_cyclic_message+0x16>
		return -1;
 80086a4:	f04f 33ff 	mov.w	r3, #4294967295
 80086a8:	e01f      	b.n	80086ea <set_cyclic_message+0x56>
	}
	
	// Vm[h
	new_node = kz_kmalloc(sizeof(LIST));
 80086aa:	2010      	movs	r0, #16
 80086ac:	f001 fa51 	bl	8009b52 <kz_kmalloc>
 80086b0:	60f8      	str	r0, [r7, #12]
	
	// bZ[W
	new_node->cyc_msg       = cyclic_message;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	687a      	ldr	r2, [r7, #4]
 80086b6:	605a      	str	r2, [r3, #4]
	new_node->period        = period;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	683a      	ldr	r2, [r7, #0]
 80086bc:	609a      	str	r2, [r3, #8]
	new_node->remain_period = period;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	683a      	ldr	r2, [r7, #0]
 80086c2:	60da      	str	r2, [r3, #12]
	new_node->next          = NULL;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2200      	movs	r2, #0
 80086c8:	601a      	str	r2, [r3, #0]
	
	if (cycmsg_que[0].tail) {
 80086ca:	4b0a      	ldr	r3, [pc, #40]	; (80086f4 <set_cyclic_message+0x60>)
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d004      	beq.n	80086dc <set_cyclic_message+0x48>
		cycmsg_que[0].tail->next = new_node;
 80086d2:	4b08      	ldr	r3, [pc, #32]	; (80086f4 <set_cyclic_message+0x60>)
 80086d4:	685b      	ldr	r3, [r3, #4]
 80086d6:	68fa      	ldr	r2, [r7, #12]
 80086d8:	601a      	str	r2, [r3, #0]
 80086da:	e002      	b.n	80086e2 <set_cyclic_message+0x4e>
	} else {
		cycmsg_que[0].head = new_node;
 80086dc:	4a05      	ldr	r2, [pc, #20]	; (80086f4 <set_cyclic_message+0x60>)
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	6013      	str	r3, [r2, #0]
	}
	cycmsg_que[0].tail = new_node;
 80086e2:	4a04      	ldr	r2, [pc, #16]	; (80086f4 <set_cyclic_message+0x60>)
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	6053      	str	r3, [r2, #4]
	
	return 0;
 80086e8:	2300      	movs	r3, #0
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3710      	adds	r7, #16
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}
 80086f2:	bf00      	nop
 80086f4:	20084a94 	.word	0x20084a94

080086f8 <cyc_init>:
 @brief 
 @param [in] 
 @return     
*/
void cyc_init(void)
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b084      	sub	sp, #16
 80086fc:	af02      	add	r7, sp, #8
	CYC_CTL *this = &cyc_ctl;
 80086fe:	4b0e      	ldr	r3, [pc, #56]	; (8008738 <cyc_init+0x40>)
 8008700:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// ubN
	memset(this, 0, sizeof(CYC_CTL));
 8008702:	2208      	movs	r2, #8
 8008704:	2100      	movs	r1, #0
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f001 fc4a 	bl	8009fa0 <memset>
	
	// ^XN
	this->tsk_id = kz_run(cycmsg_main, "cyc_main",  CYC_PRI, CYC_STACK, 0, NULL);
 800870c:	2300      	movs	r3, #0
 800870e:	9301      	str	r3, [sp, #4]
 8008710:	2300      	movs	r3, #0
 8008712:	9300      	str	r3, [sp, #0]
 8008714:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008718:	2209      	movs	r2, #9
 800871a:	4908      	ldr	r1, [pc, #32]	; (800873c <cyc_init+0x44>)
 800871c:	4808      	ldr	r0, [pc, #32]	; (8008740 <cyc_init+0x48>)
 800871e:	f001 f9c7 	bl	8009ab0 <kz_run>
 8008722:	4602      	mov	r2, r0
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	605a      	str	r2, [r3, #4]
	
	// XV
	this->state = ST_INITIALIZED;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2201      	movs	r2, #1
 800872c:	601a      	str	r2, [r3, #0]
}
 800872e:	bf00      	nop
 8008730:	3708      	adds	r7, #8
 8008732:	46bd      	mov	sp, r7
 8008734:	bd80      	pop	{r7, pc}
 8008736:	bf00      	nop
 8008738:	20084a9c 	.word	0x20084a9c
 800873c:	0800a374 	.word	0x0800a374
 8008740:	0800863d 	.word	0x0800863d

08008744 <w25q20ew_callback>:
} FLASH_MNG_CTL;
static FLASH_MNG_CTL fls_mng_ctl;

// 
static void w25q20ew_callback(void *vp)
{
 8008744:	b480      	push	{r7}
 8008746:	b085      	sub	sp, #20
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
	FLASH_MNG_CTL *this = (FLASH_MNG_CTL*)vp;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	60fb      	str	r3, [r7, #12]
}
 8008750:	bf00      	nop
 8008752:	3714      	adds	r7, #20
 8008754:	46bd      	mov	sp, r7
 8008756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875a:	4770      	bx	lr

0800875c <flash_mng_init>:


// BlueTooth
int32_t flash_mng_init(void)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b082      	sub	sp, #8
 8008760:	af00      	add	r7, sp, #0
	FLASH_MNG_CTL *this = &fls_mng_ctl;
 8008762:	4b11      	ldr	r3, [pc, #68]	; (80087a8 <flash_mng_init+0x4c>)
 8008764:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// 
	memset(this, 0, sizeof(FLASH_MNG_CTL));
 8008766:	2208      	movs	r2, #8
 8008768:	2100      	movs	r1, #0
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f001 fc18 	bl	8009fa0 <memset>
	
	// 
	ret = w25q20ew_init();
 8008770:	f7fd feae 	bl	80064d0 <w25q20ew_init>
 8008774:	6038      	str	r0, [r7, #0]
	if (ret != 0) {
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d002      	beq.n	8008782 <flash_mng_init+0x26>
		return -1;
 800877c:	f04f 33ff 	mov.w	r3, #4294967295
 8008780:	e00e      	b.n	80087a0 <flash_mng_init+0x44>
	}
	
	// 
	ret = w25q20ew_open(w25q20ew_callback, this);
 8008782:	6879      	ldr	r1, [r7, #4]
 8008784:	4809      	ldr	r0, [pc, #36]	; (80087ac <flash_mng_init+0x50>)
 8008786:	f7fd feb7 	bl	80064f8 <w25q20ew_open>
 800878a:	6038      	str	r0, [r7, #0]
	if (ret != 0) {
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d002      	beq.n	8008798 <flash_mng_init+0x3c>
		return -1;
 8008792:	f04f 33ff 	mov.w	r3, #4294967295
 8008796:	e003      	b.n	80087a0 <flash_mng_init+0x44>
	}
	
	// 
	this->state = ST_IDLE;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2201      	movs	r2, #1
 800879c:	601a      	str	r2, [r3, #0]
	
	return 0;
 800879e:	2300      	movs	r3, #0
}
 80087a0:	4618      	mov	r0, r3
 80087a2:	3708      	adds	r7, #8
 80087a4:	46bd      	mov	sp, r7
 80087a6:	bd80      	pop	{r7, pc}
 80087a8:	20084aa4 	.word	0x20084aa4
 80087ac:	08008745 	.word	0x08008745

080087b0 <flash_mng_write>:

// 
int32_t flash_mng_write(uint32_t addr, uint8_t *data, uint32_t size)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b086      	sub	sp, #24
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	60f8      	str	r0, [r7, #12]
 80087b8:	60b9      	str	r1, [r7, #8]
 80087ba:	607a      	str	r2, [r7, #4]
	FLASH_MNG_CTL *this = &fls_mng_ctl;
 80087bc:	4b16      	ldr	r3, [pc, #88]	; (8008818 <flash_mng_write+0x68>)
 80087be:	617b      	str	r3, [r7, #20]
	int32_t ret;
	
	// NULL
	if (data == NULL) {
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d102      	bne.n	80087cc <flash_mng_write+0x1c>
		return -1;
 80087c6:	f04f 33ff 	mov.w	r3, #4294967295
 80087ca:	e020      	b.n	800880e <flash_mng_write+0x5e>
	}
	
	//  (*) 
	INTR_DISABLE;
 80087cc:	b672      	cpsid	i
	// 
	if (this->state != ST_IDLE) {
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d003      	beq.n	80087de <flash_mng_write+0x2e>
		// 
		INTR_ENABLE;
 80087d6:	b662      	cpsie	i
		return -1;
 80087d8:	f04f 33ff 	mov.w	r3, #4294967295
 80087dc:	e017      	b.n	800880e <flash_mng_write+0x5e>
	}
	// 
	this->state = ST_RUNNING;
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	2202      	movs	r2, #2
 80087e2:	601a      	str	r2, [r3, #0]
	// 
	INTR_ENABLE;
 80087e4:	b662      	cpsie	i
	
	// 
	ret = w25q20ew_write_enable();
 80087e6:	f7fd feaf 	bl	8006548 <w25q20ew_write_enable>
 80087ea:	6138      	str	r0, [r7, #16]
	if (ret != 0) {
 80087ec:	693b      	ldr	r3, [r7, #16]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d002      	beq.n	80087f8 <flash_mng_write+0x48>
		return -1;
 80087f2:	f04f 33ff 	mov.w	r3, #4294967295
 80087f6:	e00a      	b.n	800880e <flash_mng_write+0x5e>
	}
	
	// 
	this->tsk_id = kz_getid();
 80087f8:	f001 f98d 	bl	8009b16 <kz_getid>
 80087fc:	4602      	mov	r2, r0
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	605a      	str	r2, [r3, #4]
	kz_sleep();
 8008802:	f001 f97b 	bl	8009afc <kz_sleep>
	this->tsk_id = kz_getid();
	kz_sleep();
#endif
	
	// 
	this->state = ST_IDLE;
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	2201      	movs	r2, #1
 800880a:	601a      	str	r2, [r3, #0]
	
	return 0;
 800880c:	2300      	movs	r3, #0
}
 800880e:	4618      	mov	r0, r3
 8008810:	3718      	adds	r7, #24
 8008812:	46bd      	mov	sp, r7
 8008814:	bd80      	pop	{r7, pc}
 8008816:	bf00      	nop
 8008818:	20084aa4 	.word	0x20084aa4

0800881c <wav_local_init>:
	0x0010,		// 16BIT
};

// NA
static void wav_local_init(void)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b082      	sub	sp, #8
 8008820:	af00      	add	r7, sp, #0
	WAV_CTL *this = &wav_ctl;
 8008822:	4b12      	ldr	r3, [pc, #72]	; (800886c <wav_local_init+0x50>)
 8008824:	607b      	str	r3, [r7, #4]
	
	// 
	memset(&(this->rcv_buf), 0, sizeof(WAV_HEADER));
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	3314      	adds	r3, #20
 800882a:	222c      	movs	r2, #44	; 0x2c
 800882c:	2100      	movs	r1, #0
 800882e:	4618      	mov	r0, r3
 8008830:	f001 fbb6 	bl	8009fa0 <memset>
	this->rcv_cnt = 0;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2200      	movs	r2, #0
 8008838:	641a      	str	r2, [r3, #64]	; 0x40
	this->wave_data_size = 0;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2200      	movs	r2, #0
 800883e:	645a      	str	r2, [r3, #68]	; 0x44
	this->sample_data_size = 0;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2200      	movs	r2, #0
 8008844:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	this->sample_data_cnt = 0;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2200      	movs	r2, #0
 800884c:	64da      	str	r2, [r3, #76]	; 0x4c
	this->sample_data = 0;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2200      	movs	r2, #0
 8008852:	651a      	str	r2, [r3, #80]	; 0x50
	memset(&(this->wav_info), 0, sizeof(WAV_INFO));
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	3354      	adds	r3, #84	; 0x54
 8008858:	2210      	movs	r2, #16
 800885a:	2100      	movs	r1, #0
 800885c:	4618      	mov	r0, r3
 800885e:	f001 fb9f 	bl	8009fa0 <memset>
}
 8008862:	bf00      	nop
 8008864:	3708      	adds	r7, #8
 8008866:	46bd      	mov	sp, r7
 8008868:	bd80      	pop	{r7, pc}
 800886a:	bf00      	nop
 800886c:	20084aac 	.word	0x20084aac

08008870 <data_analysis>:

// f[^
static int32_t data_analysis(uint8_t data)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b086      	sub	sp, #24
 8008874:	af00      	add	r7, sp, #0
 8008876:	4603      	mov	r3, r0
 8008878:	71fb      	strb	r3, [r7, #7]
	WAV_CTL *this = &wav_ctl;
 800887a:	4b85      	ldr	r3, [pc, #532]	; (8008a90 <data_analysis+0x220>)
 800887c:	60bb      	str	r3, [r7, #8]
	
	// f[^i[
	this->rcv_buf.data[this->rcv_cnt++] = data;
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008882:	1c59      	adds	r1, r3, #1
 8008884:	68ba      	ldr	r2, [r7, #8]
 8008886:	6411      	str	r1, [r2, #64]	; 0x40
 8008888:	68ba      	ldr	r2, [r7, #8]
 800888a:	4413      	add	r3, r2
 800888c:	79fa      	ldrb	r2, [r7, #7]
 800888e:	751a      	strb	r2, [r3, #20]
	
	// 4byteM
	if (this->rcv_cnt == 4) {
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008894:	2b04      	cmp	r3, #4
 8008896:	d10f      	bne.n	80088b8 <data_analysis+0x48>
		// RIFF?
		if (memcmp(this->rcv_buf.info.riff_str, "RIFF", 4)) {
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	3314      	adds	r3, #20
 800889c:	2204      	movs	r2, #4
 800889e:	497d      	ldr	r1, [pc, #500]	; (8008a94 <data_analysis+0x224>)
 80088a0:	4618      	mov	r0, r3
 80088a2:	f001 fb63 	bl	8009f6c <memcmp>
 80088a6:	4603      	mov	r3, r0
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	f000 80ec 	beq.w	8008a86 <data_analysis+0x216>
			// 
			wav_local_init();
 80088ae:	f7ff ffb5 	bl	800881c <wav_local_init>
			return WAVE_FOMART_ERR;
 80088b2:	f04f 33ff 	mov.w	r3, #4294967295
 80088b6:	e0e7      	b.n	8008a88 <data_analysis+0x218>
		}
	// 8byteM
	} else if (this->rcv_cnt == 8) {
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088bc:	2b08      	cmp	r3, #8
 80088be:	d117      	bne.n	80088f0 <data_analysis+0x80>
		// Sf[^TCYi[
		this->wave_data_size = ((this->rcv_buf.info.size1[0] << 0) | 
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	7e1b      	ldrb	r3, [r3, #24]
 80088c4:	461a      	mov	r2, r3
								(this->rcv_buf.info.size1[1] << 8) |
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	7e5b      	ldrb	r3, [r3, #25]
 80088ca:	021b      	lsls	r3, r3, #8
		this->wave_data_size = ((this->rcv_buf.info.size1[0] << 0) | 
 80088cc:	431a      	orrs	r2, r3
								(this->rcv_buf.info.size1[2] << 16 ) |
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	7e9b      	ldrb	r3, [r3, #26]
 80088d2:	041b      	lsls	r3, r3, #16
								(this->rcv_buf.info.size1[1] << 8) |
 80088d4:	431a      	orrs	r2, r3
								(this->rcv_buf.info.size1[3] << 24 )) + 8 - sizeof(WAV_HEADER);
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	7edb      	ldrb	r3, [r3, #27]
 80088da:	061b      	lsls	r3, r3, #24
								(this->rcv_buf.info.size1[2] << 16 ) |
 80088dc:	4313      	orrs	r3, r2
								(this->rcv_buf.info.size1[3] << 24 )) + 8 - sizeof(WAV_HEADER);
 80088de:	f1a3 0224 	sub.w	r2, r3, #36	; 0x24
		this->wave_data_size = ((this->rcv_buf.info.size1[0] << 0) | 
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	645a      	str	r2, [r3, #68]	; 0x44
		this->wav_info.size = this->wave_data_size;
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	655a      	str	r2, [r3, #84]	; 0x54
 80088ee:	e0ca      	b.n	8008a86 <data_analysis+0x216>
	// 12byteM
	} else if (this->rcv_cnt == 12) {
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088f4:	2b0c      	cmp	r3, #12
 80088f6:	d10f      	bne.n	8008918 <data_analysis+0xa8>
		// WAVE?
		if (memcmp(this->rcv_buf.info.wave_str, "WAVE", 4)) {
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	331c      	adds	r3, #28
 80088fc:	2204      	movs	r2, #4
 80088fe:	4966      	ldr	r1, [pc, #408]	; (8008a98 <data_analysis+0x228>)
 8008900:	4618      	mov	r0, r3
 8008902:	f001 fb33 	bl	8009f6c <memcmp>
 8008906:	4603      	mov	r3, r0
 8008908:	2b00      	cmp	r3, #0
 800890a:	f000 80bc 	beq.w	8008a86 <data_analysis+0x216>
			// 
			wav_local_init();
 800890e:	f7ff ff85 	bl	800881c <wav_local_init>
			return WAVE_FOMART_ERR;
 8008912:	f04f 33ff 	mov.w	r3, #4294967295
 8008916:	e0b7      	b.n	8008a88 <data_analysis+0x218>
		}
	// 16byteM
	} else if (this->rcv_cnt == 16) {
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800891c:	2b10      	cmp	r3, #16
 800891e:	d10f      	bne.n	8008940 <data_analysis+0xd0>
		// fmt ?
		if (memcmp(this->rcv_buf.info.fmt_str, "fmt ", 4)) {
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	3320      	adds	r3, #32
 8008924:	2204      	movs	r2, #4
 8008926:	495d      	ldr	r1, [pc, #372]	; (8008a9c <data_analysis+0x22c>)
 8008928:	4618      	mov	r0, r3
 800892a:	f001 fb1f 	bl	8009f6c <memcmp>
 800892e:	4603      	mov	r3, r0
 8008930:	2b00      	cmp	r3, #0
 8008932:	f000 80a8 	beq.w	8008a86 <data_analysis+0x216>
			// 
			wav_local_init();
 8008936:	f7ff ff71 	bl	800881c <wav_local_init>
			return WAVE_FOMART_ERR;
 800893a:	f04f 33ff 	mov.w	r3, #4294967295
 800893e:	e0a3      	b.n	8008a88 <data_analysis+0x218>
		}
	// 20byteM
	} else if (this->rcv_cnt == 20) {
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008944:	2b14      	cmp	r3, #20
 8008946:	f000 809e 	beq.w	8008a86 <data_analysis+0x216>
		// tH[}bgTCY
		// ftHg16
	// 22byteM
	} else if (this->rcv_cnt == 22) {
 800894a:	68bb      	ldr	r3, [r7, #8]
 800894c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800894e:	2b16      	cmp	r3, #22
 8008950:	f000 8099 	beq.w	8008a86 <data_analysis+0x216>
		// tH[}bgR[h
		// kPCMtH[}bg1
	// 24byteM
	} else if (this->rcv_cnt == 24) {
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008958:	2b18      	cmp	r3, #24
 800895a:	d11f      	bne.n	800899c <data_analysis+0x12c>
		uint32_t ch_num;
		// `l
		for (ch_num = 0; ch_num < WAV_CH_MAX; ch_num++) {
 800895c:	2300      	movs	r3, #0
 800895e:	617b      	str	r3, [r7, #20]
 8008960:	e011      	b.n	8008986 <data_analysis+0x116>
			// tH[}bgH
			if (*((uint16_t*)(this->rcv_buf.info.ch_num)) == wav_ch_info[ch_num]) {
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	332a      	adds	r3, #42	; 0x2a
 8008966:	881a      	ldrh	r2, [r3, #0]
 8008968:	494d      	ldr	r1, [pc, #308]	; (8008aa0 <data_analysis+0x230>)
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8008970:	429a      	cmp	r2, r3
 8008972:	d105      	bne.n	8008980 <data_analysis+0x110>
				this->wav_info.ch_num = ch_num;
 8008974:	697b      	ldr	r3, [r7, #20]
 8008976:	b2da      	uxtb	r2, r3
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				break;
 800897e:	e005      	b.n	800898c <data_analysis+0x11c>
		for (ch_num = 0; ch_num < WAV_CH_MAX; ch_num++) {
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	3301      	adds	r3, #1
 8008984:	617b      	str	r3, [r7, #20]
 8008986:	697b      	ldr	r3, [r7, #20]
 8008988:	2b01      	cmp	r3, #1
 800898a:	d9ea      	bls.n	8008962 <data_analysis+0xf2>
			}
		}
		// tH[}bgG[
		if (ch_num == WAV_CH_MAX) {
 800898c:	697b      	ldr	r3, [r7, #20]
 800898e:	2b02      	cmp	r3, #2
 8008990:	d179      	bne.n	8008a86 <data_analysis+0x216>
			// 
			wav_local_init();
 8008992:	f7ff ff43 	bl	800881c <wav_local_init>
			return WAVE_FOMART_ERR;
 8008996:	f04f 33ff 	mov.w	r3, #4294967295
 800899a:	e075      	b.n	8008a88 <data_analysis+0x218>
		}
		// m1AXeI2
	// 28byteM
	} else if (this->rcv_cnt == 28) {
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089a0:	2b1c      	cmp	r3, #28
 80089a2:	d120      	bne.n	80089e6 <data_analysis+0x176>
		uint32_t sample_rate;
		// TvO[g
		for (sample_rate = 0; sample_rate < WAVE_SAMPLE_RATE_INFO_MAX; sample_rate++) {
 80089a4:	2300      	movs	r3, #0
 80089a6:	613b      	str	r3, [r7, #16]
 80089a8:	e012      	b.n	80089d0 <data_analysis+0x160>
			// tH[}bgH
			if (*((uint32_t*)(this->rcv_buf.info.sampling_rate)) == wav_sample_rate_info[sample_rate]) {
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	332c      	adds	r3, #44	; 0x2c
 80089ae:	681a      	ldr	r2, [r3, #0]
 80089b0:	493c      	ldr	r1, [pc, #240]	; (8008aa4 <data_analysis+0x234>)
 80089b2:	693b      	ldr	r3, [r7, #16]
 80089b4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80089b8:	429a      	cmp	r2, r3
 80089ba:	d106      	bne.n	80089ca <data_analysis+0x15a>
				this->wav_info.sample_rate = wav_sample_rate_info[sample_rate];
 80089bc:	4a39      	ldr	r2, [pc, #228]	; (8008aa4 <data_analysis+0x234>)
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	65da      	str	r2, [r3, #92]	; 0x5c
				break;
 80089c8:	e005      	b.n	80089d6 <data_analysis+0x166>
		for (sample_rate = 0; sample_rate < WAVE_SAMPLE_RATE_INFO_MAX; sample_rate++) {
 80089ca:	693b      	ldr	r3, [r7, #16]
 80089cc:	3301      	adds	r3, #1
 80089ce:	613b      	str	r3, [r7, #16]
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	2b02      	cmp	r3, #2
 80089d4:	d9e9      	bls.n	80089aa <data_analysis+0x13a>
			}
		}
		// tH[}bgG[
		if (sample_rate == WAVE_SAMPLE_RATE_INFO_MAX) {
 80089d6:	693b      	ldr	r3, [r7, #16]
 80089d8:	2b03      	cmp	r3, #3
 80089da:	d154      	bne.n	8008a86 <data_analysis+0x216>
			// 
			wav_local_init();
 80089dc:	f7ff ff1e 	bl	800881c <wav_local_init>
			return WAVE_FOMART_ERR;
 80089e0:	f04f 33ff 	mov.w	r3, #4294967295
 80089e4:	e050      	b.n	8008a88 <data_analysis+0x218>
		}
	// 32byteM
	} else if (this->rcv_cnt == 32) {
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089ea:	2b20      	cmp	r3, #32
 80089ec:	d04b      	beq.n	8008a86 <data_analysis+0x216>
		// oCg^b
		// Pb^KvoCg
	// 34byteM
	} else if (this->rcv_cnt == 34) {
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089f2:	2b22      	cmp	r3, #34	; 0x22
 80089f4:	d047      	beq.n	8008a86 <data_analysis+0x216>
		// ubNE
		// XeI16bitA16bit*2 = 32bit = 4byte
	// 36byteM
	} else if (this->rcv_cnt == 36) {
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089fa:	2b24      	cmp	r3, #36	; 0x24
 80089fc:	d12a      	bne.n	8008a54 <data_analysis+0x1e4>
		uint32_t bps;
		// rbg^Tv
		for (bps = 0; bps < WAVE_BPS_INFO_MAX; bps++) {
 80089fe:	2300      	movs	r3, #0
 8008a00:	60fb      	str	r3, [r7, #12]
 8008a02:	e013      	b.n	8008a2c <data_analysis+0x1bc>
			// tH[}bgH
			if (*((uint16_t*)(this->rcv_buf.info.bit_par_sample)) == wave_bps_info[bps]) {
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	3336      	adds	r3, #54	; 0x36
 8008a08:	881a      	ldrh	r2, [r3, #0]
 8008a0a:	4927      	ldr	r1, [pc, #156]	; (8008aa8 <data_analysis+0x238>)
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8008a12:	429a      	cmp	r2, r3
 8008a14:	d107      	bne.n	8008a26 <data_analysis+0x1b6>
				this->wav_info.bps = wave_bps_info[bps];
 8008a16:	4a24      	ldr	r2, [pc, #144]	; (8008aa8 <data_analysis+0x238>)
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
				break;
 8008a24:	e005      	b.n	8008a32 <data_analysis+0x1c2>
		for (bps = 0; bps < WAVE_BPS_INFO_MAX; bps++) {
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	3301      	adds	r3, #1
 8008a2a:	60fb      	str	r3, [r7, #12]
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2b01      	cmp	r3, #1
 8008a30:	d9e8      	bls.n	8008a04 <data_analysis+0x194>
			}
		}
		// tH[}bgG[
		if (bps == WAVE_BPS_INFO_MAX) {
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	2b02      	cmp	r3, #2
 8008a36:	d104      	bne.n	8008a42 <data_analysis+0x1d2>
			// 
			wav_local_init();
 8008a38:	f7ff fef0 	bl	800881c <wav_local_init>
			return WAVE_FOMART_ERR;
 8008a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8008a40:	e022      	b.n	8008a88 <data_analysis+0x218>
		}
		// PTvKvrbg
		this->sample_data_size = (*((uint16_t*)(this->rcv_buf.info.bit_par_sample)))/8;
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	3336      	adds	r3, #54	; 0x36
 8008a46:	881b      	ldrh	r3, [r3, #0]
 8008a48:	08db      	lsrs	r3, r3, #3
 8008a4a:	b29a      	uxth	r2, r3
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8008a52:	e018      	b.n	8008a86 <data_analysis+0x216>
	// 40byteM
	} else if (this->rcv_cnt == 40) {
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a58:	2b28      	cmp	r3, #40	; 0x28
 8008a5a:	d10e      	bne.n	8008a7a <data_analysis+0x20a>
		// data?
		if (memcmp(this->rcv_buf.info.data_str, "data ", 4)) {
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	3338      	adds	r3, #56	; 0x38
 8008a60:	2204      	movs	r2, #4
 8008a62:	4912      	ldr	r1, [pc, #72]	; (8008aac <data_analysis+0x23c>)
 8008a64:	4618      	mov	r0, r3
 8008a66:	f001 fa81 	bl	8009f6c <memcmp>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d00a      	beq.n	8008a86 <data_analysis+0x216>
			// 
			wav_local_init();
 8008a70:	f7ff fed4 	bl	800881c <wav_local_init>
			return WAVE_FOMART_ERR;
 8008a74:	f04f 33ff 	mov.w	r3, #4294967295
 8008a78:	e006      	b.n	8008a88 <data_analysis+0x218>
		}
	} else if (this->rcv_cnt == 44) {
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a7e:	2b2c      	cmp	r3, #44	; 0x2c
 8008a80:	d101      	bne.n	8008a86 <data_analysis+0x216>
		// f[^TCYi[
		// (*) -128
		// f[^TCYi[
		return WAVE_FOMART_OK;
 8008a82:	2300      	movs	r3, #0
 8008a84:	e000      	b.n	8008a88 <data_analysis+0x218>
	} else {
		;
	}
	return WAVE_FOMART_ANALYSING;
 8008a86:	2301      	movs	r3, #1
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	3718      	adds	r7, #24
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}
 8008a90:	20084aac 	.word	0x20084aac
 8008a94:	0800a380 	.word	0x0800a380
 8008a98:	0800a388 	.word	0x0800a388
 8008a9c:	0800a390 	.word	0x0800a390
 8008aa0:	0800adf0 	.word	0x0800adf0
 8008aa4:	0800adf4 	.word	0x0800adf4
 8008aa8:	0800ae00 	.word	0x0800ae00
 8008aac:	0800a398 	.word	0x0800a398

08008ab0 <bt_dev_callback>:

// R[obN
static void bt_dev_callback(uint8_t data, void *vp)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b086      	sub	sp, #24
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	4603      	mov	r3, r0
 8008ab8:	6039      	str	r1, [r7, #0]
 8008aba:	71fb      	strb	r3, [r7, #7]
	WAV_CTL *this = (WAV_CTL*)vp;
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	617b      	str	r3, [r7, #20]
	uint8_t byte_pos;
	int32_t ret;
	
	// I[vAAf[^M
	if ((this->status != ST_OPEND) &&
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	2b02      	cmp	r3, #2
 8008ac6:	d007      	beq.n	8008ad8 <bt_dev_callback+0x28>
		(this->status != ST_FMT_ANLYSING) &&
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	781b      	ldrb	r3, [r3, #0]
	if ((this->status != ST_OPEND) &&
 8008acc:	2b03      	cmp	r3, #3
 8008ace:	d003      	beq.n	8008ad8 <bt_dev_callback+0x28>
		(this->status != ST_DATA_RECEIVING)) {
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	781b      	ldrb	r3, [r3, #0]
		(this->status != ST_FMT_ANLYSING) &&
 8008ad4:	2b04      	cmp	r3, #4
 8008ad6:	d174      	bne.n	8008bc2 <bt_dev_callback+0x112>
		return;
	}
	
	// f[^
	if (this->status != ST_DATA_RECEIVING) {
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	781b      	ldrb	r3, [r3, #0]
 8008adc:	2b04      	cmp	r3, #4
 8008ade:	d01a      	beq.n	8008b16 <bt_dev_callback+0x66>
		// 
		ret = data_analysis(data);
 8008ae0:	79fb      	ldrb	r3, [r7, #7]
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	f7ff fec4 	bl	8008870 <data_analysis>
 8008ae8:	6138      	str	r0, [r7, #16]
		// tH[}bgH
		if (ret == WAVE_FOMART_ANALYSING) {
 8008aea:	693b      	ldr	r3, [r7, #16]
 8008aec:	2b01      	cmp	r3, #1
 8008aee:	d103      	bne.n	8008af8 <bt_dev_callback+0x48>
			// tH[}bgXV
			this->status = ST_FMT_ANLYSING;
 8008af0:	697b      	ldr	r3, [r7, #20]
 8008af2:	2203      	movs	r2, #3
 8008af4:	701a      	strb	r2, [r3, #0]
			// f[^MXV
			this->status = ST_DATA_RECEIVING;
		} else {
			;
		}
		return;
 8008af6:	e066      	b.n	8008bc6 <bt_dev_callback+0x116>
		} else if (ret == WAVE_FOMART_ERR) {
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008afe:	d103      	bne.n	8008b08 <bt_dev_callback+0x58>
			this->status = ST_OPEND;
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	2202      	movs	r2, #2
 8008b04:	701a      	strb	r2, [r3, #0]
		return;
 8008b06:	e05e      	b.n	8008bc6 <bt_dev_callback+0x116>
		} else if (ret == WAVE_FOMART_OK) {
 8008b08:	693b      	ldr	r3, [r7, #16]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d15b      	bne.n	8008bc6 <bt_dev_callback+0x116>
			this->status = ST_DATA_RECEIVING;
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	2204      	movs	r2, #4
 8008b12:	701a      	strb	r2, [r3, #0]
		return;
 8008b14:	e057      	b.n	8008bc6 <bt_dev_callback+0x116>
	}
	
	// f[^MJn
	if (this->sample_data_cnt == 0) {
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d10c      	bne.n	8008b38 <bt_dev_callback+0x88>
		// R[obN
		if (this->sta_callback != NULL) {
 8008b1e:	697b      	ldr	r3, [r7, #20]
 8008b20:	685b      	ldr	r3, [r3, #4]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d008      	beq.n	8008b38 <bt_dev_callback+0x88>
			this->sta_callback(&(this->wav_info), this->callback_vp);
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	685b      	ldr	r3, [r3, #4]
 8008b2a:	697a      	ldr	r2, [r7, #20]
 8008b2c:	f102 0054 	add.w	r0, r2, #84	; 0x54
 8008b30:	697a      	ldr	r2, [r7, #20]
 8008b32:	6912      	ldr	r2, [r2, #16]
 8008b34:	4611      	mov	r1, r2
 8008b36:	4798      	blx	r3
		}
	}
	
	// f[^i[
	byte_pos = (this->sample_data_cnt++) % this->sample_data_size;
 8008b38:	697b      	ldr	r3, [r7, #20]
 8008b3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b3c:	1c59      	adds	r1, r3, #1
 8008b3e:	697a      	ldr	r2, [r7, #20]
 8008b40:	64d1      	str	r1, [r2, #76]	; 0x4c
 8008b42:	697a      	ldr	r2, [r7, #20]
 8008b44:	f8b2 2048 	ldrh.w	r2, [r2, #72]	; 0x48
 8008b48:	fbb3 f1f2 	udiv	r1, r3, r2
 8008b4c:	fb02 f201 	mul.w	r2, r2, r1
 8008b50:	1a9b      	subs	r3, r3, r2
 8008b52:	73fb      	strb	r3, [r7, #15]
	this->sample_data |= (data << (byte_pos * 8));
 8008b54:	697b      	ldr	r3, [r7, #20]
 8008b56:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008b58:	79f9      	ldrb	r1, [r7, #7]
 8008b5a:	7bfb      	ldrb	r3, [r7, #15]
 8008b5c:	00db      	lsls	r3, r3, #3
 8008b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8008b62:	431a      	orrs	r2, r3
 8008b64:	697b      	ldr	r3, [r7, #20]
 8008b66:	651a      	str	r2, [r3, #80]	; 0x50
	
	// 1Tv?
	if (byte_pos == (this->sample_data_size - 1)) {
 8008b68:	7bfa      	ldrb	r2, [r7, #15]
 8008b6a:	697b      	ldr	r3, [r7, #20]
 8008b6c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8008b70:	3b01      	subs	r3, #1
 8008b72:	429a      	cmp	r2, r3
 8008b74:	d10e      	bne.n	8008b94 <bt_dev_callback+0xe4>
		// R[obN
		if (this->rcv_callback != NULL) {
 8008b76:	697b      	ldr	r3, [r7, #20]
 8008b78:	689b      	ldr	r3, [r3, #8]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d007      	beq.n	8008b8e <bt_dev_callback+0xde>
			this->rcv_callback(this->sample_data, this->callback_vp);
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	689b      	ldr	r3, [r3, #8]
 8008b82:	697a      	ldr	r2, [r7, #20]
 8008b84:	6d10      	ldr	r0, [r2, #80]	; 0x50
 8008b86:	697a      	ldr	r2, [r7, #20]
 8008b88:	6912      	ldr	r2, [r2, #16]
 8008b8a:	4611      	mov	r1, r2
 8008b8c:	4798      	blx	r3
		}
		// f[^NA
		this->sample_data = 0;
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	2200      	movs	r2, #0
 8008b92:	651a      	str	r2, [r3, #80]	; 0x50
	}
	
	// Sf[^MH
	if (this->sample_data_cnt >= this->wave_data_size) {
 8008b94:	697b      	ldr	r3, [r7, #20]
 8008b96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b9c:	429a      	cmp	r2, r3
 8008b9e:	d314      	bcc.n	8008bca <bt_dev_callback+0x11a>
		// R[obN
		if (this->end_callback != NULL) {
 8008ba0:	697b      	ldr	r3, [r7, #20]
 8008ba2:	68db      	ldr	r3, [r3, #12]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d005      	beq.n	8008bb4 <bt_dev_callback+0x104>
			this->end_callback(this->callback_vp);
 8008ba8:	697b      	ldr	r3, [r7, #20]
 8008baa:	68db      	ldr	r3, [r3, #12]
 8008bac:	697a      	ldr	r2, [r7, #20]
 8008bae:	6912      	ldr	r2, [r2, #16]
 8008bb0:	4610      	mov	r0, r2
 8008bb2:	4798      	blx	r3
		}
		// NA
		wav_local_init();
 8008bb4:	f7ff fe32 	bl	800881c <wav_local_init>
		// XV
		this->status = ST_OPEND;
 8008bb8:	697b      	ldr	r3, [r7, #20]
 8008bba:	2202      	movs	r2, #2
 8008bbc:	701a      	strb	r2, [r3, #0]
	}
	
	return;
 8008bbe:	bf00      	nop
 8008bc0:	e003      	b.n	8008bca <bt_dev_callback+0x11a>
		return;
 8008bc2:	bf00      	nop
 8008bc4:	e002      	b.n	8008bcc <bt_dev_callback+0x11c>
		return;
 8008bc6:	bf00      	nop
 8008bc8:	e000      	b.n	8008bcc <bt_dev_callback+0x11c>
	return;
 8008bca:	bf00      	nop
}
 8008bcc:	3718      	adds	r7, #24
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}
	...

08008bd4 <wav_init>:

// OJ
// 
void wav_init(void)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b082      	sub	sp, #8
 8008bd8:	af00      	add	r7, sp, #0
	WAV_CTL *this = &wav_ctl;
 8008bda:	4b07      	ldr	r3, [pc, #28]	; (8008bf8 <wav_init+0x24>)
 8008bdc:	607b      	str	r3, [r7, #4]
	
	// ubN
	memset(this, 0, sizeof(WAV_CTL));
 8008bde:	2264      	movs	r2, #100	; 0x64
 8008be0:	2100      	movs	r1, #0
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f001 f9dc 	bl	8009fa0 <memset>
	
	// XV
	this->status = ST_INITIALIZED;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2201      	movs	r2, #1
 8008bec:	701a      	strb	r2, [r3, #0]
	
	return;
 8008bee:	bf00      	nop
}
 8008bf0:	3708      	adds	r7, #8
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
 8008bf6:	bf00      	nop
 8008bf8:	20084aac 	.word	0x20084aac

08008bfc <wav_open>:

// I[v
int32_t wav_open(WAV_STA_CALLBACK sta_callback, WAV_RCV_CALLBACK rcv_callback, WAV_END_CALLBACK end_callback, void *callback_vp)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b086      	sub	sp, #24
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	60f8      	str	r0, [r7, #12]
 8008c04:	60b9      	str	r1, [r7, #8]
 8008c06:	607a      	str	r2, [r7, #4]
 8008c08:	603b      	str	r3, [r7, #0]
	WAV_CTL *this = &wav_ctl;
 8008c0a:	4b10      	ldr	r3, [pc, #64]	; (8008c4c <wav_open+0x50>)
 8008c0c:	617b      	str	r3, [r7, #20]
	int32_t ret;
	
	// R[obNo^
	ret = bt_dev_reg_callback(bt_dev_callback, this);
 8008c0e:	6979      	ldr	r1, [r7, #20]
 8008c10:	480f      	ldr	r0, [pc, #60]	; (8008c50 <wav_open+0x54>)
 8008c12:	f7fd f8cd 	bl	8005db0 <bt_dev_reg_callback>
 8008c16:	6138      	str	r0, [r7, #16]
	if (ret != 0) {
 8008c18:	693b      	ldr	r3, [r7, #16]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d002      	beq.n	8008c24 <wav_open+0x28>
		return -1;
 8008c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8008c22:	e00f      	b.n	8008c44 <wav_open+0x48>
	}
	
	// R[obNo^
	this->sta_callback = sta_callback;
 8008c24:	697b      	ldr	r3, [r7, #20]
 8008c26:	68fa      	ldr	r2, [r7, #12]
 8008c28:	605a      	str	r2, [r3, #4]
	this->rcv_callback = rcv_callback;
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	68ba      	ldr	r2, [r7, #8]
 8008c2e:	609a      	str	r2, [r3, #8]
	this->end_callback = end_callback;
 8008c30:	697b      	ldr	r3, [r7, #20]
 8008c32:	687a      	ldr	r2, [r7, #4]
 8008c34:	60da      	str	r2, [r3, #12]
	this->callback_vp = callback_vp;
 8008c36:	697b      	ldr	r3, [r7, #20]
 8008c38:	683a      	ldr	r2, [r7, #0]
 8008c3a:	611a      	str	r2, [r3, #16]
	
	// I[vXV
	this->status = ST_OPEND;
 8008c3c:	697b      	ldr	r3, [r7, #20]
 8008c3e:	2202      	movs	r2, #2
 8008c40:	701a      	strb	r2, [r3, #0]
	
	return 0;
 8008c42:	2300      	movs	r3, #0
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	3718      	adds	r7, #24
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	bd80      	pop	{r7, pc}
 8008c4c:	20084aac 	.word	0x20084aac
 8008c50:	08008ab1 	.word	0x08008ab1

08008c54 <_dispatch>:

    .section	.text._dispatch
	.weak	_dispatch
	.type	_dispatch, %function
_dispatch:
    MOV   R13, R0
 8008c54:	4685      	mov	sp, r0
    LDR   R0,  [R13, #0]
 8008c56:	9800      	ldr	r0, [sp, #0]
	LDR   R1,  [R13, #4]
 8008c58:	9901      	ldr	r1, [sp, #4]
	LDR   R2,  [R13, #8]
 8008c5a:	9a02      	ldr	r2, [sp, #8]
	LDR   R3,  [R13, #12]
 8008c5c:	9b03      	ldr	r3, [sp, #12]
	LDR   R4,  [R13, #16]
 8008c5e:	9c04      	ldr	r4, [sp, #16]
	LDR   R5,  [R13, #20]
 8008c60:	9d05      	ldr	r5, [sp, #20]
	LDR   R6,  [R13, #24]
 8008c62:	9e06      	ldr	r6, [sp, #24]
	LDR   R7,  [R13, #28]
 8008c64:	9f07      	ldr	r7, [sp, #28]
	LDR   R8,  [R13, #32]
 8008c66:	f8dd 8020 	ldr.w	r8, [sp, #32]
	LDR   R9,  [R13, #36]
 8008c6a:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
	LDR   R10, [R13, #40]
 8008c6e:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
	LDR   R11, [R13, #44]
 8008c72:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
	LDR   R12, [R13, #48]
 8008c76:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
	ADD   R13, #52
 8008c7a:	b00d      	add	sp, #52	; 0x34
	pop {pc}
 8008c7c:	bd00      	pop	{pc}

08008c7e <_dispatch_int>:

    .section	.text._dispatch_int
	.weak	_dispatch_int
	.type	_dispatch_int, %function
_dispatch_int:
    MOV   R13, R0
 8008c7e:	4685      	mov	sp, r0
    pop {r4-r11,pc}
 8008c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008c84 <vec_common>:
//.extern interrput
    .section	.text.vec_common
	.weak	vec_common
	.type	vec_common, %function
vec_common:
  push {r4-r11,LR}  /* Save all registers that are not saved */
 8008c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  MRS   r0, IPSR    /* first argument = interrupt no         */
 8008c88:	f3ef 8005 	mrs	r0, IPSR
  MRS   r1, MSP     /* second argument = stack pointer       */
 8008c8c:	f3ef 8108 	mrs	r1, MSP
  bl    thread_intr /* jump to thread_intr                   */
 8008c90:	f000 fcbc 	bl	800960c <thread_intr>
  pop  {r4-r11,PC}
 8008c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008c98 <NVIC_SetPriority>:
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b083      	sub	sp, #12
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	6039      	str	r1, [r7, #0]
 8008ca2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8008ca4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	da0b      	bge.n	8008cc4 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008cac:	490d      	ldr	r1, [pc, #52]	; (8008ce4 <NVIC_SetPriority+0x4c>)
 8008cae:	79fb      	ldrb	r3, [r7, #7]
 8008cb0:	f003 030f 	and.w	r3, r3, #15
 8008cb4:	3b04      	subs	r3, #4
 8008cb6:	683a      	ldr	r2, [r7, #0]
 8008cb8:	b2d2      	uxtb	r2, r2
 8008cba:	0112      	lsls	r2, r2, #4
 8008cbc:	b2d2      	uxtb	r2, r2
 8008cbe:	440b      	add	r3, r1
 8008cc0:	761a      	strb	r2, [r3, #24]
}
 8008cc2:	e009      	b.n	8008cd8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008cc4:	4908      	ldr	r1, [pc, #32]	; (8008ce8 <NVIC_SetPriority+0x50>)
 8008cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008cca:	683a      	ldr	r2, [r7, #0]
 8008ccc:	b2d2      	uxtb	r2, r2
 8008cce:	0112      	lsls	r2, r2, #4
 8008cd0:	b2d2      	uxtb	r2, r2
 8008cd2:	440b      	add	r3, r1
 8008cd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008cd8:	bf00      	nop
 8008cda:	370c      	adds	r7, #12
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce2:	4770      	bx	lr
 8008ce4:	e000ed00 	.word	0xe000ed00
 8008ce8:	e000e100 	.word	0xe000e100

08008cec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b082      	sub	sp, #8
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	3b01      	subs	r3, #1
 8008cf8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008cfc:	d301      	bcc.n	8008d02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008cfe:	2301      	movs	r3, #1
 8008d00:	e00f      	b.n	8008d22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008d02:	4a0a      	ldr	r2, [pc, #40]	; (8008d2c <SysTick_Config+0x40>)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	3b01      	subs	r3, #1
 8008d08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, 5); /* set Priority for Systick Interrupt */
 8008d0a:	2105      	movs	r1, #5
 8008d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d10:	f7ff ffc2 	bl	8008c98 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008d14:	4b05      	ldr	r3, [pc, #20]	; (8008d2c <SysTick_Config+0x40>)
 8008d16:	2200      	movs	r2, #0
 8008d18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008d1a:	4b04      	ldr	r3, [pc, #16]	; (8008d2c <SysTick_Config+0x40>)
 8008d1c:	2207      	movs	r2, #7
 8008d1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008d20:	2300      	movs	r3, #0
}
 8008d22:	4618      	mov	r0, r3
 8008d24:	3708      	adds	r7, #8
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}
 8008d2a:	bf00      	nop
 8008d2c:	e000e010 	.word	0xe000e010

08008d30 <getcurrent>:
void static SysTick_init(void);
static void mng_tsleep(void);

/* JgEXbhfB[EL[o */
static int getcurrent(void)
{
 8008d30:	b480      	push	{r7}
 8008d32:	af00      	add	r7, sp, #0
	if (current == NULL) {
 8008d34:	4b1d      	ldr	r3, [pc, #116]	; (8008dac <getcurrent+0x7c>)
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d102      	bne.n	8008d42 <getcurrent+0x12>
		return -1;
 8008d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8008d40:	e02e      	b.n	8008da0 <getcurrent+0x70>
	}
	if (!(current->flags & KZ_THREAD_FLAG_READY)) {
 8008d42:	4b1a      	ldr	r3, [pc, #104]	; (8008dac <getcurrent+0x7c>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d48:	f003 0301 	and.w	r3, r3, #1
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d101      	bne.n	8008d54 <getcurrent+0x24>
		/*  */
		return 1;
 8008d50:	2301      	movs	r3, #1
 8008d52:	e025      	b.n	8008da0 <getcurrent+0x70>
	}
	
	/* JgEXbhKCo */
	readyque[current->priority].head = current->next;
 8008d54:	4b15      	ldr	r3, [pc, #84]	; (8008dac <getcurrent+0x7c>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	69db      	ldr	r3, [r3, #28]
 8008d5a:	4a14      	ldr	r2, [pc, #80]	; (8008dac <getcurrent+0x7c>)
 8008d5c:	6812      	ldr	r2, [r2, #0]
 8008d5e:	6812      	ldr	r2, [r2, #0]
 8008d60:	4913      	ldr	r1, [pc, #76]	; (8008db0 <getcurrent+0x80>)
 8008d62:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	if (readyque[current->priority].head == NULL) {
 8008d66:	4b11      	ldr	r3, [pc, #68]	; (8008dac <getcurrent+0x7c>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	69db      	ldr	r3, [r3, #28]
 8008d6c:	4a10      	ldr	r2, [pc, #64]	; (8008db0 <getcurrent+0x80>)
 8008d6e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d107      	bne.n	8008d86 <getcurrent+0x56>
		readyque[current->priority].tail = NULL;
 8008d76:	4b0d      	ldr	r3, [pc, #52]	; (8008dac <getcurrent+0x7c>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	69db      	ldr	r3, [r3, #28]
 8008d7c:	4a0c      	ldr	r2, [pc, #48]	; (8008db0 <getcurrent+0x80>)
 8008d7e:	00db      	lsls	r3, r3, #3
 8008d80:	4413      	add	r3, r2
 8008d82:	2200      	movs	r2, #0
 8008d84:	605a      	str	r2, [r3, #4]
	}
	current->flags &= ~KZ_THREAD_FLAG_READY;
 8008d86:	4b09      	ldr	r3, [pc, #36]	; (8008dac <getcurrent+0x7c>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4a08      	ldr	r2, [pc, #32]	; (8008dac <getcurrent+0x7c>)
 8008d8c:	6812      	ldr	r2, [r2, #0]
 8008d8e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008d90:	f022 0201 	bic.w	r2, r2, #1
 8008d94:	629a      	str	r2, [r3, #40]	; 0x28
	current->next = NULL;
 8008d96:	4b05      	ldr	r3, [pc, #20]	; (8008dac <getcurrent+0x7c>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	601a      	str	r2, [r3, #0]
	
	return 0;
 8008d9e:	2300      	movs	r3, #0
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr
 8008daa:	bf00      	nop
 8008dac:	20084b10 	.word	0x20084b10
 8008db0:	20085140 	.word	0x20085140

08008db4 <putcurrent>:

/* JgEXbhfB[EL[q */
static int putcurrent(void)
{
 8008db4:	b480      	push	{r7}
 8008db6:	af00      	add	r7, sp, #0
	if (current == NULL) {
 8008db8:	4b21      	ldr	r3, [pc, #132]	; (8008e40 <putcurrent+0x8c>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d102      	bne.n	8008dc6 <putcurrent+0x12>
		return -1;
 8008dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8008dc4:	e036      	b.n	8008e34 <putcurrent+0x80>
	}
	if (current->flags & KZ_THREAD_FLAG_READY) {
 8008dc6:	4b1e      	ldr	r3, [pc, #120]	; (8008e40 <putcurrent+0x8c>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dcc:	f003 0301 	and.w	r3, r3, #1
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d001      	beq.n	8008dd8 <putcurrent+0x24>
		/* L */
		return 1;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	e02d      	b.n	8008e34 <putcurrent+0x80>
	}

	/* fB[EL[ */
	if (readyque[current->priority].tail) {
 8008dd8:	4b19      	ldr	r3, [pc, #100]	; (8008e40 <putcurrent+0x8c>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	69db      	ldr	r3, [r3, #28]
 8008dde:	4a19      	ldr	r2, [pc, #100]	; (8008e44 <putcurrent+0x90>)
 8008de0:	00db      	lsls	r3, r3, #3
 8008de2:	4413      	add	r3, r2
 8008de4:	685b      	ldr	r3, [r3, #4]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d00a      	beq.n	8008e00 <putcurrent+0x4c>
		readyque[current->priority].tail->next = current;
 8008dea:	4b15      	ldr	r3, [pc, #84]	; (8008e40 <putcurrent+0x8c>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	69db      	ldr	r3, [r3, #28]
 8008df0:	4a14      	ldr	r2, [pc, #80]	; (8008e44 <putcurrent+0x90>)
 8008df2:	00db      	lsls	r3, r3, #3
 8008df4:	4413      	add	r3, r2
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	4a11      	ldr	r2, [pc, #68]	; (8008e40 <putcurrent+0x8c>)
 8008dfa:	6812      	ldr	r2, [r2, #0]
 8008dfc:	601a      	str	r2, [r3, #0]
 8008dfe:	e007      	b.n	8008e10 <putcurrent+0x5c>
	} else {
		readyque[current->priority].head = current;
 8008e00:	4b0f      	ldr	r3, [pc, #60]	; (8008e40 <putcurrent+0x8c>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	69db      	ldr	r3, [r3, #28]
 8008e06:	4a0e      	ldr	r2, [pc, #56]	; (8008e40 <putcurrent+0x8c>)
 8008e08:	6812      	ldr	r2, [r2, #0]
 8008e0a:	490e      	ldr	r1, [pc, #56]	; (8008e44 <putcurrent+0x90>)
 8008e0c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	}
	readyque[current->priority].tail = current;
 8008e10:	4b0b      	ldr	r3, [pc, #44]	; (8008e40 <putcurrent+0x8c>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	69db      	ldr	r3, [r3, #28]
 8008e16:	4a0a      	ldr	r2, [pc, #40]	; (8008e40 <putcurrent+0x8c>)
 8008e18:	6812      	ldr	r2, [r2, #0]
 8008e1a:	490a      	ldr	r1, [pc, #40]	; (8008e44 <putcurrent+0x90>)
 8008e1c:	00db      	lsls	r3, r3, #3
 8008e1e:	440b      	add	r3, r1
 8008e20:	605a      	str	r2, [r3, #4]
	current->flags |= KZ_THREAD_FLAG_READY;
 8008e22:	4b07      	ldr	r3, [pc, #28]	; (8008e40 <putcurrent+0x8c>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4a06      	ldr	r2, [pc, #24]	; (8008e40 <putcurrent+0x8c>)
 8008e28:	6812      	ldr	r2, [r2, #0]
 8008e2a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008e2c:	f042 0201 	orr.w	r2, r2, #1
 8008e30:	629a      	str	r2, [r3, #40]	; 0x28

	return 0;
 8008e32:	2300      	movs	r3, #0
}
 8008e34:	4618      	mov	r0, r3
 8008e36:	46bd      	mov	sp, r7
 8008e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3c:	4770      	bx	lr
 8008e3e:	bf00      	nop
 8008e40:	20084b10 	.word	0x20084b10
 8008e44:	20085140 	.word	0x20085140

08008e48 <thread_end>:

static void thread_end(void)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	af00      	add	r7, sp, #0
	kz_exit();
 8008e4c:	f000 fe4e 	bl	8009aec <kz_exit>
}
 8008e50:	bf00      	nop
 8008e52:	bd80      	pop	{r7, pc}

08008e54 <thread_init>:

/* XbhX^[gEAbv */
static void thread_init(kz_thread *thp)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b082      	sub	sp, #8
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
	/* XbhCo */
	thp->init.func(thp->init.argc, thp->init.argv);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e60:	687a      	ldr	r2, [r7, #4]
 8008e62:	6b10      	ldr	r0, [r2, #48]	; 0x30
 8008e64:	687a      	ldr	r2, [r7, #4]
 8008e66:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008e68:	4611      	mov	r1, r2
 8008e6a:	4798      	blx	r3
	thread_end();
 8008e6c:	f7ff ffec 	bl	8008e48 <thread_end>
}
 8008e70:	bf00      	nop
 8008e72:	3708      	adds	r7, #8
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <thread_run>:

/* VXeER[(kz_run():XbhN) */
static kz_thread_id_t thread_run(kz_func_t func, char *name, int priority,
				 int stacksize, int argc, char *argv[])
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b088      	sub	sp, #32
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	60f8      	str	r0, [r7, #12]
 8008e80:	60b9      	str	r1, [r7, #8]
 8008e82:	607a      	str	r2, [r7, #4]
 8008e84:	603b      	str	r3, [r7, #0]
	extern char _task_stack_end;   /* JEXNvg`X^bN */
	static char *thread_stack = &_task_stack_start;
	static int init_dispatch = 0;
	
	/* ^XNERg[EubN */
	for (i = 0; i < THREAD_NUM; i++) {
 8008e86:	2300      	movs	r3, #0
 8008e88:	61fb      	str	r3, [r7, #28]
 8008e8a:	e00e      	b.n	8008eaa <thread_run+0x32>
		thp = &threads[i];
 8008e8c:	69fa      	ldr	r2, [r7, #28]
 8008e8e:	4613      	mov	r3, r2
 8008e90:	011b      	lsls	r3, r3, #4
 8008e92:	4413      	add	r3, r2
 8008e94:	009b      	lsls	r3, r3, #2
 8008e96:	4a94      	ldr	r2, [pc, #592]	; (80090e8 <thread_run+0x270>)
 8008e98:	4413      	add	r3, r2
 8008e9a:	61bb      	str	r3, [r7, #24]
		if (!thp->init.func) /*  */
 8008e9c:	69bb      	ldr	r3, [r7, #24]
 8008e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d006      	beq.n	8008eb2 <thread_run+0x3a>
	for (i = 0; i < THREAD_NUM; i++) {
 8008ea4:	69fb      	ldr	r3, [r7, #28]
 8008ea6:	3301      	adds	r3, #1
 8008ea8:	61fb      	str	r3, [r7, #28]
 8008eaa:	69fb      	ldr	r3, [r7, #28]
 8008eac:	2b0e      	cmp	r3, #14
 8008eae:	dded      	ble.n	8008e8c <thread_run+0x14>
 8008eb0:	e000      	b.n	8008eb4 <thread_run+0x3c>
			break;
 8008eb2:	bf00      	nop
	}
	
	if (i == THREAD_NUM) /*  */
 8008eb4:	69fb      	ldr	r3, [r7, #28]
 8008eb6:	2b0f      	cmp	r3, #15
 8008eb8:	d102      	bne.n	8008ec0 <thread_run+0x48>
	return -1;
 8008eba:	f04f 33ff 	mov.w	r3, #4294967295
 8008ebe:	e10f      	b.n	80090e0 <thread_run+0x268>
	
	memset(thp, 0, sizeof(*thp));
 8008ec0:	2244      	movs	r2, #68	; 0x44
 8008ec2:	2100      	movs	r1, #0
 8008ec4:	69b8      	ldr	r0, [r7, #24]
 8008ec6:	f001 f86b 	bl	8009fa0 <memset>
	
	/* ^XNERg[EubN(TCB) */
	strcpy(thp->name, name);
 8008eca:	69bb      	ldr	r3, [r7, #24]
 8008ecc:	330c      	adds	r3, #12
 8008ece:	68b9      	ldr	r1, [r7, #8]
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	f001 f86d 	bl	8009fb0 <strcpy>
	thp->next     = NULL;
 8008ed6:	69bb      	ldr	r3, [r7, #24]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	601a      	str	r2, [r3, #0]
	thp->priority = priority;
 8008edc:	69bb      	ldr	r3, [r7, #24]
 8008ede:	687a      	ldr	r2, [r7, #4]
 8008ee0:	61da      	str	r2, [r3, #28]
	thp->flags    = 0;
 8008ee2:	69bb      	ldr	r3, [r7, #24]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	629a      	str	r2, [r3, #40]	; 0x28
	
	thp->init.func = func;
 8008ee8:	69bb      	ldr	r3, [r7, #24]
 8008eea:	68fa      	ldr	r2, [r7, #12]
 8008eec:	62da      	str	r2, [r3, #44]	; 0x2c
	thp->init.argc = argc;
 8008eee:	69bb      	ldr	r3, [r7, #24]
 8008ef0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ef2:	631a      	str	r2, [r3, #48]	; 0x30
	thp->init.argv = argv;
 8008ef4:	69bb      	ldr	r3, [r7, #24]
 8008ef6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008ef8:	635a      	str	r2, [r3, #52]	; 0x34
	
	/* X^bNl */
	memset(thread_stack, 0, stacksize);
 8008efa:	4b7c      	ldr	r3, [pc, #496]	; (80090ec <thread_run+0x274>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	683a      	ldr	r2, [r7, #0]
 8008f00:	2100      	movs	r1, #0
 8008f02:	4618      	mov	r0, r3
 8008f04:	f001 f84c 	bl	8009fa0 <memset>
	thread_stack += stacksize;
 8008f08:	4b78      	ldr	r3, [pc, #480]	; (80090ec <thread_run+0x274>)
 8008f0a:	681a      	ldr	r2, [r3, #0]
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	4413      	add	r3, r2
 8008f10:	4a76      	ldr	r2, [pc, #472]	; (80090ec <thread_run+0x274>)
 8008f12:	6013      	str	r3, [r2, #0]
	
	thp->stack_size = stacksize;
 8008f14:	683a      	ldr	r2, [r7, #0]
 8008f16:	69bb      	ldr	r3, [r7, #24]
 8008f18:	625a      	str	r2, [r3, #36]	; 0x24
	
	thp->stack = thread_stack; /* X^bN */
 8008f1a:	4b74      	ldr	r3, [pc, #464]	; (80090ec <thread_run+0x274>)
 8008f1c:	681a      	ldr	r2, [r3, #0]
 8008f1e:	69bb      	ldr	r3, [r7, #24]
 8008f20:	621a      	str	r2, [r3, #32]
	
	/* X^bN */
	sp = (uint32 *)thp->stack;
 8008f22:	69bb      	ldr	r3, [r7, #24]
 8008f24:	6a1b      	ldr	r3, [r3, #32]
 8008f26:	617b      	str	r3, [r7, #20]
	
	/*
	* vOEJE^D
	* XbhDx[C~XbhD
	*/
	if(init_dispatch==0){
 8008f28:	4b71      	ldr	r3, [pc, #452]	; (80090f0 <thread_run+0x278>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d15d      	bne.n	8008fec <thread_run+0x174>
		*(--sp) = (uint32_t)thread_end;
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	3b04      	subs	r3, #4
 8008f34:	617b      	str	r3, [r7, #20]
 8008f36:	4a6f      	ldr	r2, [pc, #444]	; (80090f4 <thread_run+0x27c>)
 8008f38:	697b      	ldr	r3, [r7, #20]
 8008f3a:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init;
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	3b04      	subs	r3, #4
 8008f40:	617b      	str	r3, [r7, #20]
 8008f42:	4a6d      	ldr	r2, [pc, #436]	; (80090f8 <thread_run+0x280>)
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r12 */
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	3b04      	subs	r3, #4
 8008f4c:	617b      	str	r3, [r7, #20]
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	2200      	movs	r2, #0
 8008f52:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r11 */
 8008f54:	697b      	ldr	r3, [r7, #20]
 8008f56:	3b04      	subs	r3, #4
 8008f58:	617b      	str	r3, [r7, #20]
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r10 */
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	3b04      	subs	r3, #4
 8008f64:	617b      	str	r3, [r7, #20]
 8008f66:	697b      	ldr	r3, [r7, #20]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r9  */
 8008f6c:	697b      	ldr	r3, [r7, #20]
 8008f6e:	3b04      	subs	r3, #4
 8008f70:	617b      	str	r3, [r7, #20]
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	2200      	movs	r2, #0
 8008f76:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r8  */
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	3b04      	subs	r3, #4
 8008f7c:	617b      	str	r3, [r7, #20]
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	2200      	movs	r2, #0
 8008f82:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r7  */
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	3b04      	subs	r3, #4
 8008f88:	617b      	str	r3, [r7, #20]
 8008f8a:	697b      	ldr	r3, [r7, #20]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r6  */
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	3b04      	subs	r3, #4
 8008f94:	617b      	str	r3, [r7, #20]
 8008f96:	697b      	ldr	r3, [r7, #20]
 8008f98:	2200      	movs	r2, #0
 8008f9a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r5  */
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	3b04      	subs	r3, #4
 8008fa0:	617b      	str	r3, [r7, #20]
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r4  */
 8008fa8:	697b      	ldr	r3, [r7, #20]
 8008faa:	3b04      	subs	r3, #4
 8008fac:	617b      	str	r3, [r7, #20]
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r3  */
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	3b04      	subs	r3, #4
 8008fb8:	617b      	str	r3, [r7, #20]
 8008fba:	697b      	ldr	r3, [r7, #20]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r2  */
 8008fc0:	697b      	ldr	r3, [r7, #20]
 8008fc2:	3b04      	subs	r3, #4
 8008fc4:	617b      	str	r3, [r7, #20]
 8008fc6:	697b      	ldr	r3, [r7, #20]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r1  */
 8008fcc:	697b      	ldr	r3, [r7, #20]
 8008fce:	3b04      	subs	r3, #4
 8008fd0:	617b      	str	r3, [r7, #20]
 8008fd2:	697b      	ldr	r3, [r7, #20]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	601a      	str	r2, [r3, #0]
		/* XbhX^[gAbv(thread_init())n@*/
		*(--sp) = (uint32_t)thp; /* r0  */
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	3b04      	subs	r3, #4
 8008fdc:	617b      	str	r3, [r7, #20]
 8008fde:	69ba      	ldr	r2, [r7, #24]
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	601a      	str	r2, [r3, #0]
		init_dispatch = 1;
 8008fe4:	4b42      	ldr	r3, [pc, #264]	; (80090f0 <thread_run+0x278>)
 8008fe6:	2201      	movs	r2, #1
 8008fe8:	601a      	str	r2, [r3, #0]
 8008fea:	e06d      	b.n	80090c8 <thread_run+0x250>
	}else{
		*(--sp) = (uint32_t)thread_end;
 8008fec:	697b      	ldr	r3, [r7, #20]
 8008fee:	3b04      	subs	r3, #4
 8008ff0:	617b      	str	r3, [r7, #20]
 8008ff2:	4a40      	ldr	r2, [pc, #256]	; (80090f4 <thread_run+0x27c>)
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	601a      	str	r2, [r3, #0]
		*(--sp) = 0x1000000;             /* APSR */
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	3b04      	subs	r3, #4
 8008ffc:	617b      	str	r3, [r7, #20]
 8008ffe:	697b      	ldr	r3, [r7, #20]
 8009000:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009004:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init; /* pc   */
 8009006:	697b      	ldr	r3, [r7, #20]
 8009008:	3b04      	subs	r3, #4
 800900a:	617b      	str	r3, [r7, #20]
 800900c:	4a3a      	ldr	r2, [pc, #232]	; (80090f8 <thread_run+0x280>)
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* lr(Kv) */
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	3b04      	subs	r3, #4
 8009016:	617b      	str	r3, [r7, #20]
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	2200      	movs	r2, #0
 800901c:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r12  */
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	3b04      	subs	r3, #4
 8009022:	617b      	str	r3, [r7, #20]
 8009024:	697b      	ldr	r3, [r7, #20]
 8009026:	2200      	movs	r2, #0
 8009028:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r3   */
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	3b04      	subs	r3, #4
 800902e:	617b      	str	r3, [r7, #20]
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	2200      	movs	r2, #0
 8009034:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r2   */
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	3b04      	subs	r3, #4
 800903a:	617b      	str	r3, [r7, #20]
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	2200      	movs	r2, #0
 8009040:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r1   */
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	3b04      	subs	r3, #4
 8009046:	617b      	str	r3, [r7, #20]
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	2200      	movs	r2, #0
 800904c:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thp;         /* r0(^XN) */
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	3b04      	subs	r3, #4
 8009052:	617b      	str	r3, [r7, #20]
 8009054:	69ba      	ldr	r2, [r7, #24]
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)0xFFFFFFF9;
 800905a:	697b      	ldr	r3, [r7, #20]
 800905c:	3b04      	subs	r3, #4
 800905e:	617b      	str	r3, [r7, #20]
 8009060:	697b      	ldr	r3, [r7, #20]
 8009062:	f06f 0206 	mvn.w	r2, #6
 8009066:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r11  */
 8009068:	697b      	ldr	r3, [r7, #20]
 800906a:	3b04      	subs	r3, #4
 800906c:	617b      	str	r3, [r7, #20]
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	2200      	movs	r2, #0
 8009072:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r10  */
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	3b04      	subs	r3, #4
 8009078:	617b      	str	r3, [r7, #20]
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	2200      	movs	r2, #0
 800907e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r9   */
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	3b04      	subs	r3, #4
 8009084:	617b      	str	r3, [r7, #20]
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	2200      	movs	r2, #0
 800908a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r8   */
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	3b04      	subs	r3, #4
 8009090:	617b      	str	r3, [r7, #20]
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	2200      	movs	r2, #0
 8009096:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r7   */
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	3b04      	subs	r3, #4
 800909c:	617b      	str	r3, [r7, #20]
 800909e:	697b      	ldr	r3, [r7, #20]
 80090a0:	2200      	movs	r2, #0
 80090a2:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r6   */
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	3b04      	subs	r3, #4
 80090a8:	617b      	str	r3, [r7, #20]
 80090aa:	697b      	ldr	r3, [r7, #20]
 80090ac:	2200      	movs	r2, #0
 80090ae:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r5   */
 80090b0:	697b      	ldr	r3, [r7, #20]
 80090b2:	3b04      	subs	r3, #4
 80090b4:	617b      	str	r3, [r7, #20]
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	2200      	movs	r2, #0
 80090ba:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r4   */
 80090bc:	697b      	ldr	r3, [r7, #20]
 80090be:	3b04      	subs	r3, #4
 80090c0:	617b      	str	r3, [r7, #20]
 80090c2:	697b      	ldr	r3, [r7, #20]
 80090c4:	2200      	movs	r2, #0
 80090c6:	601a      	str	r2, [r3, #0]
	}
	/* XbhReLXg */
	thp->context.sp = (uint32)sp;
 80090c8:	697a      	ldr	r2, [r7, #20]
 80090ca:	69bb      	ldr	r3, [r7, #24]
 80090cc:	641a      	str	r2, [r3, #64]	; 0x40
	
	/* VXeER[oXbhfB[EL[ */
	putcurrent();
 80090ce:	f7ff fe71 	bl	8008db4 <putcurrent>
	
	/* VKXbhCfB[EL[ */
	current = thp;
 80090d2:	4a0a      	ldr	r2, [pc, #40]	; (80090fc <thread_run+0x284>)
 80090d4:	69bb      	ldr	r3, [r7, #24]
 80090d6:	6013      	str	r3, [r2, #0]
	putcurrent();
 80090d8:	f7ff fe6c 	bl	8008db4 <putcurrent>
	
	return (kz_thread_id_t)current;
 80090dc:	4b07      	ldr	r3, [pc, #28]	; (80090fc <thread_run+0x284>)
 80090de:	681b      	ldr	r3, [r3, #0]
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	3720      	adds	r7, #32
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}
 80090e8:	20084b14 	.word	0x20084b14
 80090ec:	20040020 	.word	0x20040020
 80090f0:	200851c8 	.word	0x200851c8
 80090f4:	08008e49 	.word	0x08008e49
 80090f8:	08008e55 	.word	0x08008e55
 80090fc:	20084b10 	.word	0x20084b10

08009100 <thread_exit>:

/* VXeER[(kz_exit():XbhI) */
static int thread_exit(void)
{
 8009100:	b580      	push	{r7, lr}
 8009102:	af00      	add	r7, sp, #0
	/*
	* {X^bNpD
	* CXbhpED
	*/
	puts(current->name);
 8009104:	4b09      	ldr	r3, [pc, #36]	; (800912c <thread_exit+0x2c>)
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	330c      	adds	r3, #12
 800910a:	4618      	mov	r0, r3
 800910c:	f000 fede 	bl	8009ecc <puts>
	puts(" EXIT.\n");
 8009110:	4807      	ldr	r0, [pc, #28]	; (8009130 <thread_exit+0x30>)
 8009112:	f000 fedb 	bl	8009ecc <puts>
	memset(current, 0, sizeof(*current));
 8009116:	4b05      	ldr	r3, [pc, #20]	; (800912c <thread_exit+0x2c>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	2244      	movs	r2, #68	; 0x44
 800911c:	2100      	movs	r1, #0
 800911e:	4618      	mov	r0, r3
 8009120:	f000 ff3e 	bl	8009fa0 <memset>
	return 0;
 8009124:	2300      	movs	r3, #0
	}
 8009126:	4618      	mov	r0, r3
 8009128:	bd80      	pop	{r7, pc}
 800912a:	bf00      	nop
 800912c:	20084b10 	.word	0x20084b10
 8009130:	0800a3a0 	.word	0x0800a3a0

08009134 <thread_wait>:

/* VXeER[(kz_wait():Xbhs) */
static int thread_wait(void)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	af00      	add	r7, sp, #0
	putcurrent();
 8009138:	f7ff fe3c 	bl	8008db4 <putcurrent>
	return 0;
 800913c:	2300      	movs	r3, #0
}
 800913e:	4618      	mov	r0, r3
 8009140:	bd80      	pop	{r7, pc}

08009142 <thread_sleep>:

/* VXeER[(kz_sleep():XbhX[v) */
static int thread_sleep(void)
{
 8009142:	b480      	push	{r7}
 8009144:	af00      	add	r7, sp, #0
	return 0;
 8009146:	2300      	movs	r3, #0
}
 8009148:	4618      	mov	r0, r3
 800914a:	46bd      	mov	sp, r7
 800914c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009150:	4770      	bx	lr
	...

08009154 <thread_wakeup>:

/* VXeER[(kz_wakeup():XbhEFCNEAbv) */
static int thread_wakeup(kz_thread_id_t id)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b082      	sub	sp, #8
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
	/* EFCNEAbvoXbhfB[EL[ */
	putcurrent();
 800915c:	f7ff fe2a 	bl	8008db4 <putcurrent>

	/* wXbhfB[EL[EFCNEAbv */
	current = (kz_thread *)id;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	4a04      	ldr	r2, [pc, #16]	; (8009174 <thread_wakeup+0x20>)
 8009164:	6013      	str	r3, [r2, #0]
	putcurrent();
 8009166:	f7ff fe25 	bl	8008db4 <putcurrent>

	return 0;
 800916a:	2300      	movs	r3, #0
}
 800916c:	4618      	mov	r0, r3
 800916e:	3708      	adds	r7, #8
 8009170:	46bd      	mov	sp, r7
 8009172:	bd80      	pop	{r7, pc}
 8009174:	20084b10 	.word	0x20084b10

08009178 <thread_getid>:

/* VXeER[(kz_getid():XbhID) */
static kz_thread_id_t thread_getid(void)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	af00      	add	r7, sp, #0
	putcurrent();
 800917c:	f7ff fe1a 	bl	8008db4 <putcurrent>
	return (kz_thread_id_t)current;
 8009180:	4b01      	ldr	r3, [pc, #4]	; (8009188 <thread_getid+0x10>)
 8009182:	681b      	ldr	r3, [r3, #0]
}
 8009184:	4618      	mov	r0, r3
 8009186:	bd80      	pop	{r7, pc}
 8009188:	20084b10 	.word	0x20084b10

0800918c <thread_chpri>:

/* VXeER[(kz_chpri():XbhDxX) */
static int thread_chpri(int priority)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b084      	sub	sp, #16
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
	int old = current->priority;
 8009194:	4b08      	ldr	r3, [pc, #32]	; (80091b8 <thread_chpri+0x2c>)
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	69db      	ldr	r3, [r3, #28]
 800919a:	60fb      	str	r3, [r7, #12]
	
	if (priority >= 0)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	db03      	blt.n	80091aa <thread_chpri+0x1e>
		current->priority = priority; /* DxX */
 80091a2:	4b05      	ldr	r3, [pc, #20]	; (80091b8 <thread_chpri+0x2c>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	687a      	ldr	r2, [r7, #4]
 80091a8:	61da      	str	r2, [r3, #28]
	
	putcurrent(); /* VDxfB[EL[q */
 80091aa:	f7ff fe03 	bl	8008db4 <putcurrent>
	return old;
 80091ae:	68fb      	ldr	r3, [r7, #12]
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	3710      	adds	r7, #16
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}
 80091b8:	20084b10 	.word	0x20084b10

080091bc <thread_kmalloc>:

/* VXeER[(kz_kmalloc():Il) */
static void *thread_kmalloc(int size)
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b082      	sub	sp, #8
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
	putcurrent();
 80091c4:	f7ff fdf6 	bl	8008db4 <putcurrent>
	return kzmem_alloc(size);
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f000 fc07 	bl	80099dc <kzmem_alloc>
 80091ce:	4603      	mov	r3, r0
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	3708      	adds	r7, #8
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}

080091d8 <thread_kmfree>:

/* VXeER[(kz_kfree():) */
static int thread_kmfree(char *p)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b082      	sub	sp, #8
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
	kzmem_free(p);
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	f000 fc37 	bl	8009a54 <kzmem_free>
	putcurrent();
 80091e6:	f7ff fde5 	bl	8008db4 <putcurrent>
	return 0;
 80091ea:	2300      	movs	r3, #0
}
 80091ec:	4618      	mov	r0, r3
 80091ee:	3708      	adds	r7, #8
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}

080091f4 <sendmsg>:

/* bZ[WM */
static void sendmsg(kz_msgbox *mboxp, kz_thread *thp, int size, char *p)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b086      	sub	sp, #24
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	60f8      	str	r0, [r7, #12]
 80091fc:	60b9      	str	r1, [r7, #8]
 80091fe:	607a      	str	r2, [r7, #4]
 8009200:	603b      	str	r3, [r7, #0]
	kz_msgbuf *mp;
	
	/* bZ[WEobt@ */
	mp = (kz_msgbuf *)kzmem_alloc(sizeof(*mp));
 8009202:	2010      	movs	r0, #16
 8009204:	f000 fbea 	bl	80099dc <kzmem_alloc>
 8009208:	6178      	str	r0, [r7, #20]
	
	if (mp == NULL)
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d101      	bne.n	8009214 <sendmsg+0x20>
		kz_sysdown();
 8009210:	f000 faa6 	bl	8009760 <kz_sysdown>
	
	mp->next       = NULL;
 8009214:	697b      	ldr	r3, [r7, #20]
 8009216:	2200      	movs	r2, #0
 8009218:	601a      	str	r2, [r3, #0]
	mp->sender     = thp;
 800921a:	697b      	ldr	r3, [r7, #20]
 800921c:	68ba      	ldr	r2, [r7, #8]
 800921e:	605a      	str	r2, [r3, #4]
	mp->param.size = size;
 8009220:	697b      	ldr	r3, [r7, #20]
 8009222:	687a      	ldr	r2, [r7, #4]
 8009224:	609a      	str	r2, [r3, #8]
	mp->param.p    = p;
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	683a      	ldr	r2, [r7, #0]
 800922a:	60da      	str	r2, [r3, #12]
	
	/* bZ[WE{bNXbZ[W */
	if (mboxp->tail) {
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	689b      	ldr	r3, [r3, #8]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d004      	beq.n	800923e <sendmsg+0x4a>
		mboxp->tail->next = mp;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	689b      	ldr	r3, [r3, #8]
 8009238:	697a      	ldr	r2, [r7, #20]
 800923a:	601a      	str	r2, [r3, #0]
 800923c:	e002      	b.n	8009244 <sendmsg+0x50>
	} else {
		mboxp->head = mp;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	697a      	ldr	r2, [r7, #20]
 8009242:	605a      	str	r2, [r3, #4]
	}
	mboxp->tail = mp;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	697a      	ldr	r2, [r7, #20]
 8009248:	609a      	str	r2, [r3, #8]
}
 800924a:	bf00      	nop
 800924c:	3718      	adds	r7, #24
 800924e:	46bd      	mov	sp, r7
 8009250:	bd80      	pop	{r7, pc}

08009252 <recvmsg>:

/* bZ[WM */
static void recvmsg(kz_msgbox *mboxp)
{
 8009252:	b580      	push	{r7, lr}
 8009254:	b084      	sub	sp, #16
 8009256:	af00      	add	r7, sp, #0
 8009258:	6078      	str	r0, [r7, #4]
	kz_msgbuf *mp;
	kz_syscall_param_t *p;
	
	/* bZ[WE{bNXbZ[Wo */
	mp = mboxp->head;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	60fb      	str	r3, [r7, #12]
	mboxp->head = mp->next;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681a      	ldr	r2, [r3, #0]
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	605a      	str	r2, [r3, #4]
	if (mboxp->head == NULL)
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d102      	bne.n	8009276 <recvmsg+0x24>
		mboxp->tail = NULL;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2200      	movs	r2, #0
 8009274:	609a      	str	r2, [r3, #8]
	mp->next = NULL;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	2200      	movs	r2, #0
 800927a:	601a      	str	r2, [r3, #0]
	
	/* bZ[WMXbhl */
	p = mboxp->receiver->syscall.param;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009282:	60bb      	str	r3, [r7, #8]
	p->un.recv.ret = (kz_thread_id_t)mp->sender;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	461a      	mov	r2, r3
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	60da      	str	r2, [r3, #12]
	if (p->un.recv.sizep)
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	685b      	ldr	r3, [r3, #4]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d004      	beq.n	80092a0 <recvmsg+0x4e>
		*(p->un.recv.sizep) = mp->param.size;
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	685b      	ldr	r3, [r3, #4]
 800929a:	68fa      	ldr	r2, [r7, #12]
 800929c:	6892      	ldr	r2, [r2, #8]
 800929e:	601a      	str	r2, [r3, #0]
	if (p->un.recv.pp)
 80092a0:	68bb      	ldr	r3, [r7, #8]
 80092a2:	689b      	ldr	r3, [r3, #8]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d004      	beq.n	80092b2 <recvmsg+0x60>
		*(p->un.recv.pp) = mp->param.p;
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	68fa      	ldr	r2, [r7, #12]
 80092ae:	68d2      	ldr	r2, [r2, #12]
 80092b0:	601a      	str	r2, [r3, #0]
	
	/* MXbhCNULL */
	mboxp->receiver = NULL;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2200      	movs	r2, #0
 80092b6:	601a      	str	r2, [r3, #0]
	
	/* bZ[WEobt@ */
	kzmem_free(mp);
 80092b8:	68f8      	ldr	r0, [r7, #12]
 80092ba:	f000 fbcb 	bl	8009a54 <kzmem_free>
}
 80092be:	bf00      	nop
 80092c0:	3710      	adds	r7, #16
 80092c2:	46bd      	mov	sp, r7
 80092c4:	bd80      	pop	{r7, pc}
	...

080092c8 <thread_send>:

/* VXeER[(kz_send():bZ[WM) */
static int thread_send(kz_msgbox_id_t id, int size, char *p)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b086      	sub	sp, #24
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	4603      	mov	r3, r0
 80092d0:	60b9      	str	r1, [r7, #8]
 80092d2:	607a      	str	r2, [r7, #4]
 80092d4:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 80092d6:	7bfb      	ldrb	r3, [r7, #15]
 80092d8:	011b      	lsls	r3, r3, #4
 80092da:	4a0f      	ldr	r2, [pc, #60]	; (8009318 <thread_send+0x50>)
 80092dc:	4413      	add	r3, r2
 80092de:	617b      	str	r3, [r7, #20]
	
	putcurrent();
 80092e0:	f7ff fd68 	bl	8008db4 <putcurrent>
	sendmsg(mboxp, current, size, p); /* bZ[WM */
 80092e4:	4b0d      	ldr	r3, [pc, #52]	; (800931c <thread_send+0x54>)
 80092e6:	6819      	ldr	r1, [r3, #0]
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	68ba      	ldr	r2, [r7, #8]
 80092ec:	6978      	ldr	r0, [r7, #20]
 80092ee:	f7ff ff81 	bl	80091f4 <sendmsg>
	
	/* MXbhMs */
	if (mboxp->receiver) {
 80092f2:	697b      	ldr	r3, [r7, #20]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d008      	beq.n	800930c <thread_send+0x44>
		current = mboxp->receiver; /* MXbh */
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a07      	ldr	r2, [pc, #28]	; (800931c <thread_send+0x54>)
 8009300:	6013      	str	r3, [r2, #0]
		recvmsg(mboxp); /* bZ[WM */
 8009302:	6978      	ldr	r0, [r7, #20]
 8009304:	f7ff ffa5 	bl	8009252 <recvmsg>
		putcurrent(); /* M\CubN */
 8009308:	f7ff fd54 	bl	8008db4 <putcurrent>
	}
	
	return size;
 800930c:	68bb      	ldr	r3, [r7, #8]
}
 800930e:	4618      	mov	r0, r3
 8009310:	3718      	adds	r7, #24
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}
 8009316:	bf00      	nop
 8009318:	200850c8 	.word	0x200850c8
 800931c:	20084b10 	.word	0x20084b10

08009320 <thread_recv>:

/* VXeER[(kz_recv():bZ[WM) */
static kz_thread_id_t thread_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b086      	sub	sp, #24
 8009324:	af00      	add	r7, sp, #0
 8009326:	4603      	mov	r3, r0
 8009328:	60b9      	str	r1, [r7, #8]
 800932a:	607a      	str	r2, [r7, #4]
 800932c:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 800932e:	7bfb      	ldrb	r3, [r7, #15]
 8009330:	011b      	lsls	r3, r3, #4
 8009332:	4a10      	ldr	r2, [pc, #64]	; (8009374 <thread_recv+0x54>)
 8009334:	4413      	add	r3, r2
 8009336:	617b      	str	r3, [r7, #20]
	
	if (mboxp->receiver) /* XbhM */
 8009338:	697b      	ldr	r3, [r7, #20]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d001      	beq.n	8009344 <thread_recv+0x24>
		kz_sysdown();
 8009340:	f000 fa0e 	bl	8009760 <kz_sysdown>
	
	mboxp->receiver = current; /* MXbh */
 8009344:	4b0c      	ldr	r3, [pc, #48]	; (8009378 <thread_recv+0x58>)
 8009346:	681a      	ldr	r2, [r3, #0]
 8009348:	697b      	ldr	r3, [r7, #20]
 800934a:	601a      	str	r2, [r3, #0]
	
	if (mboxp->head == NULL) {
 800934c:	697b      	ldr	r3, [r7, #20]
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d102      	bne.n	800935a <thread_recv+0x3a>
		/*
		 * bZ[WE{bNXbZ[WCXbh
		 * X[vD(VXeER[ubN)
		 */
		return -1;
 8009354:	f04f 33ff 	mov.w	r3, #4294967295
 8009358:	e008      	b.n	800936c <thread_recv+0x4c>
	}
	
	recvmsg(mboxp); /* bZ[WM */
 800935a:	6978      	ldr	r0, [r7, #20]
 800935c:	f7ff ff79 	bl	8009252 <recvmsg>
	putcurrent(); /* bZ[WMCfB[ */
 8009360:	f7ff fd28 	bl	8008db4 <putcurrent>
	
	return current->syscall.param->un.recv.ret;
 8009364:	4b04      	ldr	r3, [pc, #16]	; (8009378 <thread_recv+0x58>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800936a:	68db      	ldr	r3, [r3, #12]
}
 800936c:	4618      	mov	r0, r3
 800936e:	3718      	adds	r7, #24
 8009370:	46bd      	mov	sp, r7
 8009372:	bd80      	pop	{r7, pc}
 8009374:	200850c8 	.word	0x200850c8
 8009378:	20084b10 	.word	0x20084b10

0800937c <thread_setintr>:

/* VXeER[(kz_setintr():nho^) */
static int thread_setintr(softvec_type_t type, kz_handler_t handler)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b082      	sub	sp, #8
 8009380:	af00      	add	r7, sp, #0
 8009382:	4603      	mov	r3, r0
 8009384:	6039      	str	r1, [r7, #0]
 8009386:	80fb      	strh	r3, [r7, #6]
	* tC\tgEGAExN^
	* OSo^D
	*/
	//softvec_setintr(type, thread_intr);
	
	handlers[type] = handler; /* OSonho^ */
 8009388:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800938c:	4905      	ldr	r1, [pc, #20]	; (80093a4 <thread_setintr+0x28>)
 800938e:	683a      	ldr	r2, [r7, #0]
 8009390:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	putcurrent();
 8009394:	f7ff fd0e 	bl	8008db4 <putcurrent>
	
	return 0;
 8009398:	2300      	movs	r3, #0
}
 800939a:	4618      	mov	r0, r3
 800939c:	3708      	adds	r7, #8
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}
 80093a2:	bf00      	nop
 80093a4:	20084f10 	.word	0x20084f10

080093a8 <thread_tsleep>:

static int thread_tsleep(int time)
{
 80093a8:	b480      	push	{r7}
 80093aa:	b083      	sub	sp, #12
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
	// time
	current->time = time;
 80093b0:	4b0e      	ldr	r3, [pc, #56]	; (80093ec <thread_tsleep+0x44>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	687a      	ldr	r2, [r7, #4]
 80093b6:	609a      	str	r2, [r3, #8]
	
	// timque
	if(timque[0].tail){
 80093b8:	4b0d      	ldr	r3, [pc, #52]	; (80093f0 <thread_tsleep+0x48>)
 80093ba:	685b      	ldr	r3, [r3, #4]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d005      	beq.n	80093cc <thread_tsleep+0x24>
		// A^XN
		timque[0].tail->t_next = current;
 80093c0:	4b0b      	ldr	r3, [pc, #44]	; (80093f0 <thread_tsleep+0x48>)
 80093c2:	685b      	ldr	r3, [r3, #4]
 80093c4:	4a09      	ldr	r2, [pc, #36]	; (80093ec <thread_tsleep+0x44>)
 80093c6:	6812      	ldr	r2, [r2, #0]
 80093c8:	605a      	str	r2, [r3, #4]
 80093ca:	e003      	b.n	80093d4 <thread_tsleep+0x2c>
	}else{
		// A^XN
		timque[0].head = current;
 80093cc:	4b07      	ldr	r3, [pc, #28]	; (80093ec <thread_tsleep+0x44>)
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4a07      	ldr	r2, [pc, #28]	; (80093f0 <thread_tsleep+0x48>)
 80093d2:	6013      	str	r3, [r2, #0]
	}
	// ^XN
	timque[0].tail = current;
 80093d4:	4b05      	ldr	r3, [pc, #20]	; (80093ec <thread_tsleep+0x44>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	4a05      	ldr	r2, [pc, #20]	; (80093f0 <thread_tsleep+0x48>)
 80093da:	6053      	str	r3, [r2, #4]
	
	return 0;
 80093dc:	2300      	movs	r3, #0
}
 80093de:	4618      	mov	r0, r3
 80093e0:	370c      	adds	r7, #12
 80093e2:	46bd      	mov	sp, r7
 80093e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e8:	4770      	bx	lr
 80093ea:	bf00      	nop
 80093ec:	20084b10 	.word	0x20084b10
 80093f0:	200851c0 	.word	0x200851c0

080093f4 <call_functions>:

static void call_functions(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 80093f4:	b5b0      	push	{r4, r5, r7, lr}
 80093f6:	b084      	sub	sp, #16
 80093f8:	af02      	add	r7, sp, #8
 80093fa:	4603      	mov	r3, r0
 80093fc:	6039      	str	r1, [r7, #0]
 80093fe:	71fb      	strb	r3, [r7, #7]
	/* VXeER[scurrent */
	switch (type) {
 8009400:	79fb      	ldrb	r3, [r7, #7]
 8009402:	2b0c      	cmp	r3, #12
 8009404:	f200 809d 	bhi.w	8009542 <call_functions+0x14e>
 8009408:	a201      	add	r2, pc, #4	; (adr r2, 8009410 <call_functions+0x1c>)
 800940a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800940e:	bf00      	nop
 8009410:	08009445 	.word	0x08009445
 8009414:	08009471 	.word	0x08009471
 8009418:	08009477 	.word	0x08009477
 800941c:	08009483 	.word	0x08009483
 8009420:	0800948f 	.word	0x0800948f
 8009424:	080094a1 	.word	0x080094a1
 8009428:	080094ad 	.word	0x080094ad
 800942c:	080094bf 	.word	0x080094bf
 8009430:	080094d1 	.word	0x080094d1
 8009434:	080094e3 	.word	0x080094e3
 8009438:	080094fd 	.word	0x080094fd
 800943c:	08009517 	.word	0x08009517
 8009440:	08009531 	.word	0x08009531
		case KZ_SYSCALL_TYPE_RUN: /* kz_run() */
			p->un.run.ret = thread_run(p->un.run.func, p->un.run.name,
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	6818      	ldr	r0, [r3, #0]
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	6859      	ldr	r1, [r3, #4]
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	689c      	ldr	r4, [r3, #8]
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	68dd      	ldr	r5, [r3, #12]
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	691b      	ldr	r3, [r3, #16]
 8009458:	683a      	ldr	r2, [r7, #0]
 800945a:	6952      	ldr	r2, [r2, #20]
 800945c:	9201      	str	r2, [sp, #4]
 800945e:	9300      	str	r3, [sp, #0]
 8009460:	462b      	mov	r3, r5
 8009462:	4622      	mov	r2, r4
 8009464:	f7ff fd08 	bl	8008e78 <thread_run>
 8009468:	4602      	mov	r2, r0
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	619a      	str	r2, [r3, #24]
					       p->un.run.priority, p->un.run.stacksize,
					       p->un.run.argc, p->un.run.argv);
			break;
 800946e:	e069      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_EXIT: /* kz_exit() */
			/* TCBCl */
			thread_exit();
 8009470:	f7ff fe46 	bl	8009100 <thread_exit>
			break;
 8009474:	e066      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_WAIT: /* kz_wait() */
			p->un.wait.ret = thread_wait();
 8009476:	f7ff fe5d 	bl	8009134 <thread_wait>
 800947a:	4602      	mov	r2, r0
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	601a      	str	r2, [r3, #0]
			break;
 8009480:	e060      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SLEEP: /* kz_sleep() */
			p->un.sleep.ret = thread_sleep();
 8009482:	f7ff fe5e 	bl	8009142 <thread_sleep>
 8009486:	4602      	mov	r2, r0
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	601a      	str	r2, [r3, #0]
			break;
 800948c:	e05a      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_WAKEUP: /* kz_wakeup() */
			p->un.wakeup.ret = thread_wakeup(p->un.wakeup.id);
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	4618      	mov	r0, r3
 8009494:	f7ff fe5e 	bl	8009154 <thread_wakeup>
 8009498:	4602      	mov	r2, r0
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	605a      	str	r2, [r3, #4]
			break;
 800949e:	e051      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_GETID: /* kz_getid() */
			p->un.getid.ret = thread_getid();
 80094a0:	f7ff fe6a 	bl	8009178 <thread_getid>
 80094a4:	4602      	mov	r2, r0
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	601a      	str	r2, [r3, #0]
			break;
 80094aa:	e04b      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_CHPRI: /* kz_chpri() */
			p->un.chpri.ret = thread_chpri(p->un.chpri.priority);
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	4618      	mov	r0, r3
 80094b2:	f7ff fe6b 	bl	800918c <thread_chpri>
 80094b6:	4602      	mov	r2, r0
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	605a      	str	r2, [r3, #4]
			break;
 80094bc:	e042      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_KMALLOC: /* kz_kmalloc() */
			p->un.kmalloc.ret = thread_kmalloc(p->un.kmalloc.size);
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4618      	mov	r0, r3
 80094c4:	f7ff fe7a 	bl	80091bc <thread_kmalloc>
 80094c8:	4602      	mov	r2, r0
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	605a      	str	r2, [r3, #4]
			break;
 80094ce:	e039      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_KMFREE: /* kz_kmfree() */
			p->un.kmfree.ret = thread_kmfree(p->un.kmfree.p);
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4618      	mov	r0, r3
 80094d6:	f7ff fe7f 	bl	80091d8 <thread_kmfree>
 80094da:	4602      	mov	r2, r0
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	605a      	str	r2, [r3, #4]
			break;
 80094e0:	e030      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SEND: /* kz_send() */
			p->un.send.ret = thread_send(p->un.send.id,
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	7818      	ldrb	r0, [r3, #0]
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	6859      	ldr	r1, [r3, #4]
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	689b      	ldr	r3, [r3, #8]
 80094ee:	461a      	mov	r2, r3
 80094f0:	f7ff feea 	bl	80092c8 <thread_send>
 80094f4:	4602      	mov	r2, r0
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	60da      	str	r2, [r3, #12]
						 p->un.send.size, p->un.send.p);
			break;
 80094fa:	e023      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_RECV: /* kz_recv() */
			p->un.recv.ret = thread_recv(p->un.recv.id,
 80094fc:	683b      	ldr	r3, [r7, #0]
 80094fe:	7818      	ldrb	r0, [r3, #0]
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	6859      	ldr	r1, [r3, #4]
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	689b      	ldr	r3, [r3, #8]
 8009508:	461a      	mov	r2, r3
 800950a:	f7ff ff09 	bl	8009320 <thread_recv>
 800950e:	4602      	mov	r2, r0
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	60da      	str	r2, [r3, #12]
						 p->un.recv.sizep, p->un.recv.pp);
			break;
 8009514:	e016      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SETINTR: /* kz_setintr() */
			p->un.setintr.ret = thread_setintr(p->un.setintr.type,
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	f9b3 2000 	ldrsh.w	r2, [r3]
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	685b      	ldr	r3, [r3, #4]
 8009520:	4619      	mov	r1, r3
 8009522:	4610      	mov	r0, r2
 8009524:	f7ff ff2a 	bl	800937c <thread_setintr>
 8009528:	4602      	mov	r2, r0
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	609a      	str	r2, [r3, #8]
						       p->un.setintr.handler);
			break;
 800952e:	e009      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_TSLEEP:/* kz_tsleep() */
			p->un.tsleep.ret = thread_tsleep(p->un.tsleep.time);
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4618      	mov	r0, r3
 8009536:	f7ff ff37 	bl	80093a8 <thread_tsleep>
 800953a:	4602      	mov	r2, r0
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	605a      	str	r2, [r3, #4]
			break;
 8009540:	e000      	b.n	8009544 <call_functions+0x150>
		default:
			break;
 8009542:	bf00      	nop
	}
}
 8009544:	bf00      	nop
 8009546:	3708      	adds	r7, #8
 8009548:	46bd      	mov	sp, r7
 800954a:	bdb0      	pop	{r4, r5, r7, pc}

0800954c <syscall_proc>:

/* VXeER[ */
static void syscall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b082      	sub	sp, #8
 8009550:	af00      	add	r7, sp, #0
 8009552:	4603      	mov	r3, r0
 8009554:	6039      	str	r1, [r7, #0]
 8009556:	71fb      	strb	r3, [r7, #7]
	* VXeER[oXbhfB[EL[
	* OoDVXeER[
	* oXbhpC
	*  putcurrent() sKvD
	*/
	getcurrent();
 8009558:	f7ff fbea 	bl	8008d30 <getcurrent>
	call_functions(type, p);
 800955c:	79fb      	ldrb	r3, [r7, #7]
 800955e:	6839      	ldr	r1, [r7, #0]
 8009560:	4618      	mov	r0, r3
 8009562:	f7ff ff47 	bl	80093f4 <call_functions>
}
 8009566:	bf00      	nop
 8009568:	3708      	adds	r7, #8
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}
	...

08009570 <srvcall_proc>:

/* T[rXER[ */
static void srvcall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b082      	sub	sp, #8
 8009574:	af00      	add	r7, sp, #0
 8009576:	4603      	mov	r3, r0
 8009578:	6039      	str	r1, [r7, #0]
 800957a:	71fb      	strb	r3, [r7, #7]
	* current c NULL D
	* T[rXER[ thread_intrvec() nho
	* Co thread_intrvec() 
	* XPW[OsCcurrent D
	*/
	current = NULL;
 800957c:	4b05      	ldr	r3, [pc, #20]	; (8009594 <srvcall_proc+0x24>)
 800957e:	2200      	movs	r2, #0
 8009580:	601a      	str	r2, [r3, #0]
	call_functions(type, p);
 8009582:	79fb      	ldrb	r3, [r7, #7]
 8009584:	6839      	ldr	r1, [r7, #0]
 8009586:	4618      	mov	r0, r3
 8009588:	f7ff ff34 	bl	80093f4 <call_functions>
}
 800958c:	bf00      	nop
 800958e:	3708      	adds	r7, #8
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}
 8009594:	20084b10 	.word	0x20084b10

08009598 <schedule>:

/* XbhXPW[O */
static void schedule(void)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b082      	sub	sp, #8
 800959c:	af00      	add	r7, sp, #0
	
	/*
	* D(Dxl)fB[EL[C
	* \XbhD
	*/
	for (i = 0; i < PRIORITY_NUM; i++) {
 800959e:	2300      	movs	r3, #0
 80095a0:	607b      	str	r3, [r7, #4]
 80095a2:	e008      	b.n	80095b6 <schedule+0x1e>
		if (readyque[i].head) /*  */
 80095a4:	4a0e      	ldr	r2, [pc, #56]	; (80095e0 <schedule+0x48>)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d106      	bne.n	80095be <schedule+0x26>
	for (i = 0; i < PRIORITY_NUM; i++) {
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	3301      	adds	r3, #1
 80095b4:	607b      	str	r3, [r7, #4]
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2b0f      	cmp	r3, #15
 80095ba:	ddf3      	ble.n	80095a4 <schedule+0xc>
 80095bc:	e000      	b.n	80095c0 <schedule+0x28>
			break;
 80095be:	bf00      	nop
	}
	if (i == PRIORITY_NUM) /*  */
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2b10      	cmp	r3, #16
 80095c4:	d101      	bne.n	80095ca <schedule+0x32>
	kz_sysdown();
 80095c6:	f000 f8cb 	bl	8009760 <kz_sysdown>
	
	current = readyque[i].head; /* JgEXbh */
 80095ca:	4a05      	ldr	r2, [pc, #20]	; (80095e0 <schedule+0x48>)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80095d2:	4a04      	ldr	r2, [pc, #16]	; (80095e4 <schedule+0x4c>)
 80095d4:	6013      	str	r3, [r2, #0]
}
 80095d6:	bf00      	nop
 80095d8:	3708      	adds	r7, #8
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}
 80095de:	bf00      	nop
 80095e0:	20085140 	.word	0x20085140
 80095e4:	20084b10 	.word	0x20084b10

080095e8 <syscall_intr>:

static void syscall_intr(void)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	af00      	add	r7, sp, #0
	syscall_proc(current->syscall.type, current->syscall.param);
 80095ec:	4b06      	ldr	r3, [pc, #24]	; (8009608 <syscall_intr+0x20>)
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 80095f4:	4b04      	ldr	r3, [pc, #16]	; (8009608 <syscall_intr+0x20>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095fa:	4619      	mov	r1, r3
 80095fc:	4610      	mov	r0, r2
 80095fe:	f7ff ffa5 	bl	800954c <syscall_proc>
}
 8009602:	bf00      	nop
 8009604:	bd80      	pop	{r7, pc}
 8009606:	bf00      	nop
 8009608:	20084b10 	.word	0x20084b10

0800960c <thread_intr>:
	thread_exit(); /* XbhI */
}

/*  */
void thread_intr(softvec_type_t type, unsigned long sp)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b082      	sub	sp, #8
 8009610:	af00      	add	r7, sp, #0
 8009612:	4603      	mov	r3, r0
 8009614:	6039      	str	r1, [r7, #0]
 8009616:	80fb      	strh	r3, [r7, #6]
	/* JgEXbhReLXg */
	current->context.sp = sp;
 8009618:	4b1b      	ldr	r3, [pc, #108]	; (8009688 <thread_intr+0x7c>)
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	683a      	ldr	r2, [r7, #0]
 800961e:	641a      	str	r2, [r3, #64]	; 0x40
	
	// debug
	dbg_save_int_info(type, current->syscall.type, sp);
 8009620:	4b19      	ldr	r3, [pc, #100]	; (8009688 <thread_intr+0x7c>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009628:	4619      	mov	r1, r3
 800962a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800962e:	683a      	ldr	r2, [r7, #0]
 8009630:	4618      	mov	r0, r3
 8009632:	f7fe fe83 	bl	800833c <dbg_save_int_info>
	dbg_save_tsk_info(current->name);
 8009636:	4b14      	ldr	r3, [pc, #80]	; (8009688 <thread_intr+0x7c>)
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	330c      	adds	r3, #12
 800963c:	4618      	mov	r0, r3
 800963e:	f7fe ff39 	bl	80084b4 <dbg_save_tsk_info>
	* syscall_intr(), softerr_intr() nho^C
	* sD
	* OCkz_setintr()[Uo^nh
	* sD
	*/
	if (handlers[type]) {
 8009642:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009646:	4a11      	ldr	r2, [pc, #68]	; (800968c <thread_intr+0x80>)
 8009648:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d005      	beq.n	800965c <thread_intr+0x50>
		handlers[type]();
 8009650:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009654:	4a0d      	ldr	r2, [pc, #52]	; (800968c <thread_intr+0x80>)
 8009656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800965a:	4798      	blx	r3
	}
	
	schedule(); /* XbhXPW[O */
 800965c:	f7ff ff9c 	bl	8009598 <schedule>
	
	dbg_save_dispatch_tsk_info(current->name, current->context.sp);
 8009660:	4b09      	ldr	r3, [pc, #36]	; (8009688 <thread_intr+0x7c>)
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f103 020c 	add.w	r2, r3, #12
 8009668:	4b07      	ldr	r3, [pc, #28]	; (8009688 <thread_intr+0x7c>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800966e:	4619      	mov	r1, r3
 8009670:	4610      	mov	r0, r2
 8009672:	f7fe ff6f 	bl	8008554 <dbg_save_dispatch_tsk_info>
	
	/*
	* XbhfBXpb`
	* (dispatch(){startup.sCAZuLq)
	*/
	_dispatch_int(current->context);
 8009676:	4b04      	ldr	r3, [pc, #16]	; (8009688 <thread_intr+0x7c>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800967c:	f7ff faff 	bl	8008c7e <_dispatch_int>
	/*  */
}
 8009680:	bf00      	nop
 8009682:	3708      	adds	r7, #8
 8009684:	46bd      	mov	sp, r7
 8009686:	bd80      	pop	{r7, pc}
 8009688:	20084b10 	.word	0x20084b10
 800968c:	20084f10 	.word	0x20084f10

08009690 <kz_start>:

void kz_start(kz_func_t func, char *name, int priority, int stacksize,
	      int argc, char *argv[])
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b086      	sub	sp, #24
 8009694:	af02      	add	r7, sp, #8
 8009696:	60f8      	str	r0, [r7, #12]
 8009698:	60b9      	str	r1, [r7, #8]
 800969a:	607a      	str	r2, [r7, #4]
 800969c:	603b      	str	r3, [r7, #0]
	kzmem_init(); /* I */
 800969e:	f000 f97f 	bl	80099a0 <kzmem_init>

	/*
	* ~oXbhACu current 
	* Ccurrent  NULL D
	*/
	current = NULL;
 80096a2:	4b26      	ldr	r3, [pc, #152]	; (800973c <kz_start+0xac>)
 80096a4:	2200      	movs	r2, #0
 80096a6:	601a      	str	r2, [r3, #0]
	
	// eubN
	
	memset(readyque, 0, sizeof(readyque));
 80096a8:	2280      	movs	r2, #128	; 0x80
 80096aa:	2100      	movs	r1, #0
 80096ac:	4824      	ldr	r0, [pc, #144]	; (8009740 <kz_start+0xb0>)
 80096ae:	f000 fc77 	bl	8009fa0 <memset>
	memset(threads,  0, sizeof(threads));
 80096b2:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 80096b6:	2100      	movs	r1, #0
 80096b8:	4822      	ldr	r0, [pc, #136]	; (8009744 <kz_start+0xb4>)
 80096ba:	f000 fc71 	bl	8009fa0 <memset>
	memset(handlers, 0, sizeof(handlers));
 80096be:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 80096c2:	2100      	movs	r1, #0
 80096c4:	4820      	ldr	r0, [pc, #128]	; (8009748 <kz_start+0xb8>)
 80096c6:	f000 fc6b 	bl	8009fa0 <memset>
	memset(msgboxes, 0, sizeof(msgboxes));
 80096ca:	2270      	movs	r2, #112	; 0x70
 80096cc:	2100      	movs	r1, #0
 80096ce:	481f      	ldr	r0, [pc, #124]	; (800974c <kz_start+0xbc>)
 80096d0:	f000 fc66 	bl	8009fa0 <memset>
	memset(&mng_time, 0, sizeof(mng_time));
 80096d4:	2208      	movs	r2, #8
 80096d6:	2100      	movs	r1, #0
 80096d8:	481d      	ldr	r0, [pc, #116]	; (8009750 <kz_start+0xc0>)
 80096da:	f000 fc61 	bl	8009fa0 <memset>
	memset(timque, 0, sizeof(timque));
 80096de:	2208      	movs	r2, #8
 80096e0:	2100      	movs	r1, #0
 80096e2:	481c      	ldr	r0, [pc, #112]	; (8009754 <kz_start+0xc4>)
 80096e4:	f000 fc5c 	bl	8009fa0 <memset>
	
	// debug
	dbg_init();
 80096e8:	f7fe fe0c 	bl	8008304 <dbg_init>
	
	/* nho^ */
#ifdef SVC_USED
	thread_setintr(SVCall_INTERRUPT_NO, syscall_intr); /* VXeER[ */
 80096ec:	491a      	ldr	r1, [pc, #104]	; (8009758 <kz_start+0xc8>)
 80096ee:	200b      	movs	r0, #11
 80096f0:	f7ff fe44 	bl	800937c <thread_setintr>
#else
	thread_setintr(PENDSV_INTERRUPT_NO, syscall_intr); /* VXeER[ */
#endif
	thread_setintr(SYSTICK_INTERRUPT_NO, SysTick_Handler);
 80096f4:	4919      	ldr	r1, [pc, #100]	; (800975c <kz_start+0xcc>)
 80096f6:	200f      	movs	r0, #15
 80096f8:	f7ff fe40 	bl	800937c <thread_setintr>
	
	// Dx
#ifdef SVC_USED
	HAL_NVIC_SetPriority(SVCall_IRQn, INTERRPUT_PRIORITY_4, 0);
 80096fc:	2200      	movs	r2, #0
 80096fe:	2104      	movs	r1, #4
 8009700:	f06f 0004 	mvn.w	r0, #4
 8009704:	f7f6 fe35 	bl	8000372 <HAL_NVIC_SetPriority>
#else
	HAL_NVIC_SetPriority(PendSV_IRQn, INTERRPUT_PRIORITY_5, 0);
#endif
	/* VXeER[ssoXbh */
	current = (kz_thread *)thread_run(func, name, priority, stacksize,
 8009708:	69fb      	ldr	r3, [r7, #28]
 800970a:	9301      	str	r3, [sp, #4]
 800970c:	69bb      	ldr	r3, [r7, #24]
 800970e:	9300      	str	r3, [sp, #0]
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	687a      	ldr	r2, [r7, #4]
 8009714:	68b9      	ldr	r1, [r7, #8]
 8009716:	68f8      	ldr	r0, [r7, #12]
 8009718:	f7ff fbae 	bl	8008e78 <thread_run>
 800971c:	4603      	mov	r3, r0
 800971e:	461a      	mov	r2, r3
 8009720:	4b06      	ldr	r3, [pc, #24]	; (800973c <kz_start+0xac>)
 8009722:	601a      	str	r2, [r3, #0]
				    argc, argv);
	
	/* Systick^C} */
	SysTick_init();
 8009724:	f000 f866 	bl	80097f4 <SysTick_init>
	
	/* XbhN */
	_dispatch(current->context);
 8009728:	4b04      	ldr	r3, [pc, #16]	; (800973c <kz_start+0xac>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800972e:	f7ff fa91 	bl	8008c54 <_dispatch>
	
	/*  */
}
 8009732:	bf00      	nop
 8009734:	3710      	adds	r7, #16
 8009736:	46bd      	mov	sp, r7
 8009738:	bd80      	pop	{r7, pc}
 800973a:	bf00      	nop
 800973c:	20084b10 	.word	0x20084b10
 8009740:	20085140 	.word	0x20085140
 8009744:	20084b14 	.word	0x20084b14
 8009748:	20084f10 	.word	0x20084f10
 800974c:	200850c8 	.word	0x200850c8
 8009750:	20085138 	.word	0x20085138
 8009754:	200851c0 	.word	0x200851c0
 8009758:	080095e9 	.word	0x080095e9
 800975c:	08009819 	.word	0x08009819

08009760 <kz_sysdown>:

void kz_sysdown(void)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	af00      	add	r7, sp, #0
	puts("system error!\n");
 8009764:	4801      	ldr	r0, [pc, #4]	; (800976c <kz_sysdown+0xc>)
 8009766:	f000 fbb1 	bl	8009ecc <puts>
	while (1)
 800976a:	e7fe      	b.n	800976a <kz_sysdown+0xa>
 800976c:	0800a3b0 	.word	0x0800a3b0

08009770 <kz_syscall>:
	;
}

/* VXeER[opCu */
void kz_syscall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 8009770:	b480      	push	{r7}
 8009772:	b083      	sub	sp, #12
 8009774:	af00      	add	r7, sp, #0
 8009776:	4603      	mov	r3, r0
 8009778:	6039      	str	r1, [r7, #0]
 800977a:	71fb      	strb	r3, [r7, #7]
	current->syscall.type  = type;
 800977c:	4b08      	ldr	r3, [pc, #32]	; (80097a0 <kz_syscall+0x30>)
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	79fa      	ldrb	r2, [r7, #7]
 8009782:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	current->syscall.param = param;
 8009786:	4b06      	ldr	r3, [pc, #24]	; (80097a0 <kz_syscall+0x30>)
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	683a      	ldr	r2, [r7, #0]
 800978c:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef SVC_USED
	__asm volatile("    SVC %0 \n" : : "I" (0));
 800978e:	df00      	svc	0
	__asm volatile("    NOP \n");
 8009790:	bf00      	nop
#else
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
#endif
}
 8009792:	bf00      	nop
 8009794:	370c      	adds	r7, #12
 8009796:	46bd      	mov	sp, r7
 8009798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979c:	4770      	bx	lr
 800979e:	bf00      	nop
 80097a0:	20084b10 	.word	0x20084b10

080097a4 <kz_srvcall>:

/* T[rXER[opCu */
void kz_srvcall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b082      	sub	sp, #8
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	4603      	mov	r3, r0
 80097ac:	6039      	str	r1, [r7, #0]
 80097ae:	71fb      	strb	r3, [r7, #7]
	srvcall_proc(type, param);
 80097b0:	79fb      	ldrb	r3, [r7, #7]
 80097b2:	6839      	ldr	r1, [r7, #0]
 80097b4:	4618      	mov	r0, r3
 80097b6:	f7ff fedb 	bl	8009570 <srvcall_proc>
}
 80097ba:	bf00      	nop
 80097bc:	3708      	adds	r7, #8
 80097be:	46bd      	mov	sp, r7
 80097c0:	bd80      	pop	{r7, pc}
	...

080097c4 <kz_get_time_ms>:

uint32 kz_get_time_ms(void)
{
 80097c4:	b480      	push	{r7}
 80097c6:	af00      	add	r7, sp, #0
	return mng_time.time_ms;
 80097c8:	4b03      	ldr	r3, [pc, #12]	; (80097d8 <kz_get_time_ms+0x14>)
 80097ca:	681b      	ldr	r3, [r3, #0]
}
 80097cc:	4618      	mov	r0, r3
 80097ce:	46bd      	mov	sp, r7
 80097d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d4:	4770      	bx	lr
 80097d6:	bf00      	nop
 80097d8:	20085138 	.word	0x20085138

080097dc <kz_get_time_s>:

uint32 kz_get_time_s(void)
{
 80097dc:	b480      	push	{r7}
 80097de:	af00      	add	r7, sp, #0
	return mng_time.time_s;
 80097e0:	4b03      	ldr	r3, [pc, #12]	; (80097f0 <kz_get_time_s+0x14>)
 80097e2:	685b      	ldr	r3, [r3, #4]
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	46bd      	mov	sp, r7
 80097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ec:	4770      	bx	lr
 80097ee:	bf00      	nop
 80097f0:	20085138 	.word	0x20085138

080097f4 <SysTick_init>:

/* Systick */
void static SysTick_init(void)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	af00      	add	r7, sp, #0
	/* 1usSystick */
	SysTick_Config(SystemCoreClock / 1000);
 80097f8:	4b05      	ldr	r3, [pc, #20]	; (8009810 <SysTick_init+0x1c>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	4a05      	ldr	r2, [pc, #20]	; (8009814 <SysTick_init+0x20>)
 80097fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009802:	099b      	lsrs	r3, r3, #6
 8009804:	4618      	mov	r0, r3
 8009806:	f7ff fa71 	bl	8008cec <SysTick_Config>
}
 800980a:	bf00      	nop
 800980c:	bd80      	pop	{r7, pc}
 800980e:	bf00      	nop
 8009810:	20040064 	.word	0x20040064
 8009814:	10624dd3 	.word	0x10624dd3

08009818 <SysTick_Handler>:

/* Systick */
void SysTick_Handler(void)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	af00      	add	r7, sp, #0
	/*  */
	mng_time.time_ms++;
 800981c:	4b0a      	ldr	r3, [pc, #40]	; (8009848 <SysTick_Handler+0x30>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	3301      	adds	r3, #1
 8009822:	4a09      	ldr	r2, [pc, #36]	; (8009848 <SysTick_Handler+0x30>)
 8009824:	6013      	str	r3, [r2, #0]
	/* 1000mso */
	if(1000 == mng_time.time_ms){
 8009826:	4b08      	ldr	r3, [pc, #32]	; (8009848 <SysTick_Handler+0x30>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800982e:	d107      	bne.n	8009840 <SysTick_Handler+0x28>
		mng_time.time_s++;
 8009830:	4b05      	ldr	r3, [pc, #20]	; (8009848 <SysTick_Handler+0x30>)
 8009832:	685b      	ldr	r3, [r3, #4]
 8009834:	3301      	adds	r3, #1
 8009836:	4a04      	ldr	r2, [pc, #16]	; (8009848 <SysTick_Handler+0x30>)
 8009838:	6053      	str	r3, [r2, #4]
		mng_time.time_ms = 0;
 800983a:	4b03      	ldr	r3, [pc, #12]	; (8009848 <SysTick_Handler+0x30>)
 800983c:	2200      	movs	r2, #0
 800983e:	601a      	str	r2, [r3, #0]
	}
	
	/* ^XN`FbN */
	mng_tsleep();
 8009840:	f000 f804 	bl	800984c <mng_tsleep>
}
 8009844:	bf00      	nop
 8009846:	bd80      	pop	{r7, pc}
 8009848:	20085138 	.word	0x20085138

0800984c <mng_tsleep>:

static void mng_tsleep(void)
{
 800984c:	b480      	push	{r7}
 800984e:	b083      	sub	sp, #12
 8009850:	af00      	add	r7, sp, #0
	int i;
	kz_thread *current_task;
	kz_thread *prev_task;
	
	current_task = timque[0].head;
 8009852:	4b35      	ldr	r3, [pc, #212]	; (8009928 <mng_tsleep+0xdc>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	607b      	str	r3, [r7, #4]
	prev_task = timque[0].head;
 8009858:	4b33      	ldr	r3, [pc, #204]	; (8009928 <mng_tsleep+0xdc>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	603b      	str	r3, [r7, #0]
	
	while(NULL != current_task) {
 800985e:	e059      	b.n	8009914 <mng_tsleep+0xc8>
		if(0 == current_task->time){
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	689b      	ldr	r3, [r3, #8]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d14b      	bne.n	8009900 <mng_tsleep+0xb4>
			/* fB[L[*/
			if(readyque[current_task->priority].tail) {
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	69db      	ldr	r3, [r3, #28]
 800986c:	4a2f      	ldr	r2, [pc, #188]	; (800992c <mng_tsleep+0xe0>)
 800986e:	00db      	lsls	r3, r3, #3
 8009870:	4413      	add	r3, r2
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d008      	beq.n	800988a <mng_tsleep+0x3e>
				readyque[current_task->priority].tail->next = current_task;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	69db      	ldr	r3, [r3, #28]
 800987c:	4a2b      	ldr	r2, [pc, #172]	; (800992c <mng_tsleep+0xe0>)
 800987e:	00db      	lsls	r3, r3, #3
 8009880:	4413      	add	r3, r2
 8009882:	685b      	ldr	r3, [r3, #4]
 8009884:	687a      	ldr	r2, [r7, #4]
 8009886:	601a      	str	r2, [r3, #0]
 8009888:	e005      	b.n	8009896 <mng_tsleep+0x4a>
			} else {
				readyque[current_task->priority].head = current_task;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	69db      	ldr	r3, [r3, #28]
 800988e:	4927      	ldr	r1, [pc, #156]	; (800992c <mng_tsleep+0xe0>)
 8009890:	687a      	ldr	r2, [r7, #4]
 8009892:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			}
			readyque[current_task->priority].tail = current_task;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	69db      	ldr	r3, [r3, #28]
 800989a:	4a24      	ldr	r2, [pc, #144]	; (800992c <mng_tsleep+0xe0>)
 800989c:	00db      	lsls	r3, r3, #3
 800989e:	4413      	add	r3, r2
 80098a0:	687a      	ldr	r2, [r7, #4]
 80098a2:	605a      	str	r2, [r3, #4]
			current_task->flags |= KZ_THREAD_FLAG_READY;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098a8:	f043 0201 	orr.w	r2, r3, #1
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	629a      	str	r2, [r3, #40]	; 0x28
			/* timqueO */
			/*   O^XNt_next^XNt_next(fB[L[^XNtimqueO) */
			prev_task->t_next = current_task->t_next;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	685a      	ldr	r2, [r3, #4]
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	605a      	str	r2, [r3, #4]
			/*   timqueO^XNtimque */
			if(current_task == timque[0].head) {
 80098b8:	4b1b      	ldr	r3, [pc, #108]	; (8009928 <mng_tsleep+0xdc>)
 80098ba:	681a      	ldr	r2, [r3, #0]
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	429a      	cmp	r2, r3
 80098c0:	d10f      	bne.n	80098e2 <mng_tsleep+0x96>
				/*   O^XNtimque */
				if(NULL == current_task->t_next) {
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	685b      	ldr	r3, [r3, #4]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d106      	bne.n	80098d8 <mng_tsleep+0x8c>
					/*    timqueNULL */
					timque[0].head = NULL;
 80098ca:	4b17      	ldr	r3, [pc, #92]	; (8009928 <mng_tsleep+0xdc>)
 80098cc:	2200      	movs	r2, #0
 80098ce:	601a      	str	r2, [r3, #0]
					timque[0].tail = NULL;
 80098d0:	4b15      	ldr	r3, [pc, #84]	; (8009928 <mng_tsleep+0xdc>)
 80098d2:	2200      	movs	r2, #0
 80098d4:	605a      	str	r2, [r3, #4]
 80098d6:	e00c      	b.n	80098f2 <mng_tsleep+0xa6>
					/*   O^XNO^XN */
				} else {
					/*   timque^XNt_next */
					timque[0].head = current_task->t_next;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	685b      	ldr	r3, [r3, #4]
 80098dc:	4a12      	ldr	r2, [pc, #72]	; (8009928 <mng_tsleep+0xdc>)
 80098de:	6013      	str	r3, [r2, #0]
 80098e0:	e007      	b.n	80098f2 <mng_tsleep+0xa6>
				}
				/*   O^XNtimque */
			} else if (current_task == timque[0].tail) {
 80098e2:	4b11      	ldr	r3, [pc, #68]	; (8009928 <mng_tsleep+0xdc>)
 80098e4:	685a      	ldr	r2, [r3, #4]
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	429a      	cmp	r2, r3
 80098ea:	d102      	bne.n	80098f2 <mng_tsleep+0xa6>
				/*   timqueO^XN */
				timque[0].tail = prev_task;
 80098ec:	4a0e      	ldr	r2, [pc, #56]	; (8009928 <mng_tsleep+0xdc>)
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	6053      	str	r3, [r2, #4]
			}
			/* timqueOAfBXpb`^XNnext|C^NA */
			current_task->t_next = NULL;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2200      	movs	r2, #0
 80098f6:	605a      	str	r2, [r3, #4]
			/* ^XNXV */
			current_task = prev_task->t_next;
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	685b      	ldr	r3, [r3, #4]
 80098fc:	607b      	str	r3, [r7, #4]
 80098fe:	e009      	b.n	8009914 <mng_tsleep+0xc8>
		} else {
			/* 1 */
			current_task->time--;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	689b      	ldr	r3, [r3, #8]
 8009904:	1e5a      	subs	r2, r3, #1
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	609a      	str	r2, [r3, #8]
			/* O^XNXV */
			prev_task = current_task;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	603b      	str	r3, [r7, #0]
			/* ^XNXV */
			current_task = current_task->t_next;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	685b      	ldr	r3, [r3, #4]
 8009912:	607b      	str	r3, [r7, #4]
	while(NULL != current_task) {
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d1a2      	bne.n	8009860 <mng_tsleep+0x14>
		}
	}
}
 800991a:	bf00      	nop
 800991c:	370c      	adds	r7, #12
 800991e:	46bd      	mov	sp, r7
 8009920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009924:	4770      	bx	lr
 8009926:	bf00      	nop
 8009928:	200851c0 	.word	0x200851c0
 800992c:	20085140 	.word	0x20085140

08009930 <kzmem_init_pool>:

#define MEMORY_AREA_NUM (sizeof(pool) / sizeof(*pool))

/* Ev[ */
static int kzmem_init_pool(kzmem_pool *p)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b086      	sub	sp, #24
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  kzmem_block *mp;
  kzmem_block **mpp;
  extern char _system_pool_start; /* JEXNvg` */
  static char *area = &_system_pool_start;

  mp = (kzmem_block *)area;
 8009938:	4b18      	ldr	r3, [pc, #96]	; (800999c <kzmem_init_pool+0x6c>)
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	613b      	str	r3, [r7, #16]

  /* XNXgq */
  mpp = &p->free;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	3308      	adds	r3, #8
 8009942:	60fb      	str	r3, [r7, #12]
  for (i = 0; i < p->num; i++) {
 8009944:	2300      	movs	r3, #0
 8009946:	617b      	str	r3, [r7, #20]
 8009948:	e01d      	b.n	8009986 <kzmem_init_pool+0x56>
    *mpp = mp;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	693a      	ldr	r2, [r7, #16]
 800994e:	601a      	str	r2, [r3, #0]
    memset(mp, 0, sizeof(*mp));
 8009950:	2208      	movs	r2, #8
 8009952:	2100      	movs	r1, #0
 8009954:	6938      	ldr	r0, [r7, #16]
 8009956:	f000 fb23 	bl	8009fa0 <memset>
    mp->size = p->size;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681a      	ldr	r2, [r3, #0]
 800995e:	693b      	ldr	r3, [r7, #16]
 8009960:	605a      	str	r2, [r3, #4]
    mpp = &(mp->next);
 8009962:	693b      	ldr	r3, [r7, #16]
 8009964:	60fb      	str	r3, [r7, #12]
    mp = (kzmem_block *)((char *)mp + p->size);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	461a      	mov	r2, r3
 800996c:	693b      	ldr	r3, [r7, #16]
 800996e:	4413      	add	r3, r2
 8009970:	613b      	str	r3, [r7, #16]
    area += p->size;
 8009972:	4b0a      	ldr	r3, [pc, #40]	; (800999c <kzmem_init_pool+0x6c>)
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	687a      	ldr	r2, [r7, #4]
 8009978:	6812      	ldr	r2, [r2, #0]
 800997a:	4413      	add	r3, r2
 800997c:	4a07      	ldr	r2, [pc, #28]	; (800999c <kzmem_init_pool+0x6c>)
 800997e:	6013      	str	r3, [r2, #0]
  for (i = 0; i < p->num; i++) {
 8009980:	697b      	ldr	r3, [r7, #20]
 8009982:	3301      	adds	r3, #1
 8009984:	617b      	str	r3, [r7, #20]
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	685a      	ldr	r2, [r3, #4]
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	429a      	cmp	r2, r3
 800998e:	dcdc      	bgt.n	800994a <kzmem_init_pool+0x1a>
  }

  return 0;
 8009990:	2300      	movs	r3, #0
}
 8009992:	4618      	mov	r0, r3
 8009994:	3718      	adds	r7, #24
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}
 800999a:	bf00      	nop
 800999c:	20040060 	.word	0x20040060

080099a0 <kzmem_init>:

/* I */
int kzmem_init(void)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b082      	sub	sp, #8
 80099a4:	af00      	add	r7, sp, #0
  int i;
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80099a6:	2300      	movs	r3, #0
 80099a8:	607b      	str	r3, [r7, #4]
 80099aa:	e00c      	b.n	80099c6 <kzmem_init+0x26>
    kzmem_init_pool(&pool[i]); /* eEv[ */
 80099ac:	687a      	ldr	r2, [r7, #4]
 80099ae:	4613      	mov	r3, r2
 80099b0:	005b      	lsls	r3, r3, #1
 80099b2:	4413      	add	r3, r2
 80099b4:	009b      	lsls	r3, r3, #2
 80099b6:	4a08      	ldr	r2, [pc, #32]	; (80099d8 <kzmem_init+0x38>)
 80099b8:	4413      	add	r3, r2
 80099ba:	4618      	mov	r0, r3
 80099bc:	f7ff ffb8 	bl	8009930 <kzmem_init_pool>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	3301      	adds	r3, #1
 80099c4:	607b      	str	r3, [r7, #4]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2b04      	cmp	r3, #4
 80099ca:	d9ef      	bls.n	80099ac <kzmem_init+0xc>
  }
  return 0;
 80099cc:	2300      	movs	r3, #0
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	3708      	adds	r7, #8
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}
 80099d6:	bf00      	nop
 80099d8:	20040024 	.word	0x20040024

080099dc <kzmem_alloc>:

/* Il */
void *kzmem_alloc(int size)
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b086      	sub	sp, #24
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
	int i;
	kzmem_block *mp;
	kzmem_pool *p;
	
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80099e4:	2300      	movs	r3, #0
 80099e6:	617b      	str	r3, [r7, #20]
 80099e8:	e027      	b.n	8009a3a <kzmem_alloc+0x5e>
		p = &pool[i];
 80099ea:	697a      	ldr	r2, [r7, #20]
 80099ec:	4613      	mov	r3, r2
 80099ee:	005b      	lsls	r3, r3, #1
 80099f0:	4413      	add	r3, r2
 80099f2:	009b      	lsls	r3, r3, #2
 80099f4:	4a16      	ldr	r2, [pc, #88]	; (8009a50 <kzmem_alloc+0x74>)
 80099f6:	4413      	add	r3, r2
 80099f8:	613b      	str	r3, [r7, #16]
		if (size <= p->size - sizeof(kzmem_block)) {
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	f1a3 0208 	sub.w	r2, r3, #8
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	429a      	cmp	r2, r3
 8009a06:	d315      	bcc.n	8009a34 <kzmem_alloc+0x58>
			if (p->free == NULL) { /* (EubNs) */
 8009a08:	693b      	ldr	r3, [r7, #16]
 8009a0a:	689b      	ldr	r3, [r3, #8]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d103      	bne.n	8009a18 <kzmem_alloc+0x3c>
				kz_sysdown();
 8009a10:	f7ff fea6 	bl	8009760 <kz_sysdown>
				return NULL;
 8009a14:	2300      	movs	r3, #0
 8009a16:	e016      	b.n	8009a46 <kzmem_alloc+0x6a>
			}
			/* NXg */
			mp = p->free;
 8009a18:	693b      	ldr	r3, [r7, #16]
 8009a1a:	689b      	ldr	r3, [r3, #8]
 8009a1c:	60fb      	str	r3, [r7, #12]
			p->free = p->free->next;
 8009a1e:	693b      	ldr	r3, [r7, #16]
 8009a20:	689b      	ldr	r3, [r3, #8]
 8009a22:	681a      	ldr	r2, [r3, #0]
 8009a24:	693b      	ldr	r3, [r7, #16]
 8009a26:	609a      	str	r2, [r3, #8]
			mp->next = NULL;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	601a      	str	r2, [r3, #0]
			
			/*
			* p\CEubN\
			* CAhXD
			*/
			return mp + 1;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	3308      	adds	r3, #8
 8009a32:	e008      	b.n	8009a46 <kzmem_alloc+0x6a>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8009a34:	697b      	ldr	r3, [r7, #20]
 8009a36:	3301      	adds	r3, #1
 8009a38:	617b      	str	r3, [r7, #20]
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	2b04      	cmp	r3, #4
 8009a3e:	d9d4      	bls.n	80099ea <kzmem_alloc+0xe>
		}
	}
	
	/* wTCYi[Ev[ */
	kz_sysdown();
 8009a40:	f7ff fe8e 	bl	8009760 <kz_sysdown>
	return NULL;
 8009a44:	2300      	movs	r3, #0
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3718      	adds	r7, #24
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}
 8009a4e:	bf00      	nop
 8009a50:	20040024 	.word	0x20040024

08009a54 <kzmem_free>:

/*  */
void kzmem_free(void *mem)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b086      	sub	sp, #24
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
	int i;
	kzmem_block *mp;
	kzmem_pool *p;

	/* O()EubN\ */
	mp = ((kzmem_block *)mem - 1);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	3b08      	subs	r3, #8
 8009a60:	613b      	str	r3, [r7, #16]

	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8009a62:	2300      	movs	r3, #0
 8009a64:	617b      	str	r3, [r7, #20]
 8009a66:	e018      	b.n	8009a9a <kzmem_free+0x46>
		p = &pool[i];
 8009a68:	697a      	ldr	r2, [r7, #20]
 8009a6a:	4613      	mov	r3, r2
 8009a6c:	005b      	lsls	r3, r3, #1
 8009a6e:	4413      	add	r3, r2
 8009a70:	009b      	lsls	r3, r3, #2
 8009a72:	4a0e      	ldr	r2, [pc, #56]	; (8009aac <kzmem_free+0x58>)
 8009a74:	4413      	add	r3, r2
 8009a76:	60fb      	str	r3, [r7, #12]
		if (mp->size == p->size) {
 8009a78:	693b      	ldr	r3, [r7, #16]
 8009a7a:	685a      	ldr	r2, [r3, #4]
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	429a      	cmp	r2, r3
 8009a82:	d107      	bne.n	8009a94 <kzmem_free+0x40>
			/* NXg */
			mp->next = p->free;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	689a      	ldr	r2, [r3, #8]
 8009a88:	693b      	ldr	r3, [r7, #16]
 8009a8a:	601a      	str	r2, [r3, #0]
			p->free = mp;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	693a      	ldr	r2, [r7, #16]
 8009a90:	609a      	str	r2, [r3, #8]
			
			return;
 8009a92:	e007      	b.n	8009aa4 <kzmem_free+0x50>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8009a94:	697b      	ldr	r3, [r7, #20]
 8009a96:	3301      	adds	r3, #1
 8009a98:	617b      	str	r3, [r7, #20]
 8009a9a:	697b      	ldr	r3, [r7, #20]
 8009a9c:	2b04      	cmp	r3, #4
 8009a9e:	d9e3      	bls.n	8009a68 <kzmem_free+0x14>
		}
	}

  kz_sysdown();
 8009aa0:	f7ff fe5e 	bl	8009760 <kz_sysdown>
}
 8009aa4:	3718      	adds	r7, #24
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	bd80      	pop	{r7, pc}
 8009aaa:	bf00      	nop
 8009aac:	20040024 	.word	0x20040024

08009ab0 <kz_run>:

/* VXeER[ */

kz_thread_id_t kz_run(kz_func_t func, char *name, int priority, int stacksize,
		      int argc, char *argv[])
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b08c      	sub	sp, #48	; 0x30
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	60f8      	str	r0, [r7, #12]
 8009ab8:	60b9      	str	r1, [r7, #8]
 8009aba:	607a      	str	r2, [r7, #4]
 8009abc:	603b      	str	r3, [r7, #0]
  kz_syscall_param_t param;
  param.un.run.func = func;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	617b      	str	r3, [r7, #20]
  param.un.run.name = name;
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	61bb      	str	r3, [r7, #24]
  param.un.run.priority = priority;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	61fb      	str	r3, [r7, #28]
  param.un.run.stacksize = stacksize;
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	623b      	str	r3, [r7, #32]
  param.un.run.argc = argc;
 8009ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ad0:	627b      	str	r3, [r7, #36]	; 0x24
  param.un.run.argv = argv;
 8009ad2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ad4:	62bb      	str	r3, [r7, #40]	; 0x28
  kz_syscall(KZ_SYSCALL_TYPE_RUN, &param);
 8009ad6:	f107 0314 	add.w	r3, r7, #20
 8009ada:	4619      	mov	r1, r3
 8009adc:	2000      	movs	r0, #0
 8009ade:	f7ff fe47 	bl	8009770 <kz_syscall>
  return param.un.run.ret;
 8009ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	3730      	adds	r7, #48	; 0x30
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bd80      	pop	{r7, pc}

08009aec <kz_exit>:

void kz_exit(void)
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	af00      	add	r7, sp, #0
  kz_syscall(KZ_SYSCALL_TYPE_EXIT, NULL);
 8009af0:	2100      	movs	r1, #0
 8009af2:	2001      	movs	r0, #1
 8009af4:	f7ff fe3c 	bl	8009770 <kz_syscall>
}
 8009af8:	bf00      	nop
 8009afa:	bd80      	pop	{r7, pc}

08009afc <kz_sleep>:
  kz_syscall(KZ_SYSCALL_TYPE_WAIT, &param);
  return param.un.wait.ret;
}

int kz_sleep(void)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b088      	sub	sp, #32
 8009b00:	af00      	add	r7, sp, #0
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_SLEEP, &param);
 8009b02:	1d3b      	adds	r3, r7, #4
 8009b04:	4619      	mov	r1, r3
 8009b06:	2003      	movs	r0, #3
 8009b08:	f7ff fe32 	bl	8009770 <kz_syscall>
  return param.un.sleep.ret;
 8009b0c:	687b      	ldr	r3, [r7, #4]
}
 8009b0e:	4618      	mov	r0, r3
 8009b10:	3720      	adds	r7, #32
 8009b12:	46bd      	mov	sp, r7
 8009b14:	bd80      	pop	{r7, pc}

08009b16 <kz_getid>:
  kz_syscall(KZ_SYSCALL_TYPE_WAKEUP, &param);
  return param.un.wakeup.ret;
}

kz_thread_id_t kz_getid(void)
{
 8009b16:	b580      	push	{r7, lr}
 8009b18:	b088      	sub	sp, #32
 8009b1a:	af00      	add	r7, sp, #0
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_GETID, &param);
 8009b1c:	1d3b      	adds	r3, r7, #4
 8009b1e:	4619      	mov	r1, r3
 8009b20:	2005      	movs	r0, #5
 8009b22:	f7ff fe25 	bl	8009770 <kz_syscall>
  return param.un.getid.ret;
 8009b26:	687b      	ldr	r3, [r7, #4]
}
 8009b28:	4618      	mov	r0, r3
 8009b2a:	3720      	adds	r7, #32
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	bd80      	pop	{r7, pc}

08009b30 <kz_chpri>:

int kz_chpri(int priority)
{
 8009b30:	b580      	push	{r7, lr}
 8009b32:	b08a      	sub	sp, #40	; 0x28
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.chpri.priority = priority;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_CHPRI, &param);
 8009b3c:	f107 030c 	add.w	r3, r7, #12
 8009b40:	4619      	mov	r1, r3
 8009b42:	2006      	movs	r0, #6
 8009b44:	f7ff fe14 	bl	8009770 <kz_syscall>
  return param.un.chpri.ret;
 8009b48:	693b      	ldr	r3, [r7, #16]
}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	3728      	adds	r7, #40	; 0x28
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}

08009b52 <kz_kmalloc>:

void *kz_kmalloc(int size)
{
 8009b52:	b580      	push	{r7, lr}
 8009b54:	b08a      	sub	sp, #40	; 0x28
 8009b56:	af00      	add	r7, sp, #0
 8009b58:	6078      	str	r0, [r7, #4]
	kz_syscall_param_t param;
	uint32_t result;
	
	__asm volatile ("MRS %0, basepri" : "=r" (result) );
 8009b5a:	f3ef 8311 	mrs	r3, BASEPRI
 8009b5e:	627b      	str	r3, [r7, #36]	; 0x24
	param.un.kmalloc.size = size;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	60bb      	str	r3, [r7, #8]
	param.un.kmalloc.ret = 0xAAAAAAAA;
 8009b64:	f04f 33aa 	mov.w	r3, #2863311530	; 0xaaaaaaaa
 8009b68:	60fb      	str	r3, [r7, #12]
	
	kz_syscall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 8009b6a:	f107 0308 	add.w	r3, r7, #8
 8009b6e:	4619      	mov	r1, r3
 8009b70:	2007      	movs	r0, #7
 8009b72:	f7ff fdfd 	bl	8009770 <kz_syscall>
	return param.un.kmalloc.ret;
 8009b76:	68fb      	ldr	r3, [r7, #12]
}
 8009b78:	4618      	mov	r0, r3
 8009b7a:	3728      	adds	r7, #40	; 0x28
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd80      	pop	{r7, pc}

08009b80 <kz_kmfree>:

int kz_kmfree(void *p)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b08a      	sub	sp, #40	; 0x28
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmfree.p = p;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_KMFREE, &param);
 8009b8c:	f107 030c 	add.w	r3, r7, #12
 8009b90:	4619      	mov	r1, r3
 8009b92:	2008      	movs	r0, #8
 8009b94:	f7ff fdec 	bl	8009770 <kz_syscall>
  return param.un.kmfree.ret;
 8009b98:	693b      	ldr	r3, [r7, #16]
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	3728      	adds	r7, #40	; 0x28
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}

08009ba2 <kz_send>:

int kz_send(kz_msgbox_id_t id, int size, char *p)
{
 8009ba2:	b580      	push	{r7, lr}
 8009ba4:	b08c      	sub	sp, #48	; 0x30
 8009ba6:	af00      	add	r7, sp, #0
 8009ba8:	4603      	mov	r3, r0
 8009baa:	60b9      	str	r1, [r7, #8]
 8009bac:	607a      	str	r2, [r7, #4]
 8009bae:	73fb      	strb	r3, [r7, #15]
	kz_syscall_param_t param;
	
	param.un.send.id = id;
 8009bb0:	7bfb      	ldrb	r3, [r7, #15]
 8009bb2:	753b      	strb	r3, [r7, #20]
	param.un.send.size = size;
 8009bb4:	68bb      	ldr	r3, [r7, #8]
 8009bb6:	61bb      	str	r3, [r7, #24]
	param.un.send.p = p;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	61fb      	str	r3, [r7, #28]
	
	kz_syscall(KZ_SYSCALL_TYPE_SEND, &param);
 8009bbc:	f107 0314 	add.w	r3, r7, #20
 8009bc0:	4619      	mov	r1, r3
 8009bc2:	2009      	movs	r0, #9
 8009bc4:	f7ff fdd4 	bl	8009770 <kz_syscall>
	return param.un.send.ret;
 8009bc8:	6a3b      	ldr	r3, [r7, #32]
}
 8009bca:	4618      	mov	r0, r3
 8009bcc:	3730      	adds	r7, #48	; 0x30
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	bd80      	pop	{r7, pc}

08009bd2 <kz_recv>:

kz_thread_id_t kz_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 8009bd2:	b580      	push	{r7, lr}
 8009bd4:	b08c      	sub	sp, #48	; 0x30
 8009bd6:	af00      	add	r7, sp, #0
 8009bd8:	4603      	mov	r3, r0
 8009bda:	60b9      	str	r1, [r7, #8]
 8009bdc:	607a      	str	r2, [r7, #4]
 8009bde:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.recv.id = id;
 8009be0:	7bfb      	ldrb	r3, [r7, #15]
 8009be2:	753b      	strb	r3, [r7, #20]
  param.un.recv.sizep = sizep;
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	61bb      	str	r3, [r7, #24]
  param.un.recv.pp = pp;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	61fb      	str	r3, [r7, #28]
  kz_syscall(KZ_SYSCALL_TYPE_RECV, &param);
 8009bec:	f107 0314 	add.w	r3, r7, #20
 8009bf0:	4619      	mov	r1, r3
 8009bf2:	200a      	movs	r0, #10
 8009bf4:	f7ff fdbc 	bl	8009770 <kz_syscall>
  return param.un.recv.ret;
 8009bf8:	6a3b      	ldr	r3, [r7, #32]
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	3730      	adds	r7, #48	; 0x30
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}

08009c02 <kz_setintr>:

int kz_setintr(softvec_type_t type, kz_handler_t handler)
{
 8009c02:	b580      	push	{r7, lr}
 8009c04:	b08a      	sub	sp, #40	; 0x28
 8009c06:	af00      	add	r7, sp, #0
 8009c08:	4603      	mov	r3, r0
 8009c0a:	6039      	str	r1, [r7, #0]
 8009c0c:	80fb      	strh	r3, [r7, #6]
  kz_syscall_param_t param;
  param.un.setintr.type = type;
 8009c0e:	88fb      	ldrh	r3, [r7, #6]
 8009c10:	81bb      	strh	r3, [r7, #12]
  param.un.setintr.handler = handler;
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	613b      	str	r3, [r7, #16]
  kz_syscall(KZ_SYSCALL_TYPE_SETINTR, &param);
 8009c16:	f107 030c 	add.w	r3, r7, #12
 8009c1a:	4619      	mov	r1, r3
 8009c1c:	200b      	movs	r0, #11
 8009c1e:	f7ff fda7 	bl	8009770 <kz_syscall>
  return param.un.setintr.ret;
 8009c22:	697b      	ldr	r3, [r7, #20]
}
 8009c24:	4618      	mov	r0, r3
 8009c26:	3728      	adds	r7, #40	; 0x28
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	bd80      	pop	{r7, pc}

08009c2c <kz_tsleep>:

int kz_tsleep(int time)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b08a      	sub	sp, #40	; 0x28
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.tsleep.time = time;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_TSLEEP, &param);
 8009c38:	f107 030c 	add.w	r3, r7, #12
 8009c3c:	4619      	mov	r1, r3
 8009c3e:	200c      	movs	r0, #12
 8009c40:	f7ff fd96 	bl	8009770 <kz_syscall>
  return param.un.tsleep.ret;
 8009c44:	693b      	ldr	r3, [r7, #16]
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	3728      	adds	r7, #40	; 0x28
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bd80      	pop	{r7, pc}

08009c4e <kx_wakeup>:

/* T[rXER[ */

int kx_wakeup(kz_thread_id_t id)
{
 8009c4e:	b580      	push	{r7, lr}
 8009c50:	b08a      	sub	sp, #40	; 0x28
 8009c52:	af00      	add	r7, sp, #0
 8009c54:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.wakeup.id = id;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	60fb      	str	r3, [r7, #12]
  kz_srvcall(KZ_SYSCALL_TYPE_WAKEUP, &param);
 8009c5a:	f107 030c 	add.w	r3, r7, #12
 8009c5e:	4619      	mov	r1, r3
 8009c60:	2004      	movs	r0, #4
 8009c62:	f7ff fd9f 	bl	80097a4 <kz_srvcall>
  return param.un.wakeup.ret;
 8009c66:	693b      	ldr	r3, [r7, #16]
}
 8009c68:	4618      	mov	r0, r3
 8009c6a:	3728      	adds	r7, #40	; 0x28
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	bd80      	pop	{r7, pc}

08009c70 <kx_kmalloc>:

void *kx_kmalloc(int size)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b08a      	sub	sp, #40	; 0x28
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmalloc.size = size;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	60fb      	str	r3, [r7, #12]
  kz_srvcall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 8009c7c:	f107 030c 	add.w	r3, r7, #12
 8009c80:	4619      	mov	r1, r3
 8009c82:	2007      	movs	r0, #7
 8009c84:	f7ff fd8e 	bl	80097a4 <kz_srvcall>
  return param.un.kmalloc.ret;
 8009c88:	693b      	ldr	r3, [r7, #16]
}
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	3728      	adds	r7, #40	; 0x28
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}

08009c92 <kx_send>:
  kz_srvcall(KZ_SYSCALL_TYPE_KMFREE, &param);
  return param.un.kmfree.ret;
}

int kx_send(kz_msgbox_id_t id, int size, char *p)
{
 8009c92:	b580      	push	{r7, lr}
 8009c94:	b08c      	sub	sp, #48	; 0x30
 8009c96:	af00      	add	r7, sp, #0
 8009c98:	4603      	mov	r3, r0
 8009c9a:	60b9      	str	r1, [r7, #8]
 8009c9c:	607a      	str	r2, [r7, #4]
 8009c9e:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.send.id = id;
 8009ca0:	7bfb      	ldrb	r3, [r7, #15]
 8009ca2:	753b      	strb	r3, [r7, #20]
  param.un.send.size = size;
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	61bb      	str	r3, [r7, #24]
  param.un.send.p = p;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	61fb      	str	r3, [r7, #28]
  kz_srvcall(KZ_SYSCALL_TYPE_SEND, &param);
 8009cac:	f107 0314 	add.w	r3, r7, #20
 8009cb0:	4619      	mov	r1, r3
 8009cb2:	2009      	movs	r0, #9
 8009cb4:	f7ff fd76 	bl	80097a4 <kz_srvcall>
  return param.un.send.ret;
 8009cb8:	6a3b      	ldr	r3, [r7, #32]
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	3730      	adds	r7, #48	; 0x30
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd80      	pop	{r7, pc}
	...

08009cc4 <pin_function_init>:
};

// 
// 
void pin_function_init(void)
{
 8009cc4:	b590      	push	{r4, r7, lr}
 8009cc6:	b083      	sub	sp, #12
 8009cc8:	af00      	add	r7, sp, #0
	uint32_t size;
	uint32_t i;
	
	// 
	size = sizeof(pin_func)/sizeof(pin_func[0]);
 8009cca:	2312      	movs	r3, #18
 8009ccc:	603b      	str	r3, [r7, #0]
	
	// 
	for (i = 0; i < size; i++) {
 8009cce:	2300      	movs	r3, #0
 8009cd0:	607b      	str	r3, [r7, #4]
 8009cd2:	e03e      	b.n	8009d52 <pin_function_init+0x8e>
		// GPIO
		if (pin_func[i].pin_state) {
 8009cd4:	4923      	ldr	r1, [pc, #140]	; (8009d64 <pin_function_init+0xa0>)
 8009cd6:	687a      	ldr	r2, [r7, #4]
 8009cd8:	4613      	mov	r3, r2
 8009cda:	00db      	lsls	r3, r3, #3
 8009cdc:	1a9b      	subs	r3, r3, r2
 8009cde:	009b      	lsls	r3, r3, #2
 8009ce0:	440b      	add	r3, r1
 8009ce2:	3318      	adds	r3, #24
 8009ce4:	781b      	ldrb	r3, [r3, #0]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d01d      	beq.n	8009d26 <pin_function_init+0x62>
			HAL_GPIO_WritePin(pin_func[i].pin_group, &(pin_func[i].pin_cfg), pin_func[i].pin_state);
 8009cea:	491e      	ldr	r1, [pc, #120]	; (8009d64 <pin_function_init+0xa0>)
 8009cec:	687a      	ldr	r2, [r7, #4]
 8009cee:	4613      	mov	r3, r2
 8009cf0:	00db      	lsls	r3, r3, #3
 8009cf2:	1a9b      	subs	r3, r3, r2
 8009cf4:	009b      	lsls	r3, r3, #2
 8009cf6:	440b      	add	r3, r1
 8009cf8:	6818      	ldr	r0, [r3, #0]
 8009cfa:	687a      	ldr	r2, [r7, #4]
 8009cfc:	4613      	mov	r3, r2
 8009cfe:	00db      	lsls	r3, r3, #3
 8009d00:	1a9b      	subs	r3, r3, r2
 8009d02:	009b      	lsls	r3, r3, #2
 8009d04:	4a17      	ldr	r2, [pc, #92]	; (8009d64 <pin_function_init+0xa0>)
 8009d06:	4413      	add	r3, r2
 8009d08:	3304      	adds	r3, #4
 8009d0a:	b29c      	uxth	r4, r3
 8009d0c:	4915      	ldr	r1, [pc, #84]	; (8009d64 <pin_function_init+0xa0>)
 8009d0e:	687a      	ldr	r2, [r7, #4]
 8009d10:	4613      	mov	r3, r2
 8009d12:	00db      	lsls	r3, r3, #3
 8009d14:	1a9b      	subs	r3, r3, r2
 8009d16:	009b      	lsls	r3, r3, #2
 8009d18:	440b      	add	r3, r1
 8009d1a:	3318      	adds	r3, #24
 8009d1c:	781b      	ldrb	r3, [r3, #0]
 8009d1e:	461a      	mov	r2, r3
 8009d20:	4621      	mov	r1, r4
 8009d22:	f7f6 fd75 	bl	8000810 <HAL_GPIO_WritePin>
		}
		// pin
		HAL_GPIO_Init(pin_func[i].pin_group, &(pin_func[i].pin_cfg));
 8009d26:	490f      	ldr	r1, [pc, #60]	; (8009d64 <pin_function_init+0xa0>)
 8009d28:	687a      	ldr	r2, [r7, #4]
 8009d2a:	4613      	mov	r3, r2
 8009d2c:	00db      	lsls	r3, r3, #3
 8009d2e:	1a9b      	subs	r3, r3, r2
 8009d30:	009b      	lsls	r3, r3, #2
 8009d32:	440b      	add	r3, r1
 8009d34:	6818      	ldr	r0, [r3, #0]
 8009d36:	687a      	ldr	r2, [r7, #4]
 8009d38:	4613      	mov	r3, r2
 8009d3a:	00db      	lsls	r3, r3, #3
 8009d3c:	1a9b      	subs	r3, r3, r2
 8009d3e:	009b      	lsls	r3, r3, #2
 8009d40:	4a08      	ldr	r2, [pc, #32]	; (8009d64 <pin_function_init+0xa0>)
 8009d42:	4413      	add	r3, r2
 8009d44:	3304      	adds	r3, #4
 8009d46:	4619      	mov	r1, r3
 8009d48:	f7f6 fbb8 	bl	80004bc <HAL_GPIO_Init>
	for (i = 0; i < size; i++) {
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	3301      	adds	r3, #1
 8009d50:	607b      	str	r3, [r7, #4]
 8009d52:	687a      	ldr	r2, [r7, #4]
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	429a      	cmp	r2, r3
 8009d58:	d3bc      	bcc.n	8009cd4 <pin_function_init+0x10>
	}
 8009d5a:	bf00      	nop
 8009d5c:	370c      	adds	r7, #12
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd90      	pop	{r4, r7, pc}
 8009d62:	bf00      	nop
 8009d64:	0800ae04 	.word	0x0800ae04

08009d68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8009d68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009da0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8009d6c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8009d6e:	e003      	b.n	8009d78 <LoopCopyDataInit>

08009d70 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8009d70:	4b0c      	ldr	r3, [pc, #48]	; (8009da4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8009d72:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8009d74:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8009d76:	3104      	adds	r1, #4

08009d78 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8009d78:	480b      	ldr	r0, [pc, #44]	; (8009da8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8009d7a:	4b0c      	ldr	r3, [pc, #48]	; (8009dac <LoopForever+0xe>)
	adds	r2, r0, r1
 8009d7c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8009d7e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8009d80:	d3f6      	bcc.n	8009d70 <CopyDataInit>
	ldr	r2, =_sbss
 8009d82:	4a0b      	ldr	r2, [pc, #44]	; (8009db0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8009d84:	e002      	b.n	8009d8c <LoopFillZerobss>

08009d86 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8009d86:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8009d88:	f842 3b04 	str.w	r3, [r2], #4

08009d8c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8009d8c:	4b09      	ldr	r3, [pc, #36]	; (8009db4 <LoopForever+0x16>)
	cmp	r2, r3
 8009d8e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8009d90:	d3f9      	bcc.n	8009d86 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8009d92:	f000 f813 	bl	8009dbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009d96:	f000 f8c5 	bl	8009f24 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8009d9a:	f7fe fa99 	bl	80082d0 <main>

08009d9e <LoopForever>:

LoopForever:
    b LoopForever
 8009d9e:	e7fe      	b.n	8009d9e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8009da0:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8009da4:	0800b04c 	.word	0x0800b04c
	ldr	r0, =_sdata
 8009da8:	20040000 	.word	0x20040000
	ldr	r3, =_edata
 8009dac:	20040068 	.word	0x20040068
	ldr	r2, =_sbss
 8009db0:	20040068 	.word	0x20040068
	ldr	r3, = _ebss
 8009db4:	200851d4 	.word	0x200851d4

08009db8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8009db8:	e7fe      	b.n	8009db8 <ADC1_IRQHandler>
	...

08009dbc <SystemInit>:
  * @param	None
  * @retval None
  */

void SystemInit(void)
{
 8009dbc:	b480      	push	{r7}
 8009dbe:	af00      	add	r7, sp, #0
			
				1. PLLON
	*/
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009dc0:	4a17      	ldr	r2, [pc, #92]	; (8009e20 <SystemInit+0x64>)
 8009dc2:	4b17      	ldr	r3, [pc, #92]	; (8009e20 <SystemInit+0x64>)
 8009dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009dc8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009dcc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set MSION bit */
	RCC->CR |= RCC_CR_MSION;
 8009dd0:	4a14      	ldr	r2, [pc, #80]	; (8009e24 <SystemInit+0x68>)
 8009dd2:	4b14      	ldr	r3, [pc, #80]	; (8009e24 <SystemInit+0x68>)
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f043 0301 	orr.w	r3, r3, #1
 8009dda:	6013      	str	r3, [r2, #0]
	/* Reset CFGR register */
	RCC->CFGR = 0x00000000U;
 8009ddc:	4b11      	ldr	r3, [pc, #68]	; (8009e24 <SystemInit+0x68>)
 8009dde:	2200      	movs	r2, #0
 8009de0:	609a      	str	r2, [r3, #8]
	/* Reset HSEON, CSSON , HSION, and PLLON bits */
	RCC->CR &= 0xEAF6FFFFU;
 8009de2:	4a10      	ldr	r2, [pc, #64]	; (8009e24 <SystemInit+0x68>)
 8009de4:	4b0f      	ldr	r3, [pc, #60]	; (8009e24 <SystemInit+0x68>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8009dec:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8009df0:	6013      	str	r3, [r2, #0]
	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x00001000U;
 8009df2:	4b0c      	ldr	r3, [pc, #48]	; (8009e24 <SystemInit+0x68>)
 8009df4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009df8:	60da      	str	r2, [r3, #12]
	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 8009dfa:	4a0a      	ldr	r2, [pc, #40]	; (8009e24 <SystemInit+0x68>)
 8009dfc:	4b09      	ldr	r3, [pc, #36]	; (8009e24 <SystemInit+0x68>)
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009e04:	6013      	str	r3, [r2, #0]
	/* Disable all interrupts */
	RCC->CIER = 0x00000000U;
 8009e06:	4b07      	ldr	r3, [pc, #28]	; (8009e24 <SystemInit+0x68>)
 8009e08:	2200      	movs	r2, #0
 8009e0a:	619a      	str	r2, [r3, #24]
	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
	SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8009e0c:	4b04      	ldr	r3, [pc, #16]	; (8009e20 <SystemInit+0x64>)
 8009e0e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009e12:	609a      	str	r2, [r3, #8]
#endif
}
 8009e14:	bf00      	nop
 8009e16:	46bd      	mov	sp, r7
 8009e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1c:	4770      	bx	lr
 8009e1e:	bf00      	nop
 8009e20:	e000ed00 	.word	0xe000ed00
 8009e24:	40021000 	.word	0x40021000

08009e28 <is_ram_addr>:
	SystemCoreClock >>= tmp;
}

// RAM
uint8_t is_ram_addr(uint32_t addr) 
{
 8009e28:	b480      	push	{r7}
 8009e2a:	b083      	sub	sp, #12
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
	if ((RAM1_START <= addr) && (addr < RAM3_END)) {
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009e36:	d305      	bcc.n	8009e44 <is_ram_addr+0x1c>
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	4a06      	ldr	r2, [pc, #24]	; (8009e54 <is_ram_addr+0x2c>)
 8009e3c:	4293      	cmp	r3, r2
 8009e3e:	d801      	bhi.n	8009e44 <is_ram_addr+0x1c>
		return TRUE;
 8009e40:	2301      	movs	r3, #1
 8009e42:	e000      	b.n	8009e46 <is_ram_addr+0x1e>
	}
	return FALSE;
 8009e44:	2300      	movs	r3, #0
}
 8009e46:	4618      	mov	r0, r3
 8009e48:	370c      	adds	r7, #12
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e50:	4770      	bx	lr
 8009e52:	bf00      	nop
 8009e54:	2009ffff 	.word	0x2009ffff

08009e58 <is_peri_addr>:

// RAM
uint8_t is_peri_addr(uint32_t addr) 
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b083      	sub	sp, #12
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
	if (((PERFERAL_APB1_START <= addr) && (addr < PERFERAL_APB1_END)) ||
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e66:	d303      	bcc.n	8009e70 <is_peri_addr+0x18>
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	4a12      	ldr	r2, [pc, #72]	; (8009eb4 <is_peri_addr+0x5c>)
 8009e6c:	4293      	cmp	r3, r2
 8009e6e:	d917      	bls.n	8009ea0 <is_peri_addr+0x48>
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	4a11      	ldr	r2, [pc, #68]	; (8009eb8 <is_peri_addr+0x60>)
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d903      	bls.n	8009e80 <is_peri_addr+0x28>
		((PERFERAL_APB2_START <= addr) && (addr < PERFERAL_APB2_END)) ||
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	4a10      	ldr	r2, [pc, #64]	; (8009ebc <is_peri_addr+0x64>)
 8009e7c:	4293      	cmp	r3, r2
 8009e7e:	d90f      	bls.n	8009ea0 <is_peri_addr+0x48>
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	4a0f      	ldr	r2, [pc, #60]	; (8009ec0 <is_peri_addr+0x68>)
 8009e84:	4293      	cmp	r3, r2
 8009e86:	d903      	bls.n	8009e90 <is_peri_addr+0x38>
		((PERFERAL_AHB1_START <= addr) && (addr < PERFERAL_AHB1_END)) ||
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	4a0e      	ldr	r2, [pc, #56]	; (8009ec4 <is_peri_addr+0x6c>)
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	d907      	bls.n	8009ea0 <is_peri_addr+0x48>
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8009e96:	d305      	bcc.n	8009ea4 <is_peri_addr+0x4c>
		((PERFERAL_AHB2_START <= addr) && (addr < PERFERAL_AHB2_END))) {
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	4a0b      	ldr	r2, [pc, #44]	; (8009ec8 <is_peri_addr+0x70>)
 8009e9c:	4293      	cmp	r3, r2
 8009e9e:	d801      	bhi.n	8009ea4 <is_peri_addr+0x4c>
		return TRUE;
 8009ea0:	2301      	movs	r3, #1
 8009ea2:	e000      	b.n	8009ea6 <is_peri_addr+0x4e>
	}
	return FALSE;
 8009ea4:	2300      	movs	r3, #0
}
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	370c      	adds	r7, #12
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb0:	4770      	bx	lr
 8009eb2:	bf00      	nop
 8009eb4:	400097ff 	.word	0x400097ff
 8009eb8:	4000ffff 	.word	0x4000ffff
 8009ebc:	400163ff 	.word	0x400163ff
 8009ec0:	4001ffff 	.word	0x4001ffff
 8009ec4:	400243ff 	.word	0x400243ff
 8009ec8:	50060bff 	.word	0x50060bff

08009ecc <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b086      	sub	sp, #24
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f7f6 f99b 	bl	8000210 <strlen>
 8009eda:	4603      	mov	r3, r0
 8009edc:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 8009ede:	2300      	movs	r3, #0
 8009ee0:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 8009ee2:	693a      	ldr	r2, [r7, #16]
 8009ee4:	6879      	ldr	r1, [r7, #4]
 8009ee6:	2001      	movs	r0, #1
 8009ee8:	f000 f86a 	bl	8009fc0 <_write>
 8009eec:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 8009eee:	2201      	movs	r2, #1
 8009ef0:	490b      	ldr	r1, [pc, #44]	; (8009f20 <puts+0x54>)
 8009ef2:	2001      	movs	r0, #1
 8009ef4:	f000 f864 	bl	8009fc0 <_write>
 8009ef8:	4602      	mov	r2, r0
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	4413      	add	r3, r2
 8009efe:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 8009f00:	693b      	ldr	r3, [r7, #16]
 8009f02:	1c5a      	adds	r2, r3, #1
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	429a      	cmp	r2, r3
 8009f08:	d102      	bne.n	8009f10 <puts+0x44>
	{
		res = 0;
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	617b      	str	r3, [r7, #20]
 8009f0e:	e002      	b.n	8009f16 <puts+0x4a>
	}
	else
	{
		res = EOF;
 8009f10:	f04f 33ff 	mov.w	r3, #4294967295
 8009f14:	617b      	str	r3, [r7, #20]
	}

	return res;
 8009f16:	697b      	ldr	r3, [r7, #20]
}
 8009f18:	4618      	mov	r0, r3
 8009f1a:	3718      	adds	r7, #24
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	bd80      	pop	{r7, pc}
 8009f20:	0800a3c0 	.word	0x0800a3c0

08009f24 <__libc_init_array>:
 8009f24:	b570      	push	{r4, r5, r6, lr}
 8009f26:	4e0d      	ldr	r6, [pc, #52]	; (8009f5c <__libc_init_array+0x38>)
 8009f28:	4c0d      	ldr	r4, [pc, #52]	; (8009f60 <__libc_init_array+0x3c>)
 8009f2a:	1ba4      	subs	r4, r4, r6
 8009f2c:	10a4      	asrs	r4, r4, #2
 8009f2e:	2500      	movs	r5, #0
 8009f30:	42a5      	cmp	r5, r4
 8009f32:	d109      	bne.n	8009f48 <__libc_init_array+0x24>
 8009f34:	4e0b      	ldr	r6, [pc, #44]	; (8009f64 <__libc_init_array+0x40>)
 8009f36:	4c0c      	ldr	r4, [pc, #48]	; (8009f68 <__libc_init_array+0x44>)
 8009f38:	f000 f84a 	bl	8009fd0 <_init>
 8009f3c:	1ba4      	subs	r4, r4, r6
 8009f3e:	10a4      	asrs	r4, r4, #2
 8009f40:	2500      	movs	r5, #0
 8009f42:	42a5      	cmp	r5, r4
 8009f44:	d105      	bne.n	8009f52 <__libc_init_array+0x2e>
 8009f46:	bd70      	pop	{r4, r5, r6, pc}
 8009f48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009f4c:	4798      	blx	r3
 8009f4e:	3501      	adds	r5, #1
 8009f50:	e7ee      	b.n	8009f30 <__libc_init_array+0xc>
 8009f52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009f56:	4798      	blx	r3
 8009f58:	3501      	adds	r5, #1
 8009f5a:	e7f2      	b.n	8009f42 <__libc_init_array+0x1e>
 8009f5c:	0800b044 	.word	0x0800b044
 8009f60:	0800b044 	.word	0x0800b044
 8009f64:	0800b044 	.word	0x0800b044
 8009f68:	0800b048 	.word	0x0800b048

08009f6c <memcmp>:
 8009f6c:	b510      	push	{r4, lr}
 8009f6e:	3901      	subs	r1, #1
 8009f70:	4402      	add	r2, r0
 8009f72:	4290      	cmp	r0, r2
 8009f74:	d101      	bne.n	8009f7a <memcmp+0xe>
 8009f76:	2000      	movs	r0, #0
 8009f78:	bd10      	pop	{r4, pc}
 8009f7a:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009f7e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009f82:	42a3      	cmp	r3, r4
 8009f84:	d0f5      	beq.n	8009f72 <memcmp+0x6>
 8009f86:	1b18      	subs	r0, r3, r4
 8009f88:	bd10      	pop	{r4, pc}

08009f8a <memcpy>:
 8009f8a:	b510      	push	{r4, lr}
 8009f8c:	1e43      	subs	r3, r0, #1
 8009f8e:	440a      	add	r2, r1
 8009f90:	4291      	cmp	r1, r2
 8009f92:	d100      	bne.n	8009f96 <memcpy+0xc>
 8009f94:	bd10      	pop	{r4, pc}
 8009f96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f9e:	e7f7      	b.n	8009f90 <memcpy+0x6>

08009fa0 <memset>:
 8009fa0:	4402      	add	r2, r0
 8009fa2:	4603      	mov	r3, r0
 8009fa4:	4293      	cmp	r3, r2
 8009fa6:	d100      	bne.n	8009faa <memset+0xa>
 8009fa8:	4770      	bx	lr
 8009faa:	f803 1b01 	strb.w	r1, [r3], #1
 8009fae:	e7f9      	b.n	8009fa4 <memset+0x4>

08009fb0 <strcpy>:
 8009fb0:	4603      	mov	r3, r0
 8009fb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009fb6:	f803 2b01 	strb.w	r2, [r3], #1
 8009fba:	2a00      	cmp	r2, #0
 8009fbc:	d1f9      	bne.n	8009fb2 <strcpy+0x2>
 8009fbe:	4770      	bx	lr

08009fc0 <_write>:
 8009fc0:	4b02      	ldr	r3, [pc, #8]	; (8009fcc <_write+0xc>)
 8009fc2:	2258      	movs	r2, #88	; 0x58
 8009fc4:	601a      	str	r2, [r3, #0]
 8009fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8009fca:	4770      	bx	lr
 8009fcc:	200851d0 	.word	0x200851d0

08009fd0 <_init>:
 8009fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fd2:	bf00      	nop
 8009fd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fd6:	bc08      	pop	{r3}
 8009fd8:	469e      	mov	lr, r3
 8009fda:	4770      	bx	lr

08009fdc <_fini>:
 8009fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fde:	bf00      	nop
 8009fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fe2:	bc08      	pop	{r3}
 8009fe4:	469e      	mov	lr, r3
 8009fe6:	4770      	bx	lr
