// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module BankedDataArray(
  input         clock,
  output        io_read_0_ready,
  input         io_read_0_valid,
  input  [3:0]  io_read_0_bits_way_en,
  input  [47:0] io_read_0_bits_addr,
  input  [47:0] io_read_0_bits_addr_dup,
  input  [7:0]  io_read_0_bits_bankMask,
  input         io_read_0_bits_lqIdx_flag,
  input  [6:0]  io_read_0_bits_lqIdx_value,
  output        io_read_1_ready,
  input         io_read_1_valid,
  input  [3:0]  io_read_1_bits_way_en,
  input  [47:0] io_read_1_bits_addr,
  input  [47:0] io_read_1_bits_addr_dup,
  input  [7:0]  io_read_1_bits_bankMask,
  input         io_read_1_bits_lqIdx_flag,
  input  [6:0]  io_read_1_bits_lqIdx_value,
  output        io_read_2_ready,
  input         io_read_2_valid,
  input  [3:0]  io_read_2_bits_way_en,
  input  [47:0] io_read_2_bits_addr,
  input  [47:0] io_read_2_bits_addr_dup,
  input  [7:0]  io_read_2_bits_bankMask,
  input         io_read_2_bits_lqIdx_flag,
  input  [6:0]  io_read_2_bits_lqIdx_value,
  input         io_is128Req_0,
  input         io_is128Req_1,
  input         io_is128Req_2,
  output        io_readline_ready,
  input         io_readline_valid,
  input  [3:0]  io_readline_bits_way_en,
  input  [47:0] io_readline_bits_addr,
  input  [7:0]  io_readline_bits_rmask,
  input         io_write_valid,
  input  [7:0]  io_write_bits_wmask,
  input  [63:0] io_write_bits_data_0,
  input  [63:0] io_write_bits_data_1,
  input  [63:0] io_write_bits_data_2,
  input  [63:0] io_write_bits_data_3,
  input  [63:0] io_write_bits_data_4,
  input  [63:0] io_write_bits_data_5,
  input  [63:0] io_write_bits_data_6,
  input  [63:0] io_write_bits_data_7,
  input         io_write_dup_0_valid,
  input  [3:0]  io_write_dup_0_bits_way_en,
  input  [47:0] io_write_dup_0_bits_addr,
  input         io_write_dup_1_valid,
  input  [3:0]  io_write_dup_1_bits_way_en,
  input  [47:0] io_write_dup_1_bits_addr,
  input         io_write_dup_2_valid,
  input  [3:0]  io_write_dup_2_bits_way_en,
  input  [47:0] io_write_dup_2_bits_addr,
  input         io_write_dup_3_valid,
  input  [3:0]  io_write_dup_3_bits_way_en,
  input  [47:0] io_write_dup_3_bits_addr,
  input         io_write_dup_4_valid,
  input  [3:0]  io_write_dup_4_bits_way_en,
  input  [47:0] io_write_dup_4_bits_addr,
  input         io_write_dup_5_valid,
  input  [3:0]  io_write_dup_5_bits_way_en,
  input  [47:0] io_write_dup_5_bits_addr,
  input         io_write_dup_6_valid,
  input  [3:0]  io_write_dup_6_bits_way_en,
  input  [47:0] io_write_dup_6_bits_addr,
  input         io_write_dup_7_valid,
  input  [3:0]  io_write_dup_7_bits_way_en,
  input  [47:0] io_write_dup_7_bits_addr,
  output [63:0] io_readline_resp_0_raw_data,
  output [63:0] io_readline_resp_1_raw_data,
  output [63:0] io_readline_resp_2_raw_data,
  output [63:0] io_readline_resp_3_raw_data,
  output [63:0] io_readline_resp_4_raw_data,
  output [63:0] io_readline_resp_5_raw_data,
  output [63:0] io_readline_resp_6_raw_data,
  output [63:0] io_readline_resp_7_raw_data,
  output        io_readline_error_delayed,
  output [63:0] io_read_resp_0_0_raw_data,
  output [63:0] io_read_resp_0_1_raw_data,
  output [63:0] io_read_resp_1_0_raw_data,
  output [63:0] io_read_resp_1_1_raw_data,
  output [63:0] io_read_resp_2_0_raw_data,
  output [63:0] io_read_resp_2_1_raw_data,
  output        io_read_error_delayed_0_0,
  output        io_read_error_delayed_0_1,
  output        io_read_error_delayed_1_0,
  output        io_read_error_delayed_1_1,
  output        io_read_error_delayed_2_0,
  output        io_read_error_delayed_2_1,
  output        io_bank_conflict_slow_0,
  output        io_bank_conflict_slow_1,
  output        io_bank_conflict_slow_2,
  output        io_pseudo_error_ready,
  input         io_pseudo_error_valid,
  input         io_pseudo_error_bits_0_valid,
  input  [63:0] io_pseudo_error_bits_0_mask,
  input         io_pseudo_error_bits_1_valid,
  input  [63:0] io_pseudo_error_bits_1_mask,
  input         io_pseudo_error_bits_2_valid,
  input  [63:0] io_pseudo_error_bits_2_mask,
  input         io_pseudo_error_bits_3_valid,
  input  [63:0] io_pseudo_error_bits_3_mask,
  input         io_pseudo_error_bits_4_valid,
  input  [63:0] io_pseudo_error_bits_4_mask,
  input         io_pseudo_error_bits_5_valid,
  input  [63:0] io_pseudo_error_bits_5_mask,
  input         io_pseudo_error_bits_6_valid,
  input  [63:0] io_pseudo_error_bits_6_mask,
  input         io_pseudo_error_bits_7_valid,
  input  [63:0] io_pseudo_error_bits_7_mask
);

  wire [71:0]      _data_banks_0_7_io_r_data_0;
  wire [71:0]      _data_banks_0_7_io_r_data_1;
  wire [71:0]      _data_banks_0_7_io_r_data_2;
  wire [71:0]      _data_banks_0_7_io_r_data_3;
  wire [71:0]      _data_banks_0_6_io_r_data_0;
  wire [71:0]      _data_banks_0_6_io_r_data_1;
  wire [71:0]      _data_banks_0_6_io_r_data_2;
  wire [71:0]      _data_banks_0_6_io_r_data_3;
  wire [71:0]      _data_banks_0_5_io_r_data_0;
  wire [71:0]      _data_banks_0_5_io_r_data_1;
  wire [71:0]      _data_banks_0_5_io_r_data_2;
  wire [71:0]      _data_banks_0_5_io_r_data_3;
  wire [71:0]      _data_banks_0_4_io_r_data_0;
  wire [71:0]      _data_banks_0_4_io_r_data_1;
  wire [71:0]      _data_banks_0_4_io_r_data_2;
  wire [71:0]      _data_banks_0_4_io_r_data_3;
  wire [71:0]      _data_banks_0_3_io_r_data_0;
  wire [71:0]      _data_banks_0_3_io_r_data_1;
  wire [71:0]      _data_banks_0_3_io_r_data_2;
  wire [71:0]      _data_banks_0_3_io_r_data_3;
  wire [71:0]      _data_banks_0_2_io_r_data_0;
  wire [71:0]      _data_banks_0_2_io_r_data_1;
  wire [71:0]      _data_banks_0_2_io_r_data_2;
  wire [71:0]      _data_banks_0_2_io_r_data_3;
  wire [71:0]      _data_banks_0_1_io_r_data_0;
  wire [71:0]      _data_banks_0_1_io_r_data_1;
  wire [71:0]      _data_banks_0_1_io_r_data_2;
  wire [71:0]      _data_banks_0_1_io_r_data_3;
  wire [71:0]      _data_banks_0_0_io_r_data_0;
  wire [71:0]      _data_banks_0_0_io_r_data_1;
  wire [71:0]      _data_banks_0_0_io_r_data_2;
  wire [71:0]      _data_banks_0_0_io_r_data_3;
  reg  [7:0]       write_bank_mask_reg;
  reg  [63:0]      write_data_reg_0;
  reg  [63:0]      write_data_reg_1;
  reg  [63:0]      write_data_reg_2;
  reg  [63:0]      write_data_reg_3;
  reg  [63:0]      write_data_reg_4;
  reg  [63:0]      write_data_reg_5;
  reg  [63:0]      write_data_reg_6;
  reg  [63:0]      write_data_reg_7;
  reg              write_valid_reg;
  reg              write_valid_dup_reg_0;
  reg              write_valid_dup_reg_1;
  reg              write_valid_dup_reg_2;
  reg              write_valid_dup_reg_3;
  reg              write_valid_dup_reg_4;
  reg              write_valid_dup_reg_5;
  reg              write_valid_dup_reg_6;
  reg              write_valid_dup_reg_7;
  reg  [3:0]       write_wayen_dup_reg_0;
  reg  [3:0]       write_wayen_dup_reg_1;
  reg  [3:0]       write_wayen_dup_reg_2;
  reg  [3:0]       write_wayen_dup_reg_3;
  reg  [3:0]       write_wayen_dup_reg_4;
  reg  [3:0]       write_wayen_dup_reg_5;
  reg  [3:0]       write_wayen_dup_reg_6;
  reg  [3:0]       write_wayen_dup_reg_7;
  reg  [7:0]       write_set_addr_dup_reg_0;
  reg  [7:0]       write_set_addr_dup_reg_1;
  reg  [7:0]       write_set_addr_dup_reg_2;
  reg  [7:0]       write_set_addr_dup_reg_3;
  reg  [7:0]       write_set_addr_dup_reg_4;
  reg  [7:0]       write_set_addr_dup_reg_5;
  reg  [7:0]       write_set_addr_dup_reg_6;
  reg  [7:0]       write_set_addr_dup_reg_7;
  wire [2:0]       bank_addrs_0_1 =
    io_is128Req_0 ? 3'(io_read_0_bits_addr[5:3] + 3'h1) : io_read_0_bits_addr[5:3];
  wire [2:0]       bank_addrs_dup_0_1 =
    io_is128Req_0
      ? 3'(io_read_0_bits_addr_dup[5:3] + 3'h1)
      : io_read_0_bits_addr_dup[5:3];
  wire [2:0]       bank_addrs_1_1 =
    io_is128Req_1 ? 3'(io_read_1_bits_addr[5:3] + 3'h1) : io_read_1_bits_addr[5:3];
  wire [2:0]       bank_addrs_dup_1_1 =
    io_is128Req_1
      ? 3'(io_read_1_bits_addr_dup[5:3] + 3'h1)
      : io_read_1_bits_addr_dup[5:3];
  wire [2:0]       bank_addrs_2_1 =
    io_is128Req_2 ? 3'(io_read_2_bits_addr[5:3] + 3'h1) : io_read_2_bits_addr[5:3];
  wire             load_req_with_bank_conflict_0 =
    io_read_0_valid & io_read_1_valid
    & (|(io_read_0_bits_bankMask & io_read_1_bits_bankMask))
    & io_read_0_bits_addr[13:6] != io_read_1_bits_addr[13:6] | io_read_0_valid
    & io_read_2_valid & (|(io_read_0_bits_bankMask & io_read_2_bits_bankMask))
    & io_read_0_bits_addr[13:6] != io_read_2_bits_addr[13:6];
  wire             load_req_with_bank_conflict_1 =
    io_read_1_valid & io_read_0_valid
    & (|(io_read_1_bits_bankMask & io_read_0_bits_bankMask))
    & io_read_1_bits_addr[13:6] != io_read_0_bits_addr[13:6] | io_read_1_valid
    & io_read_2_valid & (|(io_read_1_bits_bankMask & io_read_2_bits_bankMask))
    & io_read_1_bits_addr[13:6] != io_read_2_bits_addr[13:6];
  wire             load_req_with_bank_conflict_2 =
    io_read_2_valid & io_read_0_valid
    & (|(io_read_2_bits_bankMask & io_read_0_bits_bankMask))
    & io_read_2_bits_addr[13:6] != io_read_0_bits_addr[13:6] | io_read_2_valid
    & io_read_1_valid & (|(io_read_2_bits_bankMask & io_read_1_bits_bankMask))
    & io_read_2_bits_addr[13:6] != io_read_1_bits_addr[13:6];
  wire             load_req_bank_conflict_selcet_bSel =
    io_read_1_bits_lqIdx_flag ^ io_read_2_bits_lqIdx_flag
    ^ io_read_1_bits_lqIdx_value > io_read_2_bits_lqIdx_value;
  wire             _load_req_bank_conflict_selcet_idx_T =
    load_req_with_bank_conflict_1 & load_req_with_bank_conflict_2;
  wire             _load_req_bank_conflict_selcet_bits_T_3 =
    load_req_with_bank_conflict_1 & ~load_req_with_bank_conflict_2;
  wire [1:0]       load_req_bank_conflict_selcet_idx =
    _load_req_bank_conflict_selcet_idx_T
      ? (load_req_bank_conflict_selcet_bSel ? 2'h2 : 2'h1)
      : load_req_with_bank_conflict_1 & ~load_req_with_bank_conflict_2 ? 2'h1 : 2'h2;
  wire             _load_req_bank_conflict_selcet_T =
    load_req_with_bank_conflict_1 | load_req_with_bank_conflict_2;
  wire [1:0]       load_req_bank_conflict_selcet_2 =
    load_req_with_bank_conflict_0 & _load_req_bank_conflict_selcet_T
      ? (io_read_0_bits_lqIdx_flag
         ^ (_load_req_bank_conflict_selcet_idx_T
              ? (load_req_bank_conflict_selcet_bSel
                   ? io_read_2_bits_lqIdx_flag
                   : io_read_1_bits_lqIdx_flag)
              : _load_req_bank_conflict_selcet_bits_T_3
                  ? io_read_1_bits_lqIdx_flag
                  : io_read_2_bits_lqIdx_flag)
         ^ io_read_0_bits_lqIdx_value > (_load_req_bank_conflict_selcet_idx_T
                                           ? (load_req_bank_conflict_selcet_bSel
                                                ? io_read_2_bits_lqIdx_value
                                                : io_read_1_bits_lqIdx_value)
                                           : _load_req_bank_conflict_selcet_bits_T_3
                                               ? io_read_1_bits_lqIdx_value
                                               : io_read_2_bits_lqIdx_value)
           ? load_req_bank_conflict_selcet_idx
           : 2'h0)
      : load_req_with_bank_conflict_0 & ~_load_req_bank_conflict_selcet_T
          ? 2'h0
          : load_req_bank_conflict_selcet_idx;
  wire             rr_bank_conflict_oldest_0 =
    (|load_req_bank_conflict_selcet_2) & load_req_with_bank_conflict_0;
  wire             rr_bank_conflict_oldest_1 =
    load_req_bank_conflict_selcet_2 != 2'h1 & load_req_with_bank_conflict_1;
  wire             rr_bank_conflict_oldest_2 =
    load_req_bank_conflict_selcet_2 != 2'h2 & load_req_with_bank_conflict_2;
  wire [7:0]       _wr_bank_conflict_T_3 =
    write_bank_mask_reg >> io_read_0_bits_addr[5:3];
  wire [7:0]       _wr_bank_conflict_T_5 = write_bank_mask_reg >> bank_addrs_0_1;
  wire             wr_bank_conflict_0 =
    io_read_0_valid & write_valid_reg
    & (_wr_bank_conflict_T_3[0] | _wr_bank_conflict_T_5[0] & io_is128Req_0);
  wire [7:0]       _wr_bank_conflict_T_12 =
    write_bank_mask_reg >> io_read_1_bits_addr[5:3];
  wire [7:0]       _wr_bank_conflict_T_14 = write_bank_mask_reg >> bank_addrs_1_1;
  wire             wr_bank_conflict_1 =
    io_read_1_valid & write_valid_reg
    & (_wr_bank_conflict_T_12[0] | _wr_bank_conflict_T_14[0] & io_is128Req_1);
  wire [7:0]       _wr_bank_conflict_T_21 =
    write_bank_mask_reg >> io_read_2_bits_addr[5:3];
  wire [7:0]       _wr_bank_conflict_T_23 = write_bank_mask_reg >> bank_addrs_2_1;
  wire             wr_bank_conflict_2 =
    io_read_2_valid & write_valid_reg
    & (_wr_bank_conflict_T_21[0] | _wr_bank_conflict_T_23[0] & io_is128Req_2);
  wire             _wrl_bank_conflict_T = io_readline_valid & write_valid_reg;
  reg              real_other_bank_conflict_reg;
  reg              real_rr_bank_conflict_reg;
  wire             io_bank_conflict_slow_0_0 =
    real_other_bank_conflict_reg | real_rr_bank_conflict_reg;
  reg              real_other_bank_conflict_reg_1;
  reg              real_rr_bank_conflict_reg_1;
  wire             io_bank_conflict_slow_1_0 =
    real_other_bank_conflict_reg_1 | real_rr_bank_conflict_reg_1;
  reg              real_other_bank_conflict_reg_2;
  reg              real_rr_bank_conflict_reg_2;
  wire             io_bank_conflict_slow_2_0 =
    real_other_bank_conflict_reg_2 | real_rr_bank_conflict_reg_2;
  wire [63:0]      pseudo_data_toggle_mask_0 =
    io_pseudo_error_valid & io_pseudo_error_bits_0_valid
      ? io_pseudo_error_bits_0_mask
      : 64'h0;
  wire [63:0]      pseudo_data_toggle_mask_1 =
    io_pseudo_error_valid & io_pseudo_error_bits_1_valid
      ? io_pseudo_error_bits_1_mask
      : 64'h0;
  wire [63:0]      pseudo_data_toggle_mask_2 =
    io_pseudo_error_valid & io_pseudo_error_bits_2_valid
      ? io_pseudo_error_bits_2_mask
      : 64'h0;
  wire [63:0]      pseudo_data_toggle_mask_3 =
    io_pseudo_error_valid & io_pseudo_error_bits_3_valid
      ? io_pseudo_error_bits_3_mask
      : 64'h0;
  wire [63:0]      pseudo_data_toggle_mask_4 =
    io_pseudo_error_valid & io_pseudo_error_bits_4_valid
      ? io_pseudo_error_bits_4_mask
      : 64'h0;
  wire [63:0]      pseudo_data_toggle_mask_5 =
    io_pseudo_error_valid & io_pseudo_error_bits_5_valid
      ? io_pseudo_error_bits_5_mask
      : 64'h0;
  wire [63:0]      pseudo_data_toggle_mask_6 =
    io_pseudo_error_valid & io_pseudo_error_bits_6_valid
      ? io_pseudo_error_bits_6_mask
      : 64'h0;
  wire [63:0]      pseudo_data_toggle_mask_7 =
    io_pseudo_error_valid & io_pseudo_error_bits_7_valid
      ? io_pseudo_error_bits_7_mask
      : 64'h0;
  reg              io_pseudo_error_ready_REG;
  wire             read_enable =
    (|{io_read_2_valid
         & (io_read_2_bits_addr[5:3] == 3'h0 | bank_addrs_2_1 == 3'h0 & io_is128Req_2)
         & ~rr_bank_conflict_oldest_2,
       io_read_1_valid
         & (io_read_1_bits_addr[5:3] == 3'h0 | bank_addrs_1_1 == 3'h0 & io_is128Req_1)
         & ~rr_bank_conflict_oldest_1,
       io_read_0_valid
         & (io_read_0_bits_addr[5:3] == 3'h0 | bank_addrs_0_1 == 3'h0 & io_is128Req_0)
         & ~rr_bank_conflict_oldest_0}) | io_readline_valid;
  wire [63:0]      bank_result_0_0_0_raw_data =
    _data_banks_0_0_io_r_data_0[63:0] ^ pseudo_data_toggle_mask_0;
  reg              ecc_data_delayed_REG;
  reg  [71:0]      ecc_data_delayed;
  wire             read_bank_error_delayed_0_0_0 =
    ^ecc_data_delayed | ~(^ecc_data_delayed)
    & (|{^{ecc_data_delayed[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_0_1_raw_data =
    _data_banks_0_0_io_r_data_1[63:0] ^ pseudo_data_toggle_mask_0;
  reg              ecc_data_delayed_REG_1;
  reg  [71:0]      ecc_data_delayed_1;
  wire             read_bank_error_delayed_0_0_1 =
    ^ecc_data_delayed_1 | ~(^ecc_data_delayed_1)
    & (|{^{ecc_data_delayed_1[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_1[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_1[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_1[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_1[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_1[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_1[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_0_2_raw_data =
    _data_banks_0_0_io_r_data_2[63:0] ^ pseudo_data_toggle_mask_0;
  reg              ecc_data_delayed_REG_2;
  reg  [71:0]      ecc_data_delayed_2;
  wire             read_bank_error_delayed_0_0_2 =
    ^ecc_data_delayed_2 | ~(^ecc_data_delayed_2)
    & (|{^{ecc_data_delayed_2[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_2[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_2[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_2[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_2[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_2[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_2[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_0_3_raw_data =
    _data_banks_0_0_io_r_data_3[63:0] ^ pseudo_data_toggle_mask_0;
  reg              ecc_data_delayed_REG_3;
  reg  [71:0]      ecc_data_delayed_3;
  wire             read_bank_error_delayed_0_0_3 =
    ^ecc_data_delayed_3 | ~(^ecc_data_delayed_3)
    & (|{^{ecc_data_delayed_3[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_3[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_3[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_3[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_3[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_3[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_3[64:0] & 65'h1AB55555556AAAD5B)});
  wire             read_enable_1 =
    (|{io_read_2_valid
         & (io_read_2_bits_addr[5:3] == 3'h1 | bank_addrs_2_1 == 3'h1 & io_is128Req_2)
         & ~rr_bank_conflict_oldest_2,
       io_read_1_valid
         & (io_read_1_bits_addr[5:3] == 3'h1 | bank_addrs_1_1 == 3'h1 & io_is128Req_1)
         & ~rr_bank_conflict_oldest_1,
       io_read_0_valid
         & (io_read_0_bits_addr[5:3] == 3'h1 | bank_addrs_0_1 == 3'h1 & io_is128Req_0)
         & ~rr_bank_conflict_oldest_0}) | io_readline_valid;
  wire [63:0]      bank_result_0_1_0_raw_data =
    _data_banks_0_1_io_r_data_0[63:0] ^ pseudo_data_toggle_mask_1;
  reg              ecc_data_delayed_REG_4;
  reg  [71:0]      ecc_data_delayed_4;
  wire             read_bank_error_delayed_0_1_0 =
    ^ecc_data_delayed_4 | ~(^ecc_data_delayed_4)
    & (|{^{ecc_data_delayed_4[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_4[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_4[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_4[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_4[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_4[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_4[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_1_1_raw_data =
    _data_banks_0_1_io_r_data_1[63:0] ^ pseudo_data_toggle_mask_1;
  reg              ecc_data_delayed_REG_5;
  reg  [71:0]      ecc_data_delayed_5;
  wire             read_bank_error_delayed_0_1_1 =
    ^ecc_data_delayed_5 | ~(^ecc_data_delayed_5)
    & (|{^{ecc_data_delayed_5[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_5[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_5[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_5[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_5[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_5[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_5[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_1_2_raw_data =
    _data_banks_0_1_io_r_data_2[63:0] ^ pseudo_data_toggle_mask_1;
  reg              ecc_data_delayed_REG_6;
  reg  [71:0]      ecc_data_delayed_6;
  wire             read_bank_error_delayed_0_1_2 =
    ^ecc_data_delayed_6 | ~(^ecc_data_delayed_6)
    & (|{^{ecc_data_delayed_6[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_6[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_6[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_6[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_6[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_6[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_6[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_1_3_raw_data =
    _data_banks_0_1_io_r_data_3[63:0] ^ pseudo_data_toggle_mask_1;
  reg              ecc_data_delayed_REG_7;
  reg  [71:0]      ecc_data_delayed_7;
  wire             read_bank_error_delayed_0_1_3 =
    ^ecc_data_delayed_7 | ~(^ecc_data_delayed_7)
    & (|{^{ecc_data_delayed_7[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_7[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_7[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_7[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_7[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_7[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_7[64:0] & 65'h1AB55555556AAAD5B)});
  wire             read_enable_2 =
    (|{io_read_2_valid
         & (io_read_2_bits_addr[5:3] == 3'h2 | bank_addrs_2_1 == 3'h2 & io_is128Req_2)
         & ~rr_bank_conflict_oldest_2,
       io_read_1_valid
         & (io_read_1_bits_addr[5:3] == 3'h2 | bank_addrs_1_1 == 3'h2 & io_is128Req_1)
         & ~rr_bank_conflict_oldest_1,
       io_read_0_valid
         & (io_read_0_bits_addr[5:3] == 3'h2 | bank_addrs_0_1 == 3'h2 & io_is128Req_0)
         & ~rr_bank_conflict_oldest_0}) | io_readline_valid;
  wire [63:0]      bank_result_0_2_0_raw_data =
    _data_banks_0_2_io_r_data_0[63:0] ^ pseudo_data_toggle_mask_2;
  reg              ecc_data_delayed_REG_8;
  reg  [71:0]      ecc_data_delayed_8;
  wire             read_bank_error_delayed_0_2_0 =
    ^ecc_data_delayed_8 | ~(^ecc_data_delayed_8)
    & (|{^{ecc_data_delayed_8[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_8[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_8[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_8[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_8[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_8[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_8[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_2_1_raw_data =
    _data_banks_0_2_io_r_data_1[63:0] ^ pseudo_data_toggle_mask_2;
  reg              ecc_data_delayed_REG_9;
  reg  [71:0]      ecc_data_delayed_9;
  wire             read_bank_error_delayed_0_2_1 =
    ^ecc_data_delayed_9 | ~(^ecc_data_delayed_9)
    & (|{^{ecc_data_delayed_9[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_9[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_9[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_9[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_9[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_9[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_9[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_2_2_raw_data =
    _data_banks_0_2_io_r_data_2[63:0] ^ pseudo_data_toggle_mask_2;
  reg              ecc_data_delayed_REG_10;
  reg  [71:0]      ecc_data_delayed_10;
  wire             read_bank_error_delayed_0_2_2 =
    ^ecc_data_delayed_10 | ~(^ecc_data_delayed_10)
    & (|{^{ecc_data_delayed_10[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_10[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_10[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_10[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_10[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_10[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_10[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_2_3_raw_data =
    _data_banks_0_2_io_r_data_3[63:0] ^ pseudo_data_toggle_mask_2;
  reg              ecc_data_delayed_REG_11;
  reg  [71:0]      ecc_data_delayed_11;
  wire             read_bank_error_delayed_0_2_3 =
    ^ecc_data_delayed_11 | ~(^ecc_data_delayed_11)
    & (|{^{ecc_data_delayed_11[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_11[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_11[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_11[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_11[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_11[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_11[64:0] & 65'h1AB55555556AAAD5B)});
  wire             read_enable_3 =
    (|{io_read_2_valid
         & (io_read_2_bits_addr[5:3] == 3'h3 | bank_addrs_2_1 == 3'h3 & io_is128Req_2)
         & ~rr_bank_conflict_oldest_2,
       io_read_1_valid
         & (io_read_1_bits_addr[5:3] == 3'h3 | bank_addrs_1_1 == 3'h3 & io_is128Req_1)
         & ~rr_bank_conflict_oldest_1,
       io_read_0_valid
         & (io_read_0_bits_addr[5:3] == 3'h3 | bank_addrs_0_1 == 3'h3 & io_is128Req_0)
         & ~rr_bank_conflict_oldest_0}) | io_readline_valid;
  wire [63:0]      bank_result_0_3_0_raw_data =
    _data_banks_0_3_io_r_data_0[63:0] ^ pseudo_data_toggle_mask_3;
  reg              ecc_data_delayed_REG_12;
  reg  [71:0]      ecc_data_delayed_12;
  wire             read_bank_error_delayed_0_3_0 =
    ^ecc_data_delayed_12 | ~(^ecc_data_delayed_12)
    & (|{^{ecc_data_delayed_12[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_12[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_12[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_12[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_12[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_12[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_12[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_3_1_raw_data =
    _data_banks_0_3_io_r_data_1[63:0] ^ pseudo_data_toggle_mask_3;
  reg              ecc_data_delayed_REG_13;
  reg  [71:0]      ecc_data_delayed_13;
  wire             read_bank_error_delayed_0_3_1 =
    ^ecc_data_delayed_13 | ~(^ecc_data_delayed_13)
    & (|{^{ecc_data_delayed_13[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_13[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_13[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_13[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_13[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_13[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_13[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_3_2_raw_data =
    _data_banks_0_3_io_r_data_2[63:0] ^ pseudo_data_toggle_mask_3;
  reg              ecc_data_delayed_REG_14;
  reg  [71:0]      ecc_data_delayed_14;
  wire             read_bank_error_delayed_0_3_2 =
    ^ecc_data_delayed_14 | ~(^ecc_data_delayed_14)
    & (|{^{ecc_data_delayed_14[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_14[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_14[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_14[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_14[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_14[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_14[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_3_3_raw_data =
    _data_banks_0_3_io_r_data_3[63:0] ^ pseudo_data_toggle_mask_3;
  reg              ecc_data_delayed_REG_15;
  reg  [71:0]      ecc_data_delayed_15;
  wire             read_bank_error_delayed_0_3_3 =
    ^ecc_data_delayed_15 | ~(^ecc_data_delayed_15)
    & (|{^{ecc_data_delayed_15[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_15[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_15[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_15[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_15[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_15[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_15[64:0] & 65'h1AB55555556AAAD5B)});
  wire             bank_addr_matchs_4_0 =
    io_read_0_valid
    & (io_read_0_bits_addr[5:3] == 3'h4 | bank_addrs_0_1 == 3'h4 & io_is128Req_0)
    & ~rr_bank_conflict_oldest_0;
  wire             bank_addr_matchs_4_1 =
    io_read_1_valid
    & (io_read_1_bits_addr[5:3] == 3'h4 | bank_addrs_1_1 == 3'h4 & io_is128Req_1)
    & ~rr_bank_conflict_oldest_1;
  wire             read_enable_4 =
    (|{io_read_2_valid
         & (io_read_2_bits_addr[5:3] == 3'h4 | bank_addrs_2_1 == 3'h4 & io_is128Req_2)
         & ~rr_bank_conflict_oldest_2,
       bank_addr_matchs_4_1,
       bank_addr_matchs_4_0}) | io_readline_valid;
  wire [63:0]      bank_result_0_4_0_raw_data =
    _data_banks_0_4_io_r_data_0[63:0] ^ pseudo_data_toggle_mask_4;
  reg              ecc_data_delayed_REG_16;
  reg  [71:0]      ecc_data_delayed_16;
  wire             read_bank_error_delayed_0_4_0 =
    ^ecc_data_delayed_16 | ~(^ecc_data_delayed_16)
    & (|{^{ecc_data_delayed_16[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_16[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_16[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_16[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_16[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_16[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_16[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_4_1_raw_data =
    _data_banks_0_4_io_r_data_1[63:0] ^ pseudo_data_toggle_mask_4;
  reg              ecc_data_delayed_REG_17;
  reg  [71:0]      ecc_data_delayed_17;
  wire             read_bank_error_delayed_0_4_1 =
    ^ecc_data_delayed_17 | ~(^ecc_data_delayed_17)
    & (|{^{ecc_data_delayed_17[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_17[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_17[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_17[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_17[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_17[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_17[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_4_2_raw_data =
    _data_banks_0_4_io_r_data_2[63:0] ^ pseudo_data_toggle_mask_4;
  reg              ecc_data_delayed_REG_18;
  reg  [71:0]      ecc_data_delayed_18;
  wire             read_bank_error_delayed_0_4_2 =
    ^ecc_data_delayed_18 | ~(^ecc_data_delayed_18)
    & (|{^{ecc_data_delayed_18[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_18[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_18[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_18[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_18[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_18[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_18[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_4_3_raw_data =
    _data_banks_0_4_io_r_data_3[63:0] ^ pseudo_data_toggle_mask_4;
  reg              ecc_data_delayed_REG_19;
  reg  [71:0]      ecc_data_delayed_19;
  wire             read_bank_error_delayed_0_4_3 =
    ^ecc_data_delayed_19 | ~(^ecc_data_delayed_19)
    & (|{^{ecc_data_delayed_19[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_19[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_19[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_19[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_19[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_19[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_19[64:0] & 65'h1AB55555556AAAD5B)});
  wire             bank_addr_matchs_5_0 =
    io_read_0_valid
    & (io_read_0_bits_addr[5:3] == 3'h5 | bank_addrs_0_1 == 3'h5 & io_is128Req_0)
    & ~rr_bank_conflict_oldest_0;
  wire             bank_addr_matchs_5_1 =
    io_read_1_valid
    & (io_read_1_bits_addr[5:3] == 3'h5 | bank_addrs_1_1 == 3'h5 & io_is128Req_1)
    & ~rr_bank_conflict_oldest_1;
  wire             read_enable_5 =
    (|{io_read_2_valid
         & (io_read_2_bits_addr[5:3] == 3'h5 | bank_addrs_2_1 == 3'h5 & io_is128Req_2)
         & ~rr_bank_conflict_oldest_2,
       bank_addr_matchs_5_1,
       bank_addr_matchs_5_0}) | io_readline_valid;
  wire [63:0]      bank_result_0_5_0_raw_data =
    _data_banks_0_5_io_r_data_0[63:0] ^ pseudo_data_toggle_mask_5;
  reg              ecc_data_delayed_REG_20;
  reg  [71:0]      ecc_data_delayed_20;
  wire             read_bank_error_delayed_0_5_0 =
    ^ecc_data_delayed_20 | ~(^ecc_data_delayed_20)
    & (|{^{ecc_data_delayed_20[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_20[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_20[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_20[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_20[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_20[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_20[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_5_1_raw_data =
    _data_banks_0_5_io_r_data_1[63:0] ^ pseudo_data_toggle_mask_5;
  reg              ecc_data_delayed_REG_21;
  reg  [71:0]      ecc_data_delayed_21;
  wire             read_bank_error_delayed_0_5_1 =
    ^ecc_data_delayed_21 | ~(^ecc_data_delayed_21)
    & (|{^{ecc_data_delayed_21[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_21[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_21[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_21[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_21[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_21[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_21[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_5_2_raw_data =
    _data_banks_0_5_io_r_data_2[63:0] ^ pseudo_data_toggle_mask_5;
  reg              ecc_data_delayed_REG_22;
  reg  [71:0]      ecc_data_delayed_22;
  wire             read_bank_error_delayed_0_5_2 =
    ^ecc_data_delayed_22 | ~(^ecc_data_delayed_22)
    & (|{^{ecc_data_delayed_22[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_22[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_22[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_22[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_22[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_22[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_22[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_5_3_raw_data =
    _data_banks_0_5_io_r_data_3[63:0] ^ pseudo_data_toggle_mask_5;
  reg              ecc_data_delayed_REG_23;
  reg  [71:0]      ecc_data_delayed_23;
  wire             read_bank_error_delayed_0_5_3 =
    ^ecc_data_delayed_23 | ~(^ecc_data_delayed_23)
    & (|{^{ecc_data_delayed_23[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_23[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_23[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_23[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_23[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_23[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_23[64:0] & 65'h1AB55555556AAAD5B)});
  wire             bank_addr_matchs_6_0 =
    io_read_0_valid
    & (io_read_0_bits_addr[5:3] == 3'h6 | bank_addrs_0_1 == 3'h6 & io_is128Req_0)
    & ~rr_bank_conflict_oldest_0;
  wire             bank_addr_matchs_6_1 =
    io_read_1_valid
    & (io_read_1_bits_addr[5:3] == 3'h6 | bank_addrs_1_1 == 3'h6 & io_is128Req_1)
    & ~rr_bank_conflict_oldest_1;
  wire             read_enable_6 =
    (|{io_read_2_valid
         & (io_read_2_bits_addr[5:3] == 3'h6 | bank_addrs_2_1 == 3'h6 & io_is128Req_2)
         & ~rr_bank_conflict_oldest_2,
       bank_addr_matchs_6_1,
       bank_addr_matchs_6_0}) | io_readline_valid;
  wire [63:0]      bank_result_0_6_0_raw_data =
    _data_banks_0_6_io_r_data_0[63:0] ^ pseudo_data_toggle_mask_6;
  reg              ecc_data_delayed_REG_24;
  reg  [71:0]      ecc_data_delayed_24;
  wire             read_bank_error_delayed_0_6_0 =
    ^ecc_data_delayed_24 | ~(^ecc_data_delayed_24)
    & (|{^{ecc_data_delayed_24[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_24[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_24[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_24[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_24[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_24[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_24[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_6_1_raw_data =
    _data_banks_0_6_io_r_data_1[63:0] ^ pseudo_data_toggle_mask_6;
  reg              ecc_data_delayed_REG_25;
  reg  [71:0]      ecc_data_delayed_25;
  wire             read_bank_error_delayed_0_6_1 =
    ^ecc_data_delayed_25 | ~(^ecc_data_delayed_25)
    & (|{^{ecc_data_delayed_25[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_25[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_25[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_25[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_25[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_25[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_25[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_6_2_raw_data =
    _data_banks_0_6_io_r_data_2[63:0] ^ pseudo_data_toggle_mask_6;
  reg              ecc_data_delayed_REG_26;
  reg  [71:0]      ecc_data_delayed_26;
  wire             read_bank_error_delayed_0_6_2 =
    ^ecc_data_delayed_26 | ~(^ecc_data_delayed_26)
    & (|{^{ecc_data_delayed_26[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_26[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_26[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_26[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_26[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_26[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_26[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_6_3_raw_data =
    _data_banks_0_6_io_r_data_3[63:0] ^ pseudo_data_toggle_mask_6;
  reg              ecc_data_delayed_REG_27;
  reg  [71:0]      ecc_data_delayed_27;
  wire             read_bank_error_delayed_0_6_3 =
    ^ecc_data_delayed_27 | ~(^ecc_data_delayed_27)
    & (|{^{ecc_data_delayed_27[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_27[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_27[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_27[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_27[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_27[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_27[64:0] & 65'h1AB55555556AAAD5B)});
  wire             bank_addr_matchs_7_0 =
    io_read_0_valid & ((&(io_read_0_bits_addr[5:3])) | (&bank_addrs_0_1) & io_is128Req_0)
    & ~rr_bank_conflict_oldest_0;
  wire             bank_addr_matchs_7_1 =
    io_read_1_valid & ((&(io_read_1_bits_addr[5:3])) | (&bank_addrs_1_1) & io_is128Req_1)
    & ~rr_bank_conflict_oldest_1;
  wire             read_enable_7 =
    (|{io_read_2_valid
         & ((&(io_read_2_bits_addr[5:3])) | (&bank_addrs_2_1) & io_is128Req_2)
         & ~rr_bank_conflict_oldest_2,
       bank_addr_matchs_7_1,
       bank_addr_matchs_7_0}) | io_readline_valid;
  wire [63:0]      bank_result_0_7_0_raw_data =
    _data_banks_0_7_io_r_data_0[63:0] ^ pseudo_data_toggle_mask_7;
  reg              ecc_data_delayed_REG_28;
  reg  [71:0]      ecc_data_delayed_28;
  wire             read_bank_error_delayed_0_7_0 =
    ^ecc_data_delayed_28 | ~(^ecc_data_delayed_28)
    & (|{^{ecc_data_delayed_28[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_28[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_28[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_28[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_28[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_28[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_28[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_7_1_raw_data =
    _data_banks_0_7_io_r_data_1[63:0] ^ pseudo_data_toggle_mask_7;
  reg              ecc_data_delayed_REG_29;
  reg  [71:0]      ecc_data_delayed_29;
  wire             read_bank_error_delayed_0_7_1 =
    ^ecc_data_delayed_29 | ~(^ecc_data_delayed_29)
    & (|{^{ecc_data_delayed_29[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_29[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_29[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_29[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_29[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_29[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_29[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_7_2_raw_data =
    _data_banks_0_7_io_r_data_2[63:0] ^ pseudo_data_toggle_mask_7;
  reg              ecc_data_delayed_REG_30;
  reg  [71:0]      ecc_data_delayed_30;
  wire             read_bank_error_delayed_0_7_2 =
    ^ecc_data_delayed_30 | ~(^ecc_data_delayed_30)
    & (|{^{ecc_data_delayed_30[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_30[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_30[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_30[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_30[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_30[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_30[64:0] & 65'h1AB55555556AAAD5B)});
  wire [63:0]      bank_result_0_7_3_raw_data =
    _data_banks_0_7_io_r_data_3[63:0] ^ pseudo_data_toggle_mask_7;
  reg              ecc_data_delayed_REG_31;
  reg  [71:0]      ecc_data_delayed_31;
  wire             read_bank_error_delayed_0_7_3 =
    ^ecc_data_delayed_31 | ~(^ecc_data_delayed_31)
    & (|{^{ecc_data_delayed_31[70:57] & 14'h207F, 57'h0},
         ^{ecc_data_delayed_31[69:26] & 44'h8007FFFFFFF, 26'h0},
         ^{ecc_data_delayed_31[68:11] & 58'h2003FFFC0007FFF, 11'h0},
         ^{ecc_data_delayed_31[67:4] & 64'h801FE01FE03FC07F, 4'h0},
         ^{ecc_data_delayed_31[66:1] & 66'h278F0F0F0F1E1E3C7, 1'h0},
         ^(ecc_data_delayed_31[65:0] & 66'h2CD9999999B33366D),
         ^(ecc_data_delayed_31[64:0] & 65'h1AB55555556AAAD5B)});
  reg              r_read_fire;
  reg  [2:0]       r_bank_addr_0;
  reg  [2:0]       r_bank_addr_1;
  reg  [1:0]       r_way_addr;
  reg              rr_read_fire;
  reg  [2:0]       rr_bank_addr_r_0;
  reg  [2:0]       rr_bank_addr_r_1;
  reg  [2:0]       rr_bank_addr_0;
  reg  [2:0]       rr_bank_addr_1;
  reg  [1:0]       rr_way_addr_r;
  reg  [1:0]       rr_way_addr;
  wire [7:0][63:0] _GEN =
    {{bank_result_0_7_0_raw_data},
     {bank_result_0_6_0_raw_data},
     {bank_result_0_5_0_raw_data},
     {bank_result_0_4_0_raw_data},
     {bank_result_0_3_0_raw_data},
     {bank_result_0_2_0_raw_data},
     {bank_result_0_1_0_raw_data},
     {bank_result_0_0_0_raw_data}};
  wire [7:0][63:0] _GEN_0 =
    {{bank_result_0_7_1_raw_data},
     {bank_result_0_6_1_raw_data},
     {bank_result_0_5_1_raw_data},
     {bank_result_0_4_1_raw_data},
     {bank_result_0_3_1_raw_data},
     {bank_result_0_2_1_raw_data},
     {bank_result_0_1_1_raw_data},
     {bank_result_0_0_1_raw_data}};
  wire [7:0][63:0] _GEN_1 =
    {{bank_result_0_7_2_raw_data},
     {bank_result_0_6_2_raw_data},
     {bank_result_0_5_2_raw_data},
     {bank_result_0_4_2_raw_data},
     {bank_result_0_3_2_raw_data},
     {bank_result_0_2_2_raw_data},
     {bank_result_0_1_2_raw_data},
     {bank_result_0_0_2_raw_data}};
  wire [7:0][63:0] _GEN_2 =
    {{bank_result_0_7_3_raw_data},
     {bank_result_0_6_3_raw_data},
     {bank_result_0_5_3_raw_data},
     {bank_result_0_4_3_raw_data},
     {bank_result_0_3_3_raw_data},
     {bank_result_0_2_3_raw_data},
     {bank_result_0_1_3_raw_data},
     {bank_result_0_0_3_raw_data}};
  wire [3:0][63:0] _GEN_3 =
    {{_GEN_2[r_bank_addr_0]},
     {_GEN_1[r_bank_addr_0]},
     {_GEN_0[r_bank_addr_0]},
     {_GEN[r_bank_addr_0]}};
  wire [7:0]       _GEN_4 =
    {{read_bank_error_delayed_0_7_0},
     {read_bank_error_delayed_0_6_0},
     {read_bank_error_delayed_0_5_0},
     {read_bank_error_delayed_0_4_0},
     {read_bank_error_delayed_0_3_0},
     {read_bank_error_delayed_0_2_0},
     {read_bank_error_delayed_0_1_0},
     {read_bank_error_delayed_0_0_0}};
  wire [7:0]       _GEN_5 =
    {{read_bank_error_delayed_0_7_1},
     {read_bank_error_delayed_0_6_1},
     {read_bank_error_delayed_0_5_1},
     {read_bank_error_delayed_0_4_1},
     {read_bank_error_delayed_0_3_1},
     {read_bank_error_delayed_0_2_1},
     {read_bank_error_delayed_0_1_1},
     {read_bank_error_delayed_0_0_1}};
  wire [7:0]       _GEN_6 =
    {{read_bank_error_delayed_0_7_2},
     {read_bank_error_delayed_0_6_2},
     {read_bank_error_delayed_0_5_2},
     {read_bank_error_delayed_0_4_2},
     {read_bank_error_delayed_0_3_2},
     {read_bank_error_delayed_0_2_2},
     {read_bank_error_delayed_0_1_2},
     {read_bank_error_delayed_0_0_2}};
  wire [7:0]       _GEN_7 =
    {{read_bank_error_delayed_0_7_3},
     {read_bank_error_delayed_0_6_3},
     {read_bank_error_delayed_0_5_3},
     {read_bank_error_delayed_0_4_3},
     {read_bank_error_delayed_0_3_3},
     {read_bank_error_delayed_0_2_3},
     {read_bank_error_delayed_0_1_3},
     {read_bank_error_delayed_0_0_3}};
  wire [3:0]       _GEN_8 =
    {{_GEN_7[rr_bank_addr_0]},
     {_GEN_6[rr_bank_addr_0]},
     {_GEN_5[rr_bank_addr_0]},
     {_GEN_4[rr_bank_addr_0]}};
  reg              io_read_error_delayed_0_0_REG;
  wire [3:0][63:0] _GEN_9 =
    {{_GEN_2[r_bank_addr_1]},
     {_GEN_1[r_bank_addr_1]},
     {_GEN_0[r_bank_addr_1]},
     {_GEN[r_bank_addr_1]}};
  wire [3:0]       _GEN_10 =
    {{_GEN_7[rr_bank_addr_1]},
     {_GEN_6[rr_bank_addr_1]},
     {_GEN_5[rr_bank_addr_1]},
     {_GEN_4[rr_bank_addr_1]}};
  reg              io_read_error_delayed_0_1_REG;
  reg              r_read_fire_1;
  reg  [2:0]       r_bank_addr_1_0;
  reg  [2:0]       r_bank_addr_1_1;
  reg  [1:0]       r_way_addr_1;
  reg              rr_read_fire_1;
  reg  [2:0]       rr_bank_addr_r_1_0;
  reg  [2:0]       rr_bank_addr_r_1_1;
  reg  [2:0]       rr_bank_addr_1_0;
  reg  [2:0]       rr_bank_addr_1_1;
  reg  [1:0]       rr_way_addr_r_1;
  reg  [1:0]       rr_way_addr_1;
  wire [3:0][63:0] _GEN_11 =
    {{_GEN_2[r_bank_addr_1_0]},
     {_GEN_1[r_bank_addr_1_0]},
     {_GEN_0[r_bank_addr_1_0]},
     {_GEN[r_bank_addr_1_0]}};
  wire [3:0]       _GEN_12 =
    {{_GEN_7[rr_bank_addr_1_0]},
     {_GEN_6[rr_bank_addr_1_0]},
     {_GEN_5[rr_bank_addr_1_0]},
     {_GEN_4[rr_bank_addr_1_0]}};
  reg              io_read_error_delayed_1_0_REG;
  wire [3:0][63:0] _GEN_13 =
    {{_GEN_2[r_bank_addr_1_1]},
     {_GEN_1[r_bank_addr_1_1]},
     {_GEN_0[r_bank_addr_1_1]},
     {_GEN[r_bank_addr_1_1]}};
  wire [3:0]       _GEN_14 =
    {{_GEN_7[rr_bank_addr_1_1]},
     {_GEN_6[rr_bank_addr_1_1]},
     {_GEN_5[rr_bank_addr_1_1]},
     {_GEN_4[rr_bank_addr_1_1]}};
  reg              io_read_error_delayed_1_1_REG;
  reg              r_read_fire_2;
  reg  [2:0]       r_bank_addr_2_0;
  reg  [2:0]       r_bank_addr_2_1;
  reg  [1:0]       r_way_addr_2;
  reg              rr_read_fire_2;
  reg  [2:0]       rr_bank_addr_r_2_0;
  reg  [2:0]       rr_bank_addr_r_2_1;
  reg  [2:0]       rr_bank_addr_2_0;
  reg  [2:0]       rr_bank_addr_2_1;
  reg  [1:0]       rr_way_addr_r_2;
  reg  [1:0]       rr_way_addr_2;
  wire [3:0][63:0] _GEN_15 =
    {{_GEN_2[r_bank_addr_2_0]},
     {_GEN_1[r_bank_addr_2_0]},
     {_GEN_0[r_bank_addr_2_0]},
     {_GEN[r_bank_addr_2_0]}};
  wire [3:0]       _GEN_16 =
    {{_GEN_7[rr_bank_addr_2_0]},
     {_GEN_6[rr_bank_addr_2_0]},
     {_GEN_5[rr_bank_addr_2_0]},
     {_GEN_4[rr_bank_addr_2_0]}};
  reg              io_read_error_delayed_2_0_REG;
  wire [3:0][63:0] _GEN_17 =
    {{_GEN_2[r_bank_addr_2_1]},
     {_GEN_1[r_bank_addr_2_1]},
     {_GEN_0[r_bank_addr_2_1]},
     {_GEN[r_bank_addr_2_1]}};
  wire [3:0]       _GEN_18 =
    {{_GEN_7[rr_bank_addr_2_1]},
     {_GEN_6[rr_bank_addr_2_1]},
     {_GEN_5[rr_bank_addr_2_1]},
     {_GEN_4[rr_bank_addr_2_1]}};
  reg              io_read_error_delayed_2_1_REG;
  reg  [1:0]       readline_r_way_addr;
  reg              readline_rr_way_addr_REG;
  reg  [1:0]       readline_rr_way_addr;
  wire [3:0][63:0] _GEN_19 =
    {{bank_result_0_0_3_raw_data},
     {bank_result_0_0_2_raw_data},
     {bank_result_0_0_1_raw_data},
     {bank_result_0_0_0_raw_data}};
  wire [3:0]       _GEN_20 =
    {{read_bank_error_delayed_0_0_3},
     {read_bank_error_delayed_0_0_2},
     {read_bank_error_delayed_0_0_1},
     {read_bank_error_delayed_0_0_0}};
  wire [3:0][63:0] _GEN_21 =
    {{bank_result_0_1_3_raw_data},
     {bank_result_0_1_2_raw_data},
     {bank_result_0_1_1_raw_data},
     {bank_result_0_1_0_raw_data}};
  wire [3:0]       _GEN_22 =
    {{read_bank_error_delayed_0_1_3},
     {read_bank_error_delayed_0_1_2},
     {read_bank_error_delayed_0_1_1},
     {read_bank_error_delayed_0_1_0}};
  wire [3:0][63:0] _GEN_23 =
    {{bank_result_0_2_3_raw_data},
     {bank_result_0_2_2_raw_data},
     {bank_result_0_2_1_raw_data},
     {bank_result_0_2_0_raw_data}};
  wire [3:0]       _GEN_24 =
    {{read_bank_error_delayed_0_2_3},
     {read_bank_error_delayed_0_2_2},
     {read_bank_error_delayed_0_2_1},
     {read_bank_error_delayed_0_2_0}};
  wire [3:0][63:0] _GEN_25 =
    {{bank_result_0_3_3_raw_data},
     {bank_result_0_3_2_raw_data},
     {bank_result_0_3_1_raw_data},
     {bank_result_0_3_0_raw_data}};
  wire [3:0]       _GEN_26 =
    {{read_bank_error_delayed_0_3_3},
     {read_bank_error_delayed_0_3_2},
     {read_bank_error_delayed_0_3_1},
     {read_bank_error_delayed_0_3_0}};
  wire [3:0][63:0] _GEN_27 =
    {{bank_result_0_4_3_raw_data},
     {bank_result_0_4_2_raw_data},
     {bank_result_0_4_1_raw_data},
     {bank_result_0_4_0_raw_data}};
  wire [3:0]       _GEN_28 =
    {{read_bank_error_delayed_0_4_3},
     {read_bank_error_delayed_0_4_2},
     {read_bank_error_delayed_0_4_1},
     {read_bank_error_delayed_0_4_0}};
  wire [3:0][63:0] _GEN_29 =
    {{bank_result_0_5_3_raw_data},
     {bank_result_0_5_2_raw_data},
     {bank_result_0_5_1_raw_data},
     {bank_result_0_5_0_raw_data}};
  wire [3:0]       _GEN_30 =
    {{read_bank_error_delayed_0_5_3},
     {read_bank_error_delayed_0_5_2},
     {read_bank_error_delayed_0_5_1},
     {read_bank_error_delayed_0_5_0}};
  wire [3:0][63:0] _GEN_31 =
    {{bank_result_0_6_3_raw_data},
     {bank_result_0_6_2_raw_data},
     {bank_result_0_6_1_raw_data},
     {bank_result_0_6_0_raw_data}};
  wire [3:0]       _GEN_32 =
    {{read_bank_error_delayed_0_6_3},
     {read_bank_error_delayed_0_6_2},
     {read_bank_error_delayed_0_6_1},
     {read_bank_error_delayed_0_6_0}};
  wire [3:0][63:0] _GEN_33 =
    {{bank_result_0_7_3_raw_data},
     {bank_result_0_7_2_raw_data},
     {bank_result_0_7_1_raw_data},
     {bank_result_0_7_0_raw_data}};
  wire [3:0]       _GEN_34 =
    {{read_bank_error_delayed_0_7_3},
     {read_bank_error_delayed_0_7_2},
     {read_bank_error_delayed_0_7_1},
     {read_bank_error_delayed_0_7_0}};
  reg              io_readline_error_delayed_REG;
  reg              io_readline_error_delayed_REG_1;
  reg              wen_reg_REG;
  reg  [7:0]       write_ecc_reg;
  reg              wen_reg_REG_1;
  reg  [7:0]       write_ecc_reg_1;
  reg              wen_reg_REG_2;
  reg  [7:0]       write_ecc_reg_2;
  reg              wen_reg_REG_3;
  reg  [7:0]       write_ecc_reg_3;
  reg              wen_reg_REG_4;
  reg  [7:0]       write_ecc_reg_4;
  reg              wen_reg_REG_5;
  reg  [7:0]       write_ecc_reg_5;
  reg              wen_reg_REG_6;
  reg  [7:0]       write_ecc_reg_6;
  reg              wen_reg_REG_7;
  reg  [7:0]       write_ecc_reg_7;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T =
    io_write_bits_data_0 & 64'hAB55555556AAAD5B;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_3 =
    io_write_bits_data_0 & 64'hCD9999999B33366D;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_6 =
    io_write_bits_data_0 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_9 =
    io_write_bits_data_0 & 64'h1FE01FE03FC07F0;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_12 =
    io_write_bits_data_0 & 64'h1FFFE0003FFF800;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_15 =
    io_write_bits_data_0 & 64'h1FFFFFFFC000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_18 =
    io_write_bits_data_0 & 64'hFE00000000000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_21 =
    io_write_bits_data_1 & 64'hAB55555556AAAD5B;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_24 =
    io_write_bits_data_1 & 64'hCD9999999B33366D;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_27 =
    io_write_bits_data_1 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_30 =
    io_write_bits_data_1 & 64'h1FE01FE03FC07F0;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_33 =
    io_write_bits_data_1 & 64'h1FFFE0003FFF800;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_36 =
    io_write_bits_data_1 & 64'h1FFFFFFFC000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_39 =
    io_write_bits_data_1 & 64'hFE00000000000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_42 =
    io_write_bits_data_2 & 64'hAB55555556AAAD5B;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_45 =
    io_write_bits_data_2 & 64'hCD9999999B33366D;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_48 =
    io_write_bits_data_2 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_51 =
    io_write_bits_data_2 & 64'h1FE01FE03FC07F0;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_54 =
    io_write_bits_data_2 & 64'h1FFFE0003FFF800;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_57 =
    io_write_bits_data_2 & 64'h1FFFFFFFC000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_60 =
    io_write_bits_data_2 & 64'hFE00000000000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_63 =
    io_write_bits_data_3 & 64'hAB55555556AAAD5B;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_66 =
    io_write_bits_data_3 & 64'hCD9999999B33366D;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_69 =
    io_write_bits_data_3 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_72 =
    io_write_bits_data_3 & 64'h1FE01FE03FC07F0;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_75 =
    io_write_bits_data_3 & 64'h1FFFE0003FFF800;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_78 =
    io_write_bits_data_3 & 64'h1FFFFFFFC000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_81 =
    io_write_bits_data_3 & 64'hFE00000000000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_84 =
    io_write_bits_data_4 & 64'hAB55555556AAAD5B;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_87 =
    io_write_bits_data_4 & 64'hCD9999999B33366D;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_90 =
    io_write_bits_data_4 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_93 =
    io_write_bits_data_4 & 64'h1FE01FE03FC07F0;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_96 =
    io_write_bits_data_4 & 64'h1FFFE0003FFF800;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_99 =
    io_write_bits_data_4 & 64'h1FFFFFFFC000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_102 =
    io_write_bits_data_4 & 64'hFE00000000000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_105 =
    io_write_bits_data_5 & 64'hAB55555556AAAD5B;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_108 =
    io_write_bits_data_5 & 64'hCD9999999B33366D;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_111 =
    io_write_bits_data_5 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_114 =
    io_write_bits_data_5 & 64'h1FE01FE03FC07F0;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_117 =
    io_write_bits_data_5 & 64'h1FFFE0003FFF800;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_120 =
    io_write_bits_data_5 & 64'h1FFFFFFFC000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_123 =
    io_write_bits_data_5 & 64'hFE00000000000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_126 =
    io_write_bits_data_6 & 64'hAB55555556AAAD5B;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_129 =
    io_write_bits_data_6 & 64'hCD9999999B33366D;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_132 =
    io_write_bits_data_6 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_135 =
    io_write_bits_data_6 & 64'h1FE01FE03FC07F0;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_138 =
    io_write_bits_data_6 & 64'h1FFFE0003FFF800;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_141 =
    io_write_bits_data_6 & 64'h1FFFFFFFC000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_144 =
    io_write_bits_data_6 & 64'hFE00000000000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_147 =
    io_write_bits_data_7 & 64'hAB55555556AAAD5B;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_150 =
    io_write_bits_data_7 & 64'hCD9999999B33366D;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_153 =
    io_write_bits_data_7 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_156 =
    io_write_bits_data_7 & 64'h1FE01FE03FC07F0;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_159 =
    io_write_bits_data_7 & 64'h1FFFE0003FFF800;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_162 =
    io_write_bits_data_7 & 64'h1FFFFFFFC000000;
  wire [63:0]      _write_ecc_reg_syndromeUInt_T_165 =
    io_write_bits_data_7 & 64'hFE00000000000000;
  wire             _rr_way_addr_T_4 = ~wr_bank_conflict_0 & io_read_0_valid;
  wire             _rr_way_addr_T_9 = ~wr_bank_conflict_1 & io_read_1_valid;
  wire             _rr_way_addr_T_14 = ~wr_bank_conflict_2 & io_read_2_valid;
  wire             _io_readline_error_delayed_T =
    ~_wrl_bank_conflict_T & io_readline_valid;
  wire [7:0]       _GEN_35 =
    {{io_pseudo_error_bits_7_valid},
     {io_pseudo_error_bits_6_valid},
     {io_pseudo_error_bits_5_valid},
     {io_pseudo_error_bits_4_valid},
     {io_pseudo_error_bits_3_valid},
     {io_pseudo_error_bits_2_valid},
     {io_pseudo_error_bits_1_valid},
     {io_pseudo_error_bits_0_valid}};
  always @(posedge clock) begin
    if (io_write_valid) begin
      write_bank_mask_reg <= io_write_bits_wmask;
      write_data_reg_0 <= io_write_bits_data_0;
      write_data_reg_1 <= io_write_bits_data_1;
      write_data_reg_2 <= io_write_bits_data_2;
      write_data_reg_3 <= io_write_bits_data_3;
      write_data_reg_4 <= io_write_bits_data_4;
      write_data_reg_5 <= io_write_bits_data_5;
      write_data_reg_6 <= io_write_bits_data_6;
      write_data_reg_7 <= io_write_bits_data_7;
      write_ecc_reg <=
        {^{^_write_ecc_reg_syndromeUInt_T_18,
           ^_write_ecc_reg_syndromeUInt_T_15,
           ^_write_ecc_reg_syndromeUInt_T_12,
           ^_write_ecc_reg_syndromeUInt_T_9,
           ^_write_ecc_reg_syndromeUInt_T_6,
           ^_write_ecc_reg_syndromeUInt_T_3,
           ^_write_ecc_reg_syndromeUInt_T,
           io_write_bits_data_0},
         ^_write_ecc_reg_syndromeUInt_T_18,
         ^_write_ecc_reg_syndromeUInt_T_15,
         ^_write_ecc_reg_syndromeUInt_T_12,
         ^_write_ecc_reg_syndromeUInt_T_9,
         ^_write_ecc_reg_syndromeUInt_T_6,
         ^_write_ecc_reg_syndromeUInt_T_3,
         ^_write_ecc_reg_syndromeUInt_T};
      write_ecc_reg_1 <=
        {^{^_write_ecc_reg_syndromeUInt_T_39,
           ^_write_ecc_reg_syndromeUInt_T_36,
           ^_write_ecc_reg_syndromeUInt_T_33,
           ^_write_ecc_reg_syndromeUInt_T_30,
           ^_write_ecc_reg_syndromeUInt_T_27,
           ^_write_ecc_reg_syndromeUInt_T_24,
           ^_write_ecc_reg_syndromeUInt_T_21,
           io_write_bits_data_1},
         ^_write_ecc_reg_syndromeUInt_T_39,
         ^_write_ecc_reg_syndromeUInt_T_36,
         ^_write_ecc_reg_syndromeUInt_T_33,
         ^_write_ecc_reg_syndromeUInt_T_30,
         ^_write_ecc_reg_syndromeUInt_T_27,
         ^_write_ecc_reg_syndromeUInt_T_24,
         ^_write_ecc_reg_syndromeUInt_T_21};
      write_ecc_reg_2 <=
        {^{^_write_ecc_reg_syndromeUInt_T_60,
           ^_write_ecc_reg_syndromeUInt_T_57,
           ^_write_ecc_reg_syndromeUInt_T_54,
           ^_write_ecc_reg_syndromeUInt_T_51,
           ^_write_ecc_reg_syndromeUInt_T_48,
           ^_write_ecc_reg_syndromeUInt_T_45,
           ^_write_ecc_reg_syndromeUInt_T_42,
           io_write_bits_data_2},
         ^_write_ecc_reg_syndromeUInt_T_60,
         ^_write_ecc_reg_syndromeUInt_T_57,
         ^_write_ecc_reg_syndromeUInt_T_54,
         ^_write_ecc_reg_syndromeUInt_T_51,
         ^_write_ecc_reg_syndromeUInt_T_48,
         ^_write_ecc_reg_syndromeUInt_T_45,
         ^_write_ecc_reg_syndromeUInt_T_42};
      write_ecc_reg_3 <=
        {^{^_write_ecc_reg_syndromeUInt_T_81,
           ^_write_ecc_reg_syndromeUInt_T_78,
           ^_write_ecc_reg_syndromeUInt_T_75,
           ^_write_ecc_reg_syndromeUInt_T_72,
           ^_write_ecc_reg_syndromeUInt_T_69,
           ^_write_ecc_reg_syndromeUInt_T_66,
           ^_write_ecc_reg_syndromeUInt_T_63,
           io_write_bits_data_3},
         ^_write_ecc_reg_syndromeUInt_T_81,
         ^_write_ecc_reg_syndromeUInt_T_78,
         ^_write_ecc_reg_syndromeUInt_T_75,
         ^_write_ecc_reg_syndromeUInt_T_72,
         ^_write_ecc_reg_syndromeUInt_T_69,
         ^_write_ecc_reg_syndromeUInt_T_66,
         ^_write_ecc_reg_syndromeUInt_T_63};
      write_ecc_reg_4 <=
        {^{^_write_ecc_reg_syndromeUInt_T_102,
           ^_write_ecc_reg_syndromeUInt_T_99,
           ^_write_ecc_reg_syndromeUInt_T_96,
           ^_write_ecc_reg_syndromeUInt_T_93,
           ^_write_ecc_reg_syndromeUInt_T_90,
           ^_write_ecc_reg_syndromeUInt_T_87,
           ^_write_ecc_reg_syndromeUInt_T_84,
           io_write_bits_data_4},
         ^_write_ecc_reg_syndromeUInt_T_102,
         ^_write_ecc_reg_syndromeUInt_T_99,
         ^_write_ecc_reg_syndromeUInt_T_96,
         ^_write_ecc_reg_syndromeUInt_T_93,
         ^_write_ecc_reg_syndromeUInt_T_90,
         ^_write_ecc_reg_syndromeUInt_T_87,
         ^_write_ecc_reg_syndromeUInt_T_84};
      write_ecc_reg_5 <=
        {^{^_write_ecc_reg_syndromeUInt_T_123,
           ^_write_ecc_reg_syndromeUInt_T_120,
           ^_write_ecc_reg_syndromeUInt_T_117,
           ^_write_ecc_reg_syndromeUInt_T_114,
           ^_write_ecc_reg_syndromeUInt_T_111,
           ^_write_ecc_reg_syndromeUInt_T_108,
           ^_write_ecc_reg_syndromeUInt_T_105,
           io_write_bits_data_5},
         ^_write_ecc_reg_syndromeUInt_T_123,
         ^_write_ecc_reg_syndromeUInt_T_120,
         ^_write_ecc_reg_syndromeUInt_T_117,
         ^_write_ecc_reg_syndromeUInt_T_114,
         ^_write_ecc_reg_syndromeUInt_T_111,
         ^_write_ecc_reg_syndromeUInt_T_108,
         ^_write_ecc_reg_syndromeUInt_T_105};
      write_ecc_reg_6 <=
        {^{^_write_ecc_reg_syndromeUInt_T_144,
           ^_write_ecc_reg_syndromeUInt_T_141,
           ^_write_ecc_reg_syndromeUInt_T_138,
           ^_write_ecc_reg_syndromeUInt_T_135,
           ^_write_ecc_reg_syndromeUInt_T_132,
           ^_write_ecc_reg_syndromeUInt_T_129,
           ^_write_ecc_reg_syndromeUInt_T_126,
           io_write_bits_data_6},
         ^_write_ecc_reg_syndromeUInt_T_144,
         ^_write_ecc_reg_syndromeUInt_T_141,
         ^_write_ecc_reg_syndromeUInt_T_138,
         ^_write_ecc_reg_syndromeUInt_T_135,
         ^_write_ecc_reg_syndromeUInt_T_132,
         ^_write_ecc_reg_syndromeUInt_T_129,
         ^_write_ecc_reg_syndromeUInt_T_126};
      write_ecc_reg_7 <=
        {^{^_write_ecc_reg_syndromeUInt_T_165,
           ^_write_ecc_reg_syndromeUInt_T_162,
           ^_write_ecc_reg_syndromeUInt_T_159,
           ^_write_ecc_reg_syndromeUInt_T_156,
           ^_write_ecc_reg_syndromeUInt_T_153,
           ^_write_ecc_reg_syndromeUInt_T_150,
           ^_write_ecc_reg_syndromeUInt_T_147,
           io_write_bits_data_7},
         ^_write_ecc_reg_syndromeUInt_T_165,
         ^_write_ecc_reg_syndromeUInt_T_162,
         ^_write_ecc_reg_syndromeUInt_T_159,
         ^_write_ecc_reg_syndromeUInt_T_156,
         ^_write_ecc_reg_syndromeUInt_T_153,
         ^_write_ecc_reg_syndromeUInt_T_150,
         ^_write_ecc_reg_syndromeUInt_T_147};
    end
    write_valid_reg <= io_write_valid;
    write_valid_dup_reg_0 <= io_write_dup_0_valid;
    write_valid_dup_reg_1 <= io_write_dup_1_valid;
    write_valid_dup_reg_2 <= io_write_dup_2_valid;
    write_valid_dup_reg_3 <= io_write_dup_3_valid;
    write_valid_dup_reg_4 <= io_write_dup_4_valid;
    write_valid_dup_reg_5 <= io_write_dup_5_valid;
    write_valid_dup_reg_6 <= io_write_dup_6_valid;
    write_valid_dup_reg_7 <= io_write_dup_7_valid;
    if (io_write_dup_0_valid) begin
      write_wayen_dup_reg_0 <= io_write_dup_0_bits_way_en;
      write_set_addr_dup_reg_0 <= io_write_dup_0_bits_addr[13:6];
    end
    if (io_write_dup_1_valid) begin
      write_wayen_dup_reg_1 <= io_write_dup_1_bits_way_en;
      write_set_addr_dup_reg_1 <= io_write_dup_1_bits_addr[13:6];
    end
    if (io_write_dup_2_valid) begin
      write_wayen_dup_reg_2 <= io_write_dup_2_bits_way_en;
      write_set_addr_dup_reg_2 <= io_write_dup_2_bits_addr[13:6];
    end
    if (io_write_dup_3_valid) begin
      write_wayen_dup_reg_3 <= io_write_dup_3_bits_way_en;
      write_set_addr_dup_reg_3 <= io_write_dup_3_bits_addr[13:6];
    end
    if (io_write_dup_4_valid) begin
      write_wayen_dup_reg_4 <= io_write_dup_4_bits_way_en;
      write_set_addr_dup_reg_4 <= io_write_dup_4_bits_addr[13:6];
    end
    if (io_write_dup_5_valid) begin
      write_wayen_dup_reg_5 <= io_write_dup_5_bits_way_en;
      write_set_addr_dup_reg_5 <= io_write_dup_5_bits_addr[13:6];
    end
    if (io_write_dup_6_valid) begin
      write_wayen_dup_reg_6 <= io_write_dup_6_bits_way_en;
      write_set_addr_dup_reg_6 <= io_write_dup_6_bits_addr[13:6];
    end
    if (io_write_dup_7_valid) begin
      write_wayen_dup_reg_7 <= io_write_dup_7_bits_way_en;
      write_set_addr_dup_reg_7 <= io_write_dup_7_bits_addr[13:6];
    end
    real_other_bank_conflict_reg <=
      wr_bank_conflict_0 | io_read_0_valid & io_readline_valid;
    real_rr_bank_conflict_reg <= rr_bank_conflict_oldest_0;
    real_other_bank_conflict_reg_1 <=
      wr_bank_conflict_1 | io_read_1_valid & io_readline_valid;
    real_rr_bank_conflict_reg_1 <= rr_bank_conflict_oldest_1;
    real_other_bank_conflict_reg_2 <=
      wr_bank_conflict_2 | io_read_2_valid & io_readline_valid;
    real_rr_bank_conflict_reg_2 <= rr_bank_conflict_oldest_2;
    io_pseudo_error_ready_REG <=
      _io_readline_error_delayed_T
      & (|(io_readline_bits_rmask
           & {io_pseudo_error_bits_7_valid,
              io_pseudo_error_bits_6_valid,
              io_pseudo_error_bits_5_valid,
              io_pseudo_error_bits_4_valid,
              io_pseudo_error_bits_3_valid,
              io_pseudo_error_bits_2_valid,
              io_pseudo_error_bits_1_valid,
              io_pseudo_error_bits_0_valid})) | _rr_way_addr_T_4
      & (_GEN_35[io_read_0_bits_addr[5:3]] | _GEN_35[bank_addrs_0_1] & io_is128Req_0)
      & ~io_bank_conflict_slow_0_0 | _rr_way_addr_T_9
      & (_GEN_35[io_read_1_bits_addr[5:3]] | _GEN_35[bank_addrs_1_1] & io_is128Req_1)
      & ~io_bank_conflict_slow_1_0 | _rr_way_addr_T_14
      & (_GEN_35[io_read_2_bits_addr[5:3]] | _GEN_35[bank_addrs_2_1] & io_is128Req_2)
      & ~io_bank_conflict_slow_2_0;
    ecc_data_delayed_REG <= read_enable;
    if (ecc_data_delayed_REG)
      ecc_data_delayed <=
        {_data_banks_0_0_io_r_data_0[71:64], bank_result_0_0_0_raw_data};
    ecc_data_delayed_REG_1 <= read_enable;
    if (ecc_data_delayed_REG_1)
      ecc_data_delayed_1 <=
        {_data_banks_0_0_io_r_data_1[71:64], bank_result_0_0_1_raw_data};
    ecc_data_delayed_REG_2 <= read_enable;
    if (ecc_data_delayed_REG_2)
      ecc_data_delayed_2 <=
        {_data_banks_0_0_io_r_data_2[71:64], bank_result_0_0_2_raw_data};
    ecc_data_delayed_REG_3 <= read_enable;
    if (ecc_data_delayed_REG_3)
      ecc_data_delayed_3 <=
        {_data_banks_0_0_io_r_data_3[71:64], bank_result_0_0_3_raw_data};
    ecc_data_delayed_REG_4 <= read_enable_1;
    if (ecc_data_delayed_REG_4)
      ecc_data_delayed_4 <=
        {_data_banks_0_1_io_r_data_0[71:64], bank_result_0_1_0_raw_data};
    ecc_data_delayed_REG_5 <= read_enable_1;
    if (ecc_data_delayed_REG_5)
      ecc_data_delayed_5 <=
        {_data_banks_0_1_io_r_data_1[71:64], bank_result_0_1_1_raw_data};
    ecc_data_delayed_REG_6 <= read_enable_1;
    if (ecc_data_delayed_REG_6)
      ecc_data_delayed_6 <=
        {_data_banks_0_1_io_r_data_2[71:64], bank_result_0_1_2_raw_data};
    ecc_data_delayed_REG_7 <= read_enable_1;
    if (ecc_data_delayed_REG_7)
      ecc_data_delayed_7 <=
        {_data_banks_0_1_io_r_data_3[71:64], bank_result_0_1_3_raw_data};
    ecc_data_delayed_REG_8 <= read_enable_2;
    if (ecc_data_delayed_REG_8)
      ecc_data_delayed_8 <=
        {_data_banks_0_2_io_r_data_0[71:64], bank_result_0_2_0_raw_data};
    ecc_data_delayed_REG_9 <= read_enable_2;
    if (ecc_data_delayed_REG_9)
      ecc_data_delayed_9 <=
        {_data_banks_0_2_io_r_data_1[71:64], bank_result_0_2_1_raw_data};
    ecc_data_delayed_REG_10 <= read_enable_2;
    if (ecc_data_delayed_REG_10)
      ecc_data_delayed_10 <=
        {_data_banks_0_2_io_r_data_2[71:64], bank_result_0_2_2_raw_data};
    ecc_data_delayed_REG_11 <= read_enable_2;
    if (ecc_data_delayed_REG_11)
      ecc_data_delayed_11 <=
        {_data_banks_0_2_io_r_data_3[71:64], bank_result_0_2_3_raw_data};
    ecc_data_delayed_REG_12 <= read_enable_3;
    if (ecc_data_delayed_REG_12)
      ecc_data_delayed_12 <=
        {_data_banks_0_3_io_r_data_0[71:64], bank_result_0_3_0_raw_data};
    ecc_data_delayed_REG_13 <= read_enable_3;
    if (ecc_data_delayed_REG_13)
      ecc_data_delayed_13 <=
        {_data_banks_0_3_io_r_data_1[71:64], bank_result_0_3_1_raw_data};
    ecc_data_delayed_REG_14 <= read_enable_3;
    if (ecc_data_delayed_REG_14)
      ecc_data_delayed_14 <=
        {_data_banks_0_3_io_r_data_2[71:64], bank_result_0_3_2_raw_data};
    ecc_data_delayed_REG_15 <= read_enable_3;
    if (ecc_data_delayed_REG_15)
      ecc_data_delayed_15 <=
        {_data_banks_0_3_io_r_data_3[71:64], bank_result_0_3_3_raw_data};
    ecc_data_delayed_REG_16 <= read_enable_4;
    if (ecc_data_delayed_REG_16)
      ecc_data_delayed_16 <=
        {_data_banks_0_4_io_r_data_0[71:64], bank_result_0_4_0_raw_data};
    ecc_data_delayed_REG_17 <= read_enable_4;
    if (ecc_data_delayed_REG_17)
      ecc_data_delayed_17 <=
        {_data_banks_0_4_io_r_data_1[71:64], bank_result_0_4_1_raw_data};
    ecc_data_delayed_REG_18 <= read_enable_4;
    if (ecc_data_delayed_REG_18)
      ecc_data_delayed_18 <=
        {_data_banks_0_4_io_r_data_2[71:64], bank_result_0_4_2_raw_data};
    ecc_data_delayed_REG_19 <= read_enable_4;
    if (ecc_data_delayed_REG_19)
      ecc_data_delayed_19 <=
        {_data_banks_0_4_io_r_data_3[71:64], bank_result_0_4_3_raw_data};
    ecc_data_delayed_REG_20 <= read_enable_5;
    if (ecc_data_delayed_REG_20)
      ecc_data_delayed_20 <=
        {_data_banks_0_5_io_r_data_0[71:64], bank_result_0_5_0_raw_data};
    ecc_data_delayed_REG_21 <= read_enable_5;
    if (ecc_data_delayed_REG_21)
      ecc_data_delayed_21 <=
        {_data_banks_0_5_io_r_data_1[71:64], bank_result_0_5_1_raw_data};
    ecc_data_delayed_REG_22 <= read_enable_5;
    if (ecc_data_delayed_REG_22)
      ecc_data_delayed_22 <=
        {_data_banks_0_5_io_r_data_2[71:64], bank_result_0_5_2_raw_data};
    ecc_data_delayed_REG_23 <= read_enable_5;
    if (ecc_data_delayed_REG_23)
      ecc_data_delayed_23 <=
        {_data_banks_0_5_io_r_data_3[71:64], bank_result_0_5_3_raw_data};
    ecc_data_delayed_REG_24 <= read_enable_6;
    if (ecc_data_delayed_REG_24)
      ecc_data_delayed_24 <=
        {_data_banks_0_6_io_r_data_0[71:64], bank_result_0_6_0_raw_data};
    ecc_data_delayed_REG_25 <= read_enable_6;
    if (ecc_data_delayed_REG_25)
      ecc_data_delayed_25 <=
        {_data_banks_0_6_io_r_data_1[71:64], bank_result_0_6_1_raw_data};
    ecc_data_delayed_REG_26 <= read_enable_6;
    if (ecc_data_delayed_REG_26)
      ecc_data_delayed_26 <=
        {_data_banks_0_6_io_r_data_2[71:64], bank_result_0_6_2_raw_data};
    ecc_data_delayed_REG_27 <= read_enable_6;
    if (ecc_data_delayed_REG_27)
      ecc_data_delayed_27 <=
        {_data_banks_0_6_io_r_data_3[71:64], bank_result_0_6_3_raw_data};
    ecc_data_delayed_REG_28 <= read_enable_7;
    if (ecc_data_delayed_REG_28)
      ecc_data_delayed_28 <=
        {_data_banks_0_7_io_r_data_0[71:64], bank_result_0_7_0_raw_data};
    ecc_data_delayed_REG_29 <= read_enable_7;
    if (ecc_data_delayed_REG_29)
      ecc_data_delayed_29 <=
        {_data_banks_0_7_io_r_data_1[71:64], bank_result_0_7_1_raw_data};
    ecc_data_delayed_REG_30 <= read_enable_7;
    if (ecc_data_delayed_REG_30)
      ecc_data_delayed_30 <=
        {_data_banks_0_7_io_r_data_2[71:64], bank_result_0_7_2_raw_data};
    ecc_data_delayed_REG_31 <= read_enable_7;
    if (ecc_data_delayed_REG_31)
      ecc_data_delayed_31 <=
        {_data_banks_0_7_io_r_data_3[71:64], bank_result_0_7_3_raw_data};
    r_read_fire <= _rr_way_addr_T_4;
    if (_rr_way_addr_T_4) begin
      r_bank_addr_0 <= io_read_0_bits_addr[5:3];
      r_bank_addr_1 <= bank_addrs_0_1;
      r_way_addr <=
        {|(io_read_0_bits_way_en[3:2]),
         io_read_0_bits_way_en[3] | io_read_0_bits_way_en[1]};
      rr_bank_addr_r_0 <= io_read_0_bits_addr[5:3];
      rr_bank_addr_r_1 <= bank_addrs_0_1;
      rr_way_addr_r <=
        {|(io_read_0_bits_way_en[3:2]),
         io_read_0_bits_way_en[3] | io_read_0_bits_way_en[1]};
    end
    rr_read_fire <= r_read_fire;
    if (r_read_fire) begin
      rr_bank_addr_0 <= rr_bank_addr_r_0;
      rr_bank_addr_1 <= rr_bank_addr_r_1;
      rr_way_addr <= rr_way_addr_r;
    end
    io_read_error_delayed_0_0_REG <= io_bank_conflict_slow_0_0;
    io_read_error_delayed_0_1_REG <= io_bank_conflict_slow_0_0;
    r_read_fire_1 <= _rr_way_addr_T_9;
    if (_rr_way_addr_T_9) begin
      r_bank_addr_1_0 <= io_read_1_bits_addr[5:3];
      r_bank_addr_1_1 <= bank_addrs_1_1;
      r_way_addr_1 <=
        {|(io_read_1_bits_way_en[3:2]),
         io_read_1_bits_way_en[3] | io_read_1_bits_way_en[1]};
      rr_bank_addr_r_1_0 <= io_read_1_bits_addr[5:3];
      rr_bank_addr_r_1_1 <= bank_addrs_1_1;
      rr_way_addr_r_1 <=
        {|(io_read_1_bits_way_en[3:2]),
         io_read_1_bits_way_en[3] | io_read_1_bits_way_en[1]};
    end
    rr_read_fire_1 <= r_read_fire_1;
    if (r_read_fire_1) begin
      rr_bank_addr_1_0 <= rr_bank_addr_r_1_0;
      rr_bank_addr_1_1 <= rr_bank_addr_r_1_1;
      rr_way_addr_1 <= rr_way_addr_r_1;
    end
    io_read_error_delayed_1_0_REG <= io_bank_conflict_slow_1_0;
    io_read_error_delayed_1_1_REG <= io_bank_conflict_slow_1_0;
    r_read_fire_2 <= _rr_way_addr_T_14;
    if (_rr_way_addr_T_14) begin
      r_bank_addr_2_0 <= io_read_2_bits_addr[5:3];
      r_bank_addr_2_1 <= bank_addrs_2_1;
      r_way_addr_2 <=
        {|(io_read_2_bits_way_en[3:2]),
         io_read_2_bits_way_en[3] | io_read_2_bits_way_en[1]};
      rr_bank_addr_r_2_0 <= io_read_2_bits_addr[5:3];
      rr_bank_addr_r_2_1 <= bank_addrs_2_1;
      rr_way_addr_r_2 <=
        {|(io_read_2_bits_way_en[3:2]),
         io_read_2_bits_way_en[3] | io_read_2_bits_way_en[1]};
    end
    rr_read_fire_2 <= r_read_fire_2;
    if (r_read_fire_2) begin
      rr_bank_addr_2_0 <= rr_bank_addr_r_2_0;
      rr_bank_addr_2_1 <= rr_bank_addr_r_2_1;
      rr_way_addr_2 <= rr_way_addr_r_2;
    end
    io_read_error_delayed_2_0_REG <= io_bank_conflict_slow_2_0;
    io_read_error_delayed_2_1_REG <= io_bank_conflict_slow_2_0;
    if (io_readline_valid)
      readline_r_way_addr <=
        {|(io_readline_bits_way_en[3:2]),
         io_readline_bits_way_en[3] | io_readline_bits_way_en[1]};
    readline_rr_way_addr_REG <= io_readline_valid;
    if (readline_rr_way_addr_REG)
      readline_rr_way_addr <= readline_r_way_addr;
    io_readline_error_delayed_REG <= _io_readline_error_delayed_T;
    io_readline_error_delayed_REG_1 <= io_readline_error_delayed_REG;
    wen_reg_REG <= io_write_valid;
    wen_reg_REG_1 <= io_write_valid;
    wen_reg_REG_2 <= io_write_valid;
    wen_reg_REG_3 <= io_write_valid;
    wen_reg_REG_4 <= io_write_valid;
    wen_reg_REG_5 <= io_write_valid;
    wen_reg_REG_6 <= io_write_valid;
    wen_reg_REG_7 <= io_write_valid;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:176];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [7:0] i = 8'h0; i < 8'hB1; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        write_bank_mask_reg = _RANDOM[8'h2][15:8];
        write_data_reg_0 = {_RANDOM[8'h2][31:16], _RANDOM[8'h3], _RANDOM[8'h4][15:0]};
        write_data_reg_1 = {_RANDOM[8'h4][31:16], _RANDOM[8'h5], _RANDOM[8'h6][15:0]};
        write_data_reg_2 = {_RANDOM[8'h6][31:16], _RANDOM[8'h7], _RANDOM[8'h8][15:0]};
        write_data_reg_3 = {_RANDOM[8'h8][31:16], _RANDOM[8'h9], _RANDOM[8'hA][15:0]};
        write_data_reg_4 = {_RANDOM[8'hA][31:16], _RANDOM[8'hB], _RANDOM[8'hC][15:0]};
        write_data_reg_5 = {_RANDOM[8'hC][31:16], _RANDOM[8'hD], _RANDOM[8'hE][15:0]};
        write_data_reg_6 = {_RANDOM[8'hE][31:16], _RANDOM[8'hF], _RANDOM[8'h10][15:0]};
        write_data_reg_7 = {_RANDOM[8'h10][31:16], _RANDOM[8'h11], _RANDOM[8'h12][15:0]};
        write_valid_reg = _RANDOM[8'h12][16];
        write_valid_dup_reg_0 = _RANDOM[8'h12][17];
        write_valid_dup_reg_1 = _RANDOM[8'h12][18];
        write_valid_dup_reg_2 = _RANDOM[8'h12][19];
        write_valid_dup_reg_3 = _RANDOM[8'h12][20];
        write_valid_dup_reg_4 = _RANDOM[8'h12][21];
        write_valid_dup_reg_5 = _RANDOM[8'h12][22];
        write_valid_dup_reg_6 = _RANDOM[8'h12][23];
        write_valid_dup_reg_7 = _RANDOM[8'h12][24];
        write_wayen_dup_reg_0 = _RANDOM[8'h12][28:25];
        write_wayen_dup_reg_1 = {_RANDOM[8'h12][31:29], _RANDOM[8'h13][0]};
        write_wayen_dup_reg_2 = _RANDOM[8'h13][4:1];
        write_wayen_dup_reg_3 = _RANDOM[8'h13][8:5];
        write_wayen_dup_reg_4 = _RANDOM[8'h13][12:9];
        write_wayen_dup_reg_5 = _RANDOM[8'h13][16:13];
        write_wayen_dup_reg_6 = _RANDOM[8'h13][20:17];
        write_wayen_dup_reg_7 = _RANDOM[8'h13][24:21];
        write_set_addr_dup_reg_0 = {_RANDOM[8'h13][31:25], _RANDOM[8'h14][0]};
        write_set_addr_dup_reg_1 = _RANDOM[8'h14][8:1];
        write_set_addr_dup_reg_2 = _RANDOM[8'h14][16:9];
        write_set_addr_dup_reg_3 = _RANDOM[8'h14][24:17];
        write_set_addr_dup_reg_4 = {_RANDOM[8'h14][31:25], _RANDOM[8'h15][0]};
        write_set_addr_dup_reg_5 = _RANDOM[8'h15][8:1];
        write_set_addr_dup_reg_6 = _RANDOM[8'h15][16:9];
        write_set_addr_dup_reg_7 = _RANDOM[8'h15][24:17];
        real_other_bank_conflict_reg = _RANDOM[8'h18][1];
        real_rr_bank_conflict_reg = _RANDOM[8'h18][2];
        real_other_bank_conflict_reg_1 = _RANDOM[8'h18][3];
        real_rr_bank_conflict_reg_1 = _RANDOM[8'h18][4];
        real_other_bank_conflict_reg_2 = _RANDOM[8'h18][5];
        real_rr_bank_conflict_reg_2 = _RANDOM[8'h18][6];
        io_pseudo_error_ready_REG = _RANDOM[8'h18][7];
        ecc_data_delayed_REG = _RANDOM[8'h18][8];
        ecc_data_delayed = {_RANDOM[8'h18][31:9], _RANDOM[8'h19], _RANDOM[8'h1A][16:0]};
        ecc_data_delayed_REG_1 = _RANDOM[8'h1C][27];
        ecc_data_delayed_1 =
          {_RANDOM[8'h1C][31:28], _RANDOM[8'h1D], _RANDOM[8'h1E], _RANDOM[8'h1F][3:0]};
        ecc_data_delayed_REG_2 = _RANDOM[8'h21][14];
        ecc_data_delayed_2 =
          {_RANDOM[8'h21][31:15], _RANDOM[8'h22], _RANDOM[8'h23][22:0]};
        ecc_data_delayed_REG_3 = _RANDOM[8'h26][1];
        ecc_data_delayed_3 = {_RANDOM[8'h26][31:2], _RANDOM[8'h27], _RANDOM[8'h28][9:0]};
        ecc_data_delayed_REG_4 = _RANDOM[8'h2A][20];
        ecc_data_delayed_4 =
          {_RANDOM[8'h2A][31:21], _RANDOM[8'h2B], _RANDOM[8'h2C][28:0]};
        ecc_data_delayed_REG_5 = _RANDOM[8'h2F][7];
        ecc_data_delayed_5 = {_RANDOM[8'h2F][31:8], _RANDOM[8'h30], _RANDOM[8'h31][15:0]};
        ecc_data_delayed_REG_6 = _RANDOM[8'h33][26];
        ecc_data_delayed_6 =
          {_RANDOM[8'h33][31:27], _RANDOM[8'h34], _RANDOM[8'h35], _RANDOM[8'h36][2:0]};
        ecc_data_delayed_REG_7 = _RANDOM[8'h38][13];
        ecc_data_delayed_7 =
          {_RANDOM[8'h38][31:14], _RANDOM[8'h39], _RANDOM[8'h3A][21:0]};
        ecc_data_delayed_REG_8 = _RANDOM[8'h3D][0];
        ecc_data_delayed_8 = {_RANDOM[8'h3D][31:1], _RANDOM[8'h3E], _RANDOM[8'h3F][8:0]};
        ecc_data_delayed_REG_9 = _RANDOM[8'h41][19];
        ecc_data_delayed_9 =
          {_RANDOM[8'h41][31:20], _RANDOM[8'h42], _RANDOM[8'h43][27:0]};
        ecc_data_delayed_REG_10 = _RANDOM[8'h46][6];
        ecc_data_delayed_10 =
          {_RANDOM[8'h46][31:7], _RANDOM[8'h47], _RANDOM[8'h48][14:0]};
        ecc_data_delayed_REG_11 = _RANDOM[8'h4A][25];
        ecc_data_delayed_11 =
          {_RANDOM[8'h4A][31:26], _RANDOM[8'h4B], _RANDOM[8'h4C], _RANDOM[8'h4D][1:0]};
        ecc_data_delayed_REG_12 = _RANDOM[8'h4F][12];
        ecc_data_delayed_12 =
          {_RANDOM[8'h4F][31:13], _RANDOM[8'h50], _RANDOM[8'h51][20:0]};
        ecc_data_delayed_REG_13 = _RANDOM[8'h53][31];
        ecc_data_delayed_13 = {_RANDOM[8'h54], _RANDOM[8'h55], _RANDOM[8'h56][7:0]};
        ecc_data_delayed_REG_14 = _RANDOM[8'h58][18];
        ecc_data_delayed_14 =
          {_RANDOM[8'h58][31:19], _RANDOM[8'h59], _RANDOM[8'h5A][26:0]};
        ecc_data_delayed_REG_15 = _RANDOM[8'h5D][5];
        ecc_data_delayed_15 =
          {_RANDOM[8'h5D][31:6], _RANDOM[8'h5E], _RANDOM[8'h5F][13:0]};
        ecc_data_delayed_REG_16 = _RANDOM[8'h61][24];
        ecc_data_delayed_16 =
          {_RANDOM[8'h61][31:25], _RANDOM[8'h62], _RANDOM[8'h63], _RANDOM[8'h64][0]};
        ecc_data_delayed_REG_17 = _RANDOM[8'h66][11];
        ecc_data_delayed_17 =
          {_RANDOM[8'h66][31:12], _RANDOM[8'h67], _RANDOM[8'h68][19:0]};
        ecc_data_delayed_REG_18 = _RANDOM[8'h6A][30];
        ecc_data_delayed_18 =
          {_RANDOM[8'h6A][31], _RANDOM[8'h6B], _RANDOM[8'h6C], _RANDOM[8'h6D][6:0]};
        ecc_data_delayed_REG_19 = _RANDOM[8'h6F][17];
        ecc_data_delayed_19 =
          {_RANDOM[8'h6F][31:18], _RANDOM[8'h70], _RANDOM[8'h71][25:0]};
        ecc_data_delayed_REG_20 = _RANDOM[8'h74][4];
        ecc_data_delayed_20 =
          {_RANDOM[8'h74][31:5], _RANDOM[8'h75], _RANDOM[8'h76][12:0]};
        ecc_data_delayed_REG_21 = _RANDOM[8'h78][23];
        ecc_data_delayed_21 = {_RANDOM[8'h78][31:24], _RANDOM[8'h79], _RANDOM[8'h7A]};
        ecc_data_delayed_REG_22 = _RANDOM[8'h7D][10];
        ecc_data_delayed_22 =
          {_RANDOM[8'h7D][31:11], _RANDOM[8'h7E], _RANDOM[8'h7F][18:0]};
        ecc_data_delayed_REG_23 = _RANDOM[8'h81][29];
        ecc_data_delayed_23 =
          {_RANDOM[8'h81][31:30], _RANDOM[8'h82], _RANDOM[8'h83], _RANDOM[8'h84][5:0]};
        ecc_data_delayed_REG_24 = _RANDOM[8'h86][16];
        ecc_data_delayed_24 =
          {_RANDOM[8'h86][31:17], _RANDOM[8'h87], _RANDOM[8'h88][24:0]};
        ecc_data_delayed_REG_25 = _RANDOM[8'h8B][3];
        ecc_data_delayed_25 =
          {_RANDOM[8'h8B][31:4], _RANDOM[8'h8C], _RANDOM[8'h8D][11:0]};
        ecc_data_delayed_REG_26 = _RANDOM[8'h8F][22];
        ecc_data_delayed_26 =
          {_RANDOM[8'h8F][31:23], _RANDOM[8'h90], _RANDOM[8'h91][30:0]};
        ecc_data_delayed_REG_27 = _RANDOM[8'h94][9];
        ecc_data_delayed_27 =
          {_RANDOM[8'h94][31:10], _RANDOM[8'h95], _RANDOM[8'h96][17:0]};
        ecc_data_delayed_REG_28 = _RANDOM[8'h98][28];
        ecc_data_delayed_28 =
          {_RANDOM[8'h98][31:29], _RANDOM[8'h99], _RANDOM[8'h9A], _RANDOM[8'h9B][4:0]};
        ecc_data_delayed_REG_29 = _RANDOM[8'h9D][15];
        ecc_data_delayed_29 =
          {_RANDOM[8'h9D][31:16], _RANDOM[8'h9E], _RANDOM[8'h9F][23:0]};
        ecc_data_delayed_REG_30 = _RANDOM[8'hA2][2];
        ecc_data_delayed_30 =
          {_RANDOM[8'hA2][31:3], _RANDOM[8'hA3], _RANDOM[8'hA4][10:0]};
        ecc_data_delayed_REG_31 = _RANDOM[8'hA6][21];
        ecc_data_delayed_31 =
          {_RANDOM[8'hA6][31:22], _RANDOM[8'hA7], _RANDOM[8'hA8][29:0]};
        r_read_fire = _RANDOM[8'hAB][8];
        r_bank_addr_0 = _RANDOM[8'hAB][12:10];
        r_bank_addr_1 = _RANDOM[8'hAB][15:13];
        r_way_addr = _RANDOM[8'hAB][17:16];
        rr_read_fire = _RANDOM[8'hAB][18];
        rr_bank_addr_r_0 = _RANDOM[8'hAB][23:21];
        rr_bank_addr_r_1 = _RANDOM[8'hAB][26:24];
        rr_bank_addr_0 = _RANDOM[8'hAB][29:27];
        rr_bank_addr_1 = {_RANDOM[8'hAB][31:30], _RANDOM[8'hAC][0]};
        rr_way_addr_r = _RANDOM[8'hAC][2:1];
        rr_way_addr = _RANDOM[8'hAC][4:3];
        io_read_error_delayed_0_0_REG = _RANDOM[8'hAC][5];
        io_read_error_delayed_0_1_REG = _RANDOM[8'hAC][6];
        r_read_fire_1 = _RANDOM[8'hAC][7];
        r_bank_addr_1_0 = _RANDOM[8'hAC][11:9];
        r_bank_addr_1_1 = _RANDOM[8'hAC][14:12];
        r_way_addr_1 = _RANDOM[8'hAC][16:15];
        rr_read_fire_1 = _RANDOM[8'hAC][17];
        rr_bank_addr_r_1_0 = _RANDOM[8'hAC][22:20];
        rr_bank_addr_r_1_1 = _RANDOM[8'hAC][25:23];
        rr_bank_addr_1_0 = _RANDOM[8'hAC][28:26];
        rr_bank_addr_1_1 = _RANDOM[8'hAC][31:29];
        rr_way_addr_r_1 = _RANDOM[8'hAD][1:0];
        rr_way_addr_1 = _RANDOM[8'hAD][3:2];
        io_read_error_delayed_1_0_REG = _RANDOM[8'hAD][4];
        io_read_error_delayed_1_1_REG = _RANDOM[8'hAD][5];
        r_read_fire_2 = _RANDOM[8'hAD][6];
        r_bank_addr_2_0 = _RANDOM[8'hAD][10:8];
        r_bank_addr_2_1 = _RANDOM[8'hAD][13:11];
        r_way_addr_2 = _RANDOM[8'hAD][15:14];
        rr_read_fire_2 = _RANDOM[8'hAD][16];
        rr_bank_addr_r_2_0 = _RANDOM[8'hAD][21:19];
        rr_bank_addr_r_2_1 = _RANDOM[8'hAD][24:22];
        rr_bank_addr_2_0 = _RANDOM[8'hAD][27:25];
        rr_bank_addr_2_1 = _RANDOM[8'hAD][30:28];
        rr_way_addr_r_2 = {_RANDOM[8'hAD][31], _RANDOM[8'hAE][0]};
        rr_way_addr_2 = _RANDOM[8'hAE][2:1];
        io_read_error_delayed_2_0_REG = _RANDOM[8'hAE][3];
        io_read_error_delayed_2_1_REG = _RANDOM[8'hAE][4];
        readline_r_way_addr = _RANDOM[8'hAE][6:5];
        readline_rr_way_addr_REG = _RANDOM[8'hAE][7];
        readline_rr_way_addr = _RANDOM[8'hAE][9:8];
        io_readline_error_delayed_REG = _RANDOM[8'hAE][13];
        io_readline_error_delayed_REG_1 = _RANDOM[8'hAE][14];
        wen_reg_REG = _RANDOM[8'hAE][15];
        write_ecc_reg = _RANDOM[8'hAE][23:16];
        wen_reg_REG_1 = _RANDOM[8'hAE][24];
        write_ecc_reg_1 = {_RANDOM[8'hAE][31:25], _RANDOM[8'hAF][0]};
        wen_reg_REG_2 = _RANDOM[8'hAF][1];
        write_ecc_reg_2 = _RANDOM[8'hAF][9:2];
        wen_reg_REG_3 = _RANDOM[8'hAF][10];
        write_ecc_reg_3 = _RANDOM[8'hAF][18:11];
        wen_reg_REG_4 = _RANDOM[8'hAF][19];
        write_ecc_reg_4 = _RANDOM[8'hAF][27:20];
        wen_reg_REG_5 = _RANDOM[8'hAF][28];
        write_ecc_reg_5 = {_RANDOM[8'hAF][31:29], _RANDOM[8'hB0][4:0]};
        wen_reg_REG_6 = _RANDOM[8'hB0][5];
        write_ecc_reg_6 = _RANDOM[8'hB0][13:6];
        wen_reg_REG_7 = _RANDOM[8'hB0][14];
        write_ecc_reg_7 = _RANDOM[8'hB0][22:15];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  DataSRAMBank data_banks_0_0 (
    .clock       (clock),
    .io_w_en     (write_bank_mask_reg[0] & write_valid_dup_reg_0 & wen_reg_REG),
    .io_w_addr   (write_set_addr_dup_reg_0),
    .io_w_way_en (write_wayen_dup_reg_0),
    .io_w_data   ({write_ecc_reg, write_data_reg_0}),
    .io_r_en     (read_enable),
    .io_r_addr
      (io_readline_valid
         ? io_readline_bits_addr[13:6]
         : io_read_0_valid
           & (io_read_0_bits_addr_dup[5:3] == 3'h0 | bank_addrs_dup_0_1 == 3'h0
              & io_is128Req_0) & ~rr_bank_conflict_oldest_0
             ? io_read_0_bits_addr_dup[13:6]
             : io_read_1_valid
               & (io_read_1_bits_addr_dup[5:3] == 3'h0 | bank_addrs_dup_1_1 == 3'h0
                  & io_is128Req_1) & ~rr_bank_conflict_oldest_1
                 ? io_read_1_bits_addr_dup[13:6]
                 : io_read_2_bits_addr_dup[13:6]),
    .io_r_data_0 (_data_banks_0_0_io_r_data_0),
    .io_r_data_1 (_data_banks_0_0_io_r_data_1),
    .io_r_data_2 (_data_banks_0_0_io_r_data_2),
    .io_r_data_3 (_data_banks_0_0_io_r_data_3)
  );
  DataSRAMBank data_banks_0_1 (
    .clock       (clock),
    .io_w_en     (write_bank_mask_reg[1] & write_valid_dup_reg_1 & wen_reg_REG_1),
    .io_w_addr   (write_set_addr_dup_reg_1),
    .io_w_way_en (write_wayen_dup_reg_1),
    .io_w_data   ({write_ecc_reg_1, write_data_reg_1}),
    .io_r_en     (read_enable_1),
    .io_r_addr
      (io_readline_valid
         ? io_readline_bits_addr[13:6]
         : io_read_0_valid
           & (io_read_0_bits_addr_dup[5:3] == 3'h1 | bank_addrs_dup_0_1 == 3'h1
              & io_is128Req_0) & ~rr_bank_conflict_oldest_0
             ? io_read_0_bits_addr_dup[13:6]
             : io_read_1_valid
               & (io_read_1_bits_addr_dup[5:3] == 3'h1 | bank_addrs_dup_1_1 == 3'h1
                  & io_is128Req_1) & ~rr_bank_conflict_oldest_1
                 ? io_read_1_bits_addr_dup[13:6]
                 : io_read_2_bits_addr_dup[13:6]),
    .io_r_data_0 (_data_banks_0_1_io_r_data_0),
    .io_r_data_1 (_data_banks_0_1_io_r_data_1),
    .io_r_data_2 (_data_banks_0_1_io_r_data_2),
    .io_r_data_3 (_data_banks_0_1_io_r_data_3)
  );
  DataSRAMBank data_banks_0_2 (
    .clock       (clock),
    .io_w_en     (write_bank_mask_reg[2] & write_valid_dup_reg_2 & wen_reg_REG_2),
    .io_w_addr   (write_set_addr_dup_reg_2),
    .io_w_way_en (write_wayen_dup_reg_2),
    .io_w_data   ({write_ecc_reg_2, write_data_reg_2}),
    .io_r_en     (read_enable_2),
    .io_r_addr
      (io_readline_valid
         ? io_readline_bits_addr[13:6]
         : io_read_0_valid
           & (io_read_0_bits_addr_dup[5:3] == 3'h2 | bank_addrs_dup_0_1 == 3'h2
              & io_is128Req_0) & ~rr_bank_conflict_oldest_0
             ? io_read_0_bits_addr_dup[13:6]
             : io_read_1_valid
               & (io_read_1_bits_addr_dup[5:3] == 3'h2 | bank_addrs_dup_1_1 == 3'h2
                  & io_is128Req_1) & ~rr_bank_conflict_oldest_1
                 ? io_read_1_bits_addr_dup[13:6]
                 : io_read_2_bits_addr_dup[13:6]),
    .io_r_data_0 (_data_banks_0_2_io_r_data_0),
    .io_r_data_1 (_data_banks_0_2_io_r_data_1),
    .io_r_data_2 (_data_banks_0_2_io_r_data_2),
    .io_r_data_3 (_data_banks_0_2_io_r_data_3)
  );
  DataSRAMBank data_banks_0_3 (
    .clock       (clock),
    .io_w_en     (write_bank_mask_reg[3] & write_valid_dup_reg_3 & wen_reg_REG_3),
    .io_w_addr   (write_set_addr_dup_reg_3),
    .io_w_way_en (write_wayen_dup_reg_3),
    .io_w_data   ({write_ecc_reg_3, write_data_reg_3}),
    .io_r_en     (read_enable_3),
    .io_r_addr
      (io_readline_valid
         ? io_readline_bits_addr[13:6]
         : io_read_0_valid
           & (io_read_0_bits_addr_dup[5:3] == 3'h3 | bank_addrs_dup_0_1 == 3'h3
              & io_is128Req_0) & ~rr_bank_conflict_oldest_0
             ? io_read_0_bits_addr_dup[13:6]
             : io_read_1_valid
               & (io_read_1_bits_addr_dup[5:3] == 3'h3 | bank_addrs_dup_1_1 == 3'h3
                  & io_is128Req_1) & ~rr_bank_conflict_oldest_1
                 ? io_read_1_bits_addr_dup[13:6]
                 : io_read_2_bits_addr_dup[13:6]),
    .io_r_data_0 (_data_banks_0_3_io_r_data_0),
    .io_r_data_1 (_data_banks_0_3_io_r_data_1),
    .io_r_data_2 (_data_banks_0_3_io_r_data_2),
    .io_r_data_3 (_data_banks_0_3_io_r_data_3)
  );
  DataSRAMBank data_banks_0_4 (
    .clock       (clock),
    .io_w_en     (write_bank_mask_reg[4] & write_valid_dup_reg_4 & wen_reg_REG_4),
    .io_w_addr   (write_set_addr_dup_reg_4),
    .io_w_way_en (write_wayen_dup_reg_4),
    .io_w_data   ({write_ecc_reg_4, write_data_reg_4}),
    .io_r_en     (read_enable_4),
    .io_r_addr
      (io_readline_valid
         ? io_readline_bits_addr[13:6]
         : bank_addr_matchs_4_0
             ? io_read_0_bits_addr[13:6]
             : bank_addr_matchs_4_1
                 ? io_read_1_bits_addr[13:6]
                 : io_read_2_bits_addr[13:6]),
    .io_r_data_0 (_data_banks_0_4_io_r_data_0),
    .io_r_data_1 (_data_banks_0_4_io_r_data_1),
    .io_r_data_2 (_data_banks_0_4_io_r_data_2),
    .io_r_data_3 (_data_banks_0_4_io_r_data_3)
  );
  DataSRAMBank data_banks_0_5 (
    .clock       (clock),
    .io_w_en     (write_bank_mask_reg[5] & write_valid_dup_reg_5 & wen_reg_REG_5),
    .io_w_addr   (write_set_addr_dup_reg_5),
    .io_w_way_en (write_wayen_dup_reg_5),
    .io_w_data   ({write_ecc_reg_5, write_data_reg_5}),
    .io_r_en     (read_enable_5),
    .io_r_addr
      (io_readline_valid
         ? io_readline_bits_addr[13:6]
         : bank_addr_matchs_5_0
             ? io_read_0_bits_addr[13:6]
             : bank_addr_matchs_5_1
                 ? io_read_1_bits_addr[13:6]
                 : io_read_2_bits_addr[13:6]),
    .io_r_data_0 (_data_banks_0_5_io_r_data_0),
    .io_r_data_1 (_data_banks_0_5_io_r_data_1),
    .io_r_data_2 (_data_banks_0_5_io_r_data_2),
    .io_r_data_3 (_data_banks_0_5_io_r_data_3)
  );
  DataSRAMBank data_banks_0_6 (
    .clock       (clock),
    .io_w_en     (write_bank_mask_reg[6] & write_valid_dup_reg_6 & wen_reg_REG_6),
    .io_w_addr   (write_set_addr_dup_reg_6),
    .io_w_way_en (write_wayen_dup_reg_6),
    .io_w_data   ({write_ecc_reg_6, write_data_reg_6}),
    .io_r_en     (read_enable_6),
    .io_r_addr
      (io_readline_valid
         ? io_readline_bits_addr[13:6]
         : bank_addr_matchs_6_0
             ? io_read_0_bits_addr[13:6]
             : bank_addr_matchs_6_1
                 ? io_read_1_bits_addr[13:6]
                 : io_read_2_bits_addr[13:6]),
    .io_r_data_0 (_data_banks_0_6_io_r_data_0),
    .io_r_data_1 (_data_banks_0_6_io_r_data_1),
    .io_r_data_2 (_data_banks_0_6_io_r_data_2),
    .io_r_data_3 (_data_banks_0_6_io_r_data_3)
  );
  DataSRAMBank data_banks_0_7 (
    .clock       (clock),
    .io_w_en     (write_bank_mask_reg[7] & write_valid_dup_reg_7 & wen_reg_REG_7),
    .io_w_addr   (write_set_addr_dup_reg_7),
    .io_w_way_en (write_wayen_dup_reg_7),
    .io_w_data   ({write_ecc_reg_7, write_data_reg_7}),
    .io_r_en     (read_enable_7),
    .io_r_addr
      (io_readline_valid
         ? io_readline_bits_addr[13:6]
         : bank_addr_matchs_7_0
             ? io_read_0_bits_addr[13:6]
             : bank_addr_matchs_7_1
                 ? io_read_1_bits_addr[13:6]
                 : io_read_2_bits_addr[13:6]),
    .io_r_data_0 (_data_banks_0_7_io_r_data_0),
    .io_r_data_1 (_data_banks_0_7_io_r_data_1),
    .io_r_data_2 (_data_banks_0_7_io_r_data_2),
    .io_r_data_3 (_data_banks_0_7_io_r_data_3)
  );
  assign io_read_0_ready = ~wr_bank_conflict_0;
  assign io_read_1_ready = ~wr_bank_conflict_1;
  assign io_read_2_ready = ~wr_bank_conflict_2;
  assign io_readline_ready = ~_wrl_bank_conflict_T;
  assign io_readline_resp_0_raw_data = _GEN_19[readline_r_way_addr];
  assign io_readline_resp_1_raw_data = _GEN_21[readline_r_way_addr];
  assign io_readline_resp_2_raw_data = _GEN_23[readline_r_way_addr];
  assign io_readline_resp_3_raw_data = _GEN_25[readline_r_way_addr];
  assign io_readline_resp_4_raw_data = _GEN_27[readline_r_way_addr];
  assign io_readline_resp_5_raw_data = _GEN_29[readline_r_way_addr];
  assign io_readline_resp_6_raw_data = _GEN_31[readline_r_way_addr];
  assign io_readline_resp_7_raw_data = _GEN_33[readline_r_way_addr];
  assign io_readline_error_delayed =
    io_readline_error_delayed_REG_1
    & (|{_GEN_34[readline_rr_way_addr],
         _GEN_32[readline_rr_way_addr],
         _GEN_30[readline_rr_way_addr],
         _GEN_28[readline_rr_way_addr],
         _GEN_26[readline_rr_way_addr],
         _GEN_24[readline_rr_way_addr],
         _GEN_22[readline_rr_way_addr],
         _GEN_20[readline_rr_way_addr]});
  assign io_read_resp_0_0_raw_data = _GEN_3[r_way_addr];
  assign io_read_resp_0_1_raw_data = _GEN_9[r_way_addr];
  assign io_read_resp_1_0_raw_data = _GEN_11[r_way_addr_1];
  assign io_read_resp_1_1_raw_data = _GEN_13[r_way_addr_1];
  assign io_read_resp_2_0_raw_data = _GEN_15[r_way_addr_2];
  assign io_read_resp_2_1_raw_data = _GEN_17[r_way_addr_2];
  assign io_read_error_delayed_0_0 =
    rr_read_fire & _GEN_8[rr_way_addr] & ~io_read_error_delayed_0_0_REG;
  assign io_read_error_delayed_0_1 =
    rr_read_fire & _GEN_10[rr_way_addr] & ~io_read_error_delayed_0_1_REG;
  assign io_read_error_delayed_1_0 =
    rr_read_fire_1 & _GEN_12[rr_way_addr_1] & ~io_read_error_delayed_1_0_REG;
  assign io_read_error_delayed_1_1 =
    rr_read_fire_1 & _GEN_14[rr_way_addr_1] & ~io_read_error_delayed_1_1_REG;
  assign io_read_error_delayed_2_0 =
    rr_read_fire_2 & _GEN_16[rr_way_addr_2] & ~io_read_error_delayed_2_0_REG;
  assign io_read_error_delayed_2_1 =
    rr_read_fire_2 & _GEN_18[rr_way_addr_2] & ~io_read_error_delayed_2_1_REG;
  assign io_bank_conflict_slow_0 = io_bank_conflict_slow_0_0;
  assign io_bank_conflict_slow_1 = io_bank_conflict_slow_1_0;
  assign io_bank_conflict_slow_2 = io_bank_conflict_slow_2_0;
  assign io_pseudo_error_ready = io_pseudo_error_ready_REG;
endmodule

